{
  "design": {
    "design_info": {
      "boundary_crc": "0xF7C77D388BF85635",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "axi_smc": "",
      "clk_wiz_260M": "",
      "lmk_reset_low": "",
      "radio": {
        "axi_interconnect_ps": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "proc_sys_reset_adc0": "",
        "proc_sys_reset_adc2": "",
        "proc_sys_reset_dac0": "",
        "proc_sys_reset_dac1": "",
        "receiver": {
          "axis_clock_converter_00_im": "",
          "axis_clock_converter_00_re": "",
          "channel_00": {
            "axi_interconnect": {
              "xbar": "",
              "s00_couplers": {},
              "m00_couplers": {
                "auto_cc": ""
              },
              "m01_couplers": {
                "auto_cc": ""
              },
              "m02_couplers": {
                "auto_cc": ""
              },
              "m03_couplers": {
                "auto_cc": ""
              }
            },
            "decimator": "",
            "spectrum_analyser": "",
            "axis_broadcaster_im": "",
            "axis_broadcaster_re": "",
            "fm_audio": {
              "axis_subset_converter_re": "",
              "fm_demod_rate_change": "",
              "axis_subset_converter_im": "",
              "audio_rate_change": "",
              "fm_demodulation": "",
              "axi_dma": ""
            },
            "packet_generator_0": ""
          },
          "m_axi_interconnect": {
            "s00_couplers": {}
          },
          "s_axi_interconnect": {
            "s00_couplers": {
              "s00_data_fifo": ""
            }
          }
        },
        "rfdc": "",
        "transmitter": {
          "axi_interconnect_ps": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {
              "auto_cc": ""
            },
            "m01_couplers": {
              "auto_cc": ""
            }
          },
          "channel_00": {
            "axis_broadcaster": "",
            "axis_combiner": "",
            "control": ""
          },
          "channel_10": {
            "axis_broadcaster": "",
            "axis_combiner": "",
            "control": ""
          }
        }
      },
      "rst_ps8_100M": "",
      "rst_ps8_260M": "",
      "rst_ps8_300M": "",
      "zynq_ultra_ps_e": ""
    },
    "interface_ports": {
      "adc0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "adc2_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "256000000.0"
          }
        }
      },
      "dac1_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "409600000.0"
          }
        }
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin2_01": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout10": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "lmk_reset": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "block_design_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            },
            "S01_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      },
      "clk_wiz_260M": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "block_design_clk_wiz_260M_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "173.009"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "308.262"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "259.99740"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "60.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "15"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "lmk_reset_low": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "block_design_lmk_reset_low_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "radio": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "adc0_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "adc2_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac0_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac1_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "sysref_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
          },
          "vin0_01": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin2_01": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout00": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout10": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ext_reset": {
            "type": "rst",
            "direction": "I"
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_interconnect_ps": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "block_design_axi_interconnect_ps_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "block_design_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI"
                      ]
                    }
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "block_design_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_ps_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_ps_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ps_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "proc_sys_reset_adc0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "block_design_proc_sys_reset_adc0_0"
          },
          "proc_sys_reset_adc2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "block_design_proc_sys_reset_adc2_0"
          },
          "proc_sys_reset_dac0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "block_design_proc_sys_reset_dac0_0"
          },
          "proc_sys_reset_dac1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "block_design_proc_sys_reset_dac1_0"
          },
          "receiver": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s00_axis_im": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s00_axis_re": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "m_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s00_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s00_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axis_clock_converter_00_im": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "block_design_axis_clock_converter_00_im_0",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "5"
                  }
                }
              },
              "axis_clock_converter_00_re": {
                "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                "xci_name": "block_design_axis_clock_converter_00_re_0",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "5"
                  }
                }
              },
              "channel_00": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "s_axis_im": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "s_axis_re": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M_AXI_S2MM": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_interconnect": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_name": "block_design_axi_interconnect_0",
                    "parameters": {
                      "NUM_MI": {
                        "value": "4"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M02_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M03_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M01_ARESETN"
                          }
                        }
                      },
                      "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M02_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M02_ARESETN"
                          }
                        }
                      },
                      "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M03_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M03_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M03_ARESETN"
                          }
                        }
                      },
                      "M03_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "block_design_xbar_1",
                        "parameters": {
                          "NUM_MI": {
                            "value": "4"
                          },
                          "NUM_SI": {
                            "value": "1"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "addressing": {
                          "interface_ports": {
                            "S00_AXI": {
                              "mode": "Slave",
                              "bridges": [
                                "M00_AXI",
                                "M01_AXI",
                                "M02_AXI",
                                "M03_AXI"
                              ]
                            }
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "xci_name": "block_design_auto_cc_0",
                            "addressing": {
                              "interface_ports": {
                                "S_AXI": {
                                  "mode": "Slave",
                                  "bridges": [
                                    "M_AXI"
                                  ]
                                }
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m00_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m00_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "xci_name": "block_design_auto_cc_1",
                            "addressing": {
                              "interface_ports": {
                                "S_AXI": {
                                  "mode": "Slave",
                                  "bridges": [
                                    "M_AXI"
                                  ]
                                }
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m01_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m01_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m02_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "xci_name": "block_design_auto_cc_2",
                            "addressing": {
                              "interface_ports": {
                                "S_AXI": {
                                  "mode": "Slave",
                                  "bridges": [
                                    "M_AXI"
                                  ]
                                }
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "m02_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          },
                          "auto_cc_to_m02_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m03_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "xci_name": "block_design_auto_cc_3",
                            "addressing": {
                              "interface_ports": {
                                "S_AXI": {
                                  "mode": "Slave",
                                  "bridges": [
                                    "M_AXI"
                                  ]
                                }
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m03_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m03_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "axi_interconnect_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "m02_couplers_to_axi_interconnect": {
                        "interface_ports": [
                          "M02_AXI",
                          "m02_couplers/M_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect": {
                        "interface_ports": [
                          "M00_AXI",
                          "m00_couplers/M_AXI"
                        ]
                      },
                      "m01_couplers_to_axi_interconnect": {
                        "interface_ports": [
                          "M01_AXI",
                          "m01_couplers/M_AXI"
                        ]
                      },
                      "xbar_to_m01_couplers": {
                        "interface_ports": [
                          "xbar/M01_AXI",
                          "m01_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m03_couplers": {
                        "interface_ports": [
                          "xbar/M03_AXI",
                          "m03_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m02_couplers": {
                        "interface_ports": [
                          "xbar/M02_AXI",
                          "m02_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      },
                      "m03_couplers_to_axi_interconnect": {
                        "interface_ports": [
                          "M03_AXI",
                          "m03_couplers/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "axi_interconnect_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK",
                          "m01_couplers/S_ACLK",
                          "m02_couplers/S_ACLK",
                          "m03_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN",
                          "m01_couplers/S_ARESETN",
                          "m02_couplers/S_ARESETN",
                          "m03_couplers/S_ARESETN"
                        ]
                      },
                      "S00_ACLK_1": {
                        "ports": [
                          "S00_ACLK",
                          "s00_couplers/S_ACLK"
                        ]
                      },
                      "S00_ARESETN_1": {
                        "ports": [
                          "S00_ARESETN",
                          "s00_couplers/S_ARESETN"
                        ]
                      },
                      "M00_ACLK_1": {
                        "ports": [
                          "M00_ACLK",
                          "m00_couplers/M_ACLK"
                        ]
                      },
                      "M00_ARESETN_1": {
                        "ports": [
                          "M00_ARESETN",
                          "m00_couplers/M_ARESETN"
                        ]
                      },
                      "M01_ACLK_1": {
                        "ports": [
                          "M01_ACLK",
                          "m01_couplers/M_ACLK"
                        ]
                      },
                      "M01_ARESETN_1": {
                        "ports": [
                          "M01_ARESETN",
                          "m01_couplers/M_ARESETN"
                        ]
                      },
                      "M02_ACLK_1": {
                        "ports": [
                          "M02_ACLK",
                          "m02_couplers/M_ACLK"
                        ]
                      },
                      "M02_ARESETN_1": {
                        "ports": [
                          "M02_ARESETN",
                          "m02_couplers/M_ARESETN"
                        ]
                      },
                      "M03_ACLK_1": {
                        "ports": [
                          "M03_ACLK",
                          "m03_couplers/M_ACLK"
                        ]
                      },
                      "M03_ARESETN_1": {
                        "ports": [
                          "M03_ARESETN",
                          "m03_couplers/M_ARESETN"
                        ]
                      }
                    }
                  },
                  "decimator": {
                    "vlnv": "User_Company:RFSoC:xsg_bwselector:1.0",
                    "xci_name": "block_design_decimator_0"
                  },
                  "spectrum_analyser": {
                    "vlnv": "xilinx.com:ip:SpectrumAnalyser:1.0",
                    "xci_name": "block_design_spectrum_analyser_0",
                    "addressing": {
                      "address_spaces": {
                        "AXI4_Master": {
                          "range": "4G",
                          "width": "32"
                        }
                      },
                      "interface_ports": {
                        "AXI4_Lite": {
                          "mode": "Slave",
                          "memory_map_ref": "AXI4_Lite"
                        },
                        "AXI4_Master": {
                          "mode": "Master",
                          "address_space_ref": "AXI4_Master",
                          "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xFFFFFFFF"
                          },
                          "master_id": "0",
                          "parameters": {
                            "master_id": {
                              "value": "0"
                            }
                          }
                        }
                      }
                    }
                  },
                  "axis_broadcaster_im": {
                    "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                    "xci_name": "block_design_axis_broadcaster_0_0"
                  },
                  "axis_broadcaster_re": {
                    "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                    "xci_name": "block_design_axis_broadcaster_0_1"
                  },
                  "fm_audio": {
                    "interface_ports": {
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS1": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "AXI4_Lite": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI_LITE": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M_AXI_S2MM": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "s_axis_aclk": {
                        "type": "clk",
                        "direction": "I"
                      },
                      "s_axis_aresetn": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "axis_subset_converter_re": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "block_design_axis_subset_converter_0_0",
                        "parameters": {
                          "M_TDATA_NUM_BYTES": {
                            "value": "2"
                          },
                          "S_TDATA_NUM_BYTES": {
                            "value": "16"
                          },
                          "TDATA_REMAP": {
                            "value": "tdata[15:0]"
                          }
                        }
                      },
                      "fm_demod_rate_change": {
                        "vlnv": "User_Company:SysGen:demod_decimation:1.0",
                        "xci_name": "block_design_demod_decimation_0_2"
                      },
                      "axis_subset_converter_im": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "block_design_axis_subset_converter_0_1",
                        "parameters": {
                          "M_TDATA_NUM_BYTES": {
                            "value": "2"
                          },
                          "S_TDATA_NUM_BYTES": {
                            "value": "16"
                          },
                          "TDATA_REMAP": {
                            "value": "tdata[15:0]"
                          }
                        }
                      },
                      "audio_rate_change": {
                        "vlnv": "User_Company:SysGen:audio_rate_change:1.0",
                        "xci_name": "block_design_audio_rate_change_0_7"
                      },
                      "fm_demodulation": {
                        "vlnv": "ac.uk:ip:FM_Demod_ip:1.0",
                        "xci_name": "block_design_FM_Demod_ip_0_0"
                      },
                      "axi_dma": {
                        "vlnv": "xilinx.com:ip:axi_dma:7.1",
                        "xci_name": "block_design_axi_dma_0_0",
                        "parameters": {
                          "c_addr_width": {
                            "value": "64"
                          },
                          "c_include_mm2s": {
                            "value": "0"
                          },
                          "c_include_sg": {
                            "value": "0"
                          },
                          "c_s2mm_burst_size": {
                            "value": "256"
                          }
                        },
                        "addressing": {
                          "address_spaces": {
                            "Data_S2MM": {
                              "range": "16E",
                              "width": "64"
                            }
                          },
                          "interface_ports": {
                            "S_AXI_LITE": {
                              "mode": "Slave",
                              "memory_map_ref": "S_AXI_LITE"
                            },
                            "M_AXI_S2MM": {
                              "mode": "Master",
                              "address_space_ref": "Data_S2MM",
                              "base_address": {
                                "minimum": "0x00000000",
                                "maximum": "0xFFFFFFFFFFFFFFFF"
                              },
                              "master_id": "1",
                              "parameters": {
                                "master_id": {
                                  "value": "1"
                                }
                              }
                            }
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "fm_demod_decimation_m_re": {
                        "interface_ports": [
                          "fm_demod_rate_change/m_re",
                          "fm_demodulation/AXI4_Stream_Real_Slave"
                        ]
                      },
                      "axis_broadcaster_im_M01_AXIS": {
                        "interface_ports": [
                          "S_AXIS1",
                          "axis_subset_converter_im/S_AXIS"
                        ]
                      },
                      "FM_Demod_ip_0_AXI4_Stream_Master": {
                        "interface_ports": [
                          "fm_demodulation/AXI4_Stream_Master",
                          "audio_rate_change/s_axis"
                        ]
                      },
                      "axis_subset_converter_0_M_AXIS": {
                        "interface_ports": [
                          "axis_subset_converter_re/M_AXIS",
                          "fm_demod_rate_change/s_re"
                        ]
                      },
                      "axis_broadcaster_re_M01_AXIS": {
                        "interface_ports": [
                          "S_AXIS",
                          "axis_subset_converter_re/S_AXIS"
                        ]
                      },
                      "axis_subset_converter_1_M_AXIS": {
                        "interface_ports": [
                          "axis_subset_converter_im/M_AXIS",
                          "fm_demod_rate_change/s_im"
                        ]
                      },
                      "audio_rate_change_0_m_axis": {
                        "interface_ports": [
                          "audio_rate_change/m_axis",
                          "axi_dma/S_AXIS_S2MM"
                        ]
                      },
                      "fm_demod_decimation_m_im": {
                        "interface_ports": [
                          "fm_demod_rate_change/m_im",
                          "fm_demodulation/AXI4_Stream_Imag_Slave"
                        ]
                      },
                      "axi_interconnect_M03_AXI": {
                        "interface_ports": [
                          "S_AXI_LITE",
                          "axi_dma/S_AXI_LITE"
                        ]
                      },
                      "axi_interconnect_M02_AXI": {
                        "interface_ports": [
                          "AXI4_Lite",
                          "fm_demodulation/AXI4_Lite"
                        ]
                      },
                      "Conn1": {
                        "interface_ports": [
                          "M_AXI_S2MM",
                          "axi_dma/M_AXI_S2MM"
                        ]
                      }
                    },
                    "nets": {
                      "usp_rf_data_converter_clk_adc2": {
                        "ports": [
                          "s_axis_aclk",
                          "axi_dma/s_axi_lite_aclk",
                          "axi_dma/m_axi_s2mm_aclk",
                          "axis_subset_converter_im/aclk",
                          "fm_demod_rate_change/clk",
                          "audio_rate_change/clk",
                          "fm_demodulation/IPCORE_CLK",
                          "fm_demodulation/AXI4_Lite_ACLK",
                          "axis_subset_converter_re/aclk"
                        ]
                      },
                      "proc_sys_reset_peripheral_aresetn": {
                        "ports": [
                          "s_axis_aresetn",
                          "axi_dma/axi_resetn",
                          "axis_subset_converter_im/aresetn",
                          "fm_demod_rate_change/aresetn",
                          "audio_rate_change/aresetn",
                          "fm_demodulation/IPCORE_RESETN",
                          "fm_demodulation/AXI4_Lite_ARESETN",
                          "axis_subset_converter_re/aresetn"
                        ]
                      }
                    }
                  },
                  "packet_generator_0": {
                    "vlnv": "xilinx.com:ip:packet_generator:1.0",
                    "xci_name": "block_design_packet_generator_0_0"
                  }
                },
                "interface_nets": {
                  "AXI4_Lite_1": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_interconnect/S00_AXI"
                    ]
                  },
                  "decimator_m_axis_im": {
                    "interface_ports": [
                      "axis_broadcaster_im/S_AXIS",
                      "decimator/m_axis_im"
                    ]
                  },
                  "axis_broadcaster_im_M01_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster_im/M01_AXIS",
                      "fm_audio/S_AXIS1"
                    ]
                  },
                  "axi_interconnect_M01_AXI": {
                    "interface_ports": [
                      "axi_interconnect/M01_AXI",
                      "decimator/xsg_bwselector_s_axi"
                    ]
                  },
                  "AXI4_Stream_Imag_Slave_1": {
                    "interface_ports": [
                      "s_axis_im",
                      "decimator/s_axis_im"
                    ]
                  },
                  "AXI4_Stream_Real_Slave_1": {
                    "interface_ports": [
                      "s_axis_re",
                      "decimator/s_axis_re"
                    ]
                  },
                  "axis_broadcaster_re_M00_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster_re/M00_AXIS",
                      "spectrum_analyser/AXI4_Stream_Real_Slave"
                    ]
                  },
                  "axi_interconnect_M02_AXI": {
                    "interface_ports": [
                      "fm_audio/AXI4_Lite",
                      "axi_interconnect/M02_AXI"
                    ]
                  },
                  "axi_interconnect_M03_AXI": {
                    "interface_ports": [
                      "axi_interconnect/M03_AXI",
                      "fm_audio/S_AXI_LITE"
                    ]
                  },
                  "axis_broadcaster_0_M00_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster_im/M00_AXIS",
                      "spectrum_analyser/AXI4_Stream_Imag_Slave"
                    ]
                  },
                  "SpectrumAnalyser_0_AXI4_Master": {
                    "interface_ports": [
                      "M_AXI",
                      "spectrum_analyser/AXI4_Master"
                    ]
                  },
                  "axi_interconnect_M00_AXI": {
                    "interface_ports": [
                      "axi_interconnect/M00_AXI",
                      "spectrum_analyser/AXI4_Lite"
                    ]
                  },
                  "axis_broadcaster_re_M01_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster_re/M01_AXIS",
                      "fm_audio/S_AXIS"
                    ]
                  },
                  "Conn1": {
                    "interface_ports": [
                      "M_AXI_S2MM",
                      "fm_audio/M_AXI_S2MM"
                    ]
                  },
                  "decimator_m_axis_re": {
                    "interface_ports": [
                      "axis_broadcaster_re/S_AXIS",
                      "decimator/m_axis_re"
                    ]
                  }
                },
                "nets": {
                  "ACLK_1": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_interconnect/ACLK",
                      "axi_interconnect/S00_ACLK"
                    ]
                  },
                  "ARESETN_1": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_interconnect/ARESETN",
                      "axi_interconnect/S00_ARESETN"
                    ]
                  },
                  "proc_sys_reset_peripheral_aresetn": {
                    "ports": [
                      "s_axis_aresetn",
                      "axi_interconnect/M00_ARESETN",
                      "axi_interconnect/M01_ARESETN",
                      "decimator/xsg_bwselector_aresetn",
                      "spectrum_analyser/AXI4_Lite_ARESETN",
                      "spectrum_analyser/IPCORE_RESETN",
                      "axis_broadcaster_re/aresetn",
                      "axis_broadcaster_im/aresetn",
                      "axi_interconnect/M02_ARESETN",
                      "axi_interconnect/M03_ARESETN",
                      "fm_audio/s_axis_aresetn"
                    ]
                  },
                  "usp_rf_data_converter_clk_adc2": {
                    "ports": [
                      "s_axis_aclk",
                      "axi_interconnect/M00_ACLK",
                      "axi_interconnect/M01_ACLK",
                      "decimator/clk",
                      "spectrum_analyser/AXI4_Lite_ACLK",
                      "spectrum_analyser/IPCORE_CLK",
                      "axis_broadcaster_re/aclk",
                      "axis_broadcaster_im/aclk",
                      "axi_interconnect/M02_ACLK",
                      "axi_interconnect/M03_ACLK",
                      "fm_audio/s_axis_aclk"
                    ]
                  }
                }
              },
              "m_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "block_design_m_axi_interconnect_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_m_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "s00_couplers/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "m_axi_interconnect_ACLK_net": {
                    "ports": [
                      "M00_ACLK",
                      "s00_couplers/M_ACLK"
                    ]
                  },
                  "m_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "M00_ARESETN",
                      "s00_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "s_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "block_design_s_axi_interconnect_0",
                "parameters": {
                  "M00_HAS_DATA_FIFO": {
                    "value": "2"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "S00_HAS_DATA_FIFO": {
                    "value": "2"
                  },
                  "S01_HAS_DATA_FIFO": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_data_fifo": {
                        "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                        "xci_name": "block_design_s00_data_fifo_0",
                        "addressing": {
                          "interface_ports": {
                            "S_AXI": {
                              "mode": "Slave",
                              "bridges": [
                                "M_AXI"
                              ]
                            }
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_data_fifo": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_data_fifo/S_AXI"
                        ]
                      },
                      "s00_data_fifo_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "s00_data_fifo/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "s00_data_fifo/aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "s00_data_fifo/aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "s00_couplers/M_AXI"
                    ]
                  },
                  "s_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "s_axi_interconnect_ACLK_net": {
                    "ports": [
                      "M00_ACLK",
                      "s00_couplers/M_ACLK"
                    ]
                  },
                  "s_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "M00_ARESETN",
                      "s00_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m_axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "channel_00/S_AXI",
                  "m_axi_interconnect/M00_AXI"
                ]
              },
              "s00_axis_re_1": {
                "interface_ports": [
                  "s00_axis_re",
                  "axis_clock_converter_00_re/S_AXIS"
                ]
              },
              "axis_clock_converter_00_im_M_AXIS": {
                "interface_ports": [
                  "axis_clock_converter_00_im/M_AXIS",
                  "channel_00/s_axis_im"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "s_axi_interconnect/M00_AXI"
                ]
              },
              "AXI4_Lite_1": {
                "interface_ports": [
                  "S_AXI",
                  "m_axi_interconnect/S00_AXI"
                ]
              },
              "channel_00_M_AXI": {
                "interface_ports": [
                  "channel_00/M_AXI",
                  "s_axi_interconnect/S00_AXI"
                ]
              },
              "s00_axis_im_1": {
                "interface_ports": [
                  "s00_axis_im",
                  "axis_clock_converter_00_im/S_AXIS"
                ]
              },
              "axis_clock_converter_00_re_M_AXIS": {
                "interface_ports": [
                  "axis_clock_converter_00_re/M_AXIS",
                  "channel_00/s_axis_re"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "M_AXI_S2MM",
                  "channel_00/M_AXI_S2MM"
                ]
              }
            },
            "nets": {
              "ACLK_1": {
                "ports": [
                  "s_axi_aclk",
                  "channel_00/s_axi_aclk",
                  "m_axi_interconnect/ACLK",
                  "m_axi_interconnect/M00_ACLK",
                  "m_axi_interconnect/S00_ACLK"
                ]
              },
              "ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "channel_00/s_axi_aresetn",
                  "m_axi_interconnect/ARESETN",
                  "m_axi_interconnect/M00_ARESETN",
                  "m_axi_interconnect/S00_ARESETN"
                ]
              },
              "IPCORE_RESETN_0_1": {
                "ports": [
                  "m_axi_aresetn",
                  "axis_clock_converter_00_im/m_axis_aresetn",
                  "axis_clock_converter_00_re/m_axis_aresetn",
                  "channel_00/s_axis_aresetn",
                  "s_axi_interconnect/ARESETN",
                  "s_axi_interconnect/M00_ARESETN",
                  "s_axi_interconnect/S00_ARESETN"
                ]
              },
              "m_axis_aclk_0_1": {
                "ports": [
                  "m_axi_aclk",
                  "axis_clock_converter_00_im/m_axis_aclk",
                  "axis_clock_converter_00_re/m_axis_aclk",
                  "channel_00/s_axis_aclk",
                  "s_axi_interconnect/ACLK",
                  "s_axi_interconnect/M00_ACLK",
                  "s_axi_interconnect/S00_ACLK"
                ]
              },
              "s_axis_aclk_1": {
                "ports": [
                  "s00_axis_aclk",
                  "axis_clock_converter_00_im/s_axis_aclk",
                  "axis_clock_converter_00_re/s_axis_aclk"
                ]
              },
              "s_axis_aresetn_1": {
                "ports": [
                  "s00_axis_aresetn",
                  "axis_clock_converter_00_im/s_axis_aresetn",
                  "axis_clock_converter_00_re/s_axis_aresetn"
                ]
              }
            }
          },
          "rfdc": {
            "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.3",
            "xci_name": "block_design_rfdc_0",
            "parameters": {
              "ADC0_Outclk_Freq": {
                "value": "153.600"
              },
              "ADC0_PLL_Enable": {
                "value": "true"
              },
              "ADC0_Refclk_Freq": {
                "value": "409.600"
              },
              "ADC0_Sampling_Rate": {
                "value": "2.4576"
              },
              "ADC2_Outclk_Freq": {
                "value": "256.000"
              },
              "ADC2_PLL_Enable": {
                "value": "true"
              },
              "ADC2_Refclk_Freq": {
                "value": "409.600"
              },
              "ADC2_Sampling_Rate": {
                "value": "4.096"
              },
              "ADC_Data_Type00": {
                "value": "1"
              },
              "ADC_Data_Type20": {
                "value": "1"
              },
              "ADC_Data_Width00": {
                "value": "8"
              },
              "ADC_Decimation_Mode00": {
                "value": "2"
              },
              "ADC_Decimation_Mode20": {
                "value": "2"
              },
              "ADC_Mixer_Mode00": {
                "value": "0"
              },
              "ADC_Mixer_Mode20": {
                "value": "0"
              },
              "ADC_Mixer_Type00": {
                "value": "2"
              },
              "ADC_Mixer_Type01": {
                "value": "2"
              },
              "ADC_Mixer_Type20": {
                "value": "2"
              },
              "ADC_Mixer_Type21": {
                "value": "2"
              },
              "ADC_Slice00_Enable": {
                "value": "true"
              },
              "ADC_Slice20_Enable": {
                "value": "true"
              },
              "DAC0_Outclk_Freq": {
                "value": "256.000"
              },
              "DAC0_PLL_Enable": {
                "value": "true"
              },
              "DAC0_Refclk_Freq": {
                "value": "256.000"
              },
              "DAC0_Sampling_Rate": {
                "value": "4.096"
              },
              "DAC1_Outclk_Freq": {
                "value": "256.000"
              },
              "DAC1_PLL_Enable": {
                "value": "true"
              },
              "DAC1_Refclk_Freq": {
                "value": "409.600"
              },
              "DAC1_Sampling_Rate": {
                "value": "4.096"
              },
              "DAC_Data_Type10": {
                "value": "0"
              },
              "DAC_Data_Width10": {
                "value": "16"
              },
              "DAC_Interpolation_Mode00": {
                "value": "2"
              },
              "DAC_Interpolation_Mode10": {
                "value": "2"
              },
              "DAC_Mixer_Mode00": {
                "value": "0"
              },
              "DAC_Mixer_Mode10": {
                "value": "0"
              },
              "DAC_Mixer_Type00": {
                "value": "2"
              },
              "DAC_Mixer_Type10": {
                "value": "2"
              },
              "DAC_Slice00_Enable": {
                "value": "true"
              },
              "DAC_Slice10_Enable": {
                "value": "true"
              }
            }
          },
          "transmitter": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m00_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m10_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "m00_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m00_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "m10_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m10_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_interconnect_ps": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "block_design_axi_interconnect_ps_1",
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "block_design_xbar_5",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S00_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M00_AXI",
                            "M01_AXI"
                          ]
                        }
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                        "xci_name": "block_design_auto_cc_4",
                        "addressing": {
                          "interface_ports": {
                            "S_AXI": {
                              "mode": "Slave",
                              "bridges": [
                                "M_AXI"
                              ]
                            }
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_cc_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_cc/M_AXI"
                        ]
                      },
                      "m00_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_cc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "auto_cc/m_axi_aclk"
                        ]
                      },
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_cc/s_axi_aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "auto_cc/m_axi_aresetn"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_cc/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                        "xci_name": "block_design_auto_cc_5",
                        "addressing": {
                          "interface_ports": {
                            "S_AXI": {
                              "mode": "Slave",
                              "bridges": [
                                "M_AXI"
                              ]
                            }
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_cc/S_AXI"
                        ]
                      },
                      "auto_cc_to_m01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_cc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "auto_cc/m_axi_aclk"
                        ]
                      },
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_cc/s_axi_aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "auto_cc/m_axi_aresetn"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_cc/s_axi_aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_axi_interconnect_ps": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_ps": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "axi_interconnect_ps_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_ps_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_ps_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "M01_ACLK_1": {
                    "ports": [
                      "M01_ACLK",
                      "m01_couplers/M_ACLK"
                    ]
                  },
                  "M01_ARESETN_1": {
                    "ports": [
                      "M01_ARESETN",
                      "m01_couplers/M_ARESETN"
                    ]
                  }
                }
              },
              "channel_00": {
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axis_broadcaster": {
                    "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                    "xci_name": "block_design_axis_broadcaster_0"
                  },
                  "axis_combiner": {
                    "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                    "xci_name": "block_design_axis_combiner_0"
                  },
                  "control": {
                    "vlnv": "xilinx.com:ip:mw_transmitter:1.0",
                    "xci_name": "block_design_control_0"
                  }
                },
                "interface_nets": {
                  "axis_broadcaster_M00_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster/M00_AXIS",
                      "axis_combiner/S00_AXIS"
                    ]
                  },
                  "ps8_axi_periph_M01_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "control/AXI4_Lite"
                    ]
                  },
                  "control_AXI4_Stream_Master": {
                    "interface_ports": [
                      "axis_broadcaster/S_AXIS",
                      "control/AXI4_Stream_Master"
                    ]
                  },
                  "axis_combiner_M_AXIS": {
                    "interface_ports": [
                      "m_axis",
                      "axis_combiner/M_AXIS"
                    ]
                  },
                  "axis_broadcaster_M01_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster/M01_AXIS",
                      "axis_combiner/S01_AXIS"
                    ]
                  }
                },
                "nets": {
                  "rst_usp_rf_data_converter_256M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axis_broadcaster/aresetn",
                      "axis_combiner/aresetn",
                      "control/AXI4_Lite_ARESETN",
                      "control/IPCORE_RESETN"
                    ]
                  },
                  "usp_rf_data_converter_clk_dac1": {
                    "ports": [
                      "s_axi_aclk",
                      "axis_broadcaster/aclk",
                      "axis_combiner/aclk",
                      "control/AXI4_Lite_ACLK",
                      "control/IPCORE_CLK"
                    ]
                  }
                }
              },
              "channel_10": {
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axis_broadcaster": {
                    "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                    "xci_name": "block_design_axis_broadcaster_1"
                  },
                  "axis_combiner": {
                    "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                    "xci_name": "block_design_axis_combiner_1"
                  },
                  "control": {
                    "vlnv": "xilinx.com:ip:mw_transmitter:1.0",
                    "xci_name": "block_design_control_1"
                  }
                },
                "interface_nets": {
                  "axis_broadcaster_M01_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster/M01_AXIS",
                      "axis_combiner/S01_AXIS"
                    ]
                  },
                  "control_AXI4_Stream_Master": {
                    "interface_ports": [
                      "axis_broadcaster/S_AXIS",
                      "control/AXI4_Stream_Master"
                    ]
                  },
                  "axis_combiner_M_AXIS": {
                    "interface_ports": [
                      "m_axis",
                      "axis_combiner/M_AXIS"
                    ]
                  },
                  "ps8_axi_periph_M01_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "control/AXI4_Lite"
                    ]
                  },
                  "axis_broadcaster_M00_AXIS": {
                    "interface_ports": [
                      "axis_broadcaster/M00_AXIS",
                      "axis_combiner/S00_AXIS"
                    ]
                  }
                },
                "nets": {
                  "rst_usp_rf_data_converter_256M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axis_broadcaster/aresetn",
                      "axis_combiner/aresetn",
                      "control/AXI4_Lite_ARESETN",
                      "control/IPCORE_RESETN"
                    ]
                  },
                  "usp_rf_data_converter_clk_dac1": {
                    "ports": [
                      "s_axi_aclk",
                      "axis_broadcaster/aclk",
                      "axis_combiner/aclk",
                      "control/AXI4_Lite_ACLK",
                      "control/IPCORE_CLK"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_subset_converter_M_AXIS": {
                "interface_ports": [
                  "m10_axis",
                  "channel_10/m_axis"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "m00_axis",
                  "channel_00/m_axis"
                ]
              },
              "S_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_ps/M01_AXI",
                  "channel_10/S_AXI"
                ]
              },
              "AXI4_Lite_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_interconnect_ps/S00_AXI"
                ]
              },
              "S_AXI_2": {
                "interface_ports": [
                  "axi_interconnect_ps/M00_AXI",
                  "channel_00/S_AXI"
                ]
              }
            },
            "nets": {
              "ACLK_1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_interconnect_ps/ACLK",
                  "axi_interconnect_ps/S00_ACLK"
                ]
              },
              "ARESETN_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_interconnect_ps/ARESETN",
                  "axi_interconnect_ps/S00_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "m00_axis_aclk",
                  "axi_interconnect_ps/M00_ACLK",
                  "channel_00/s_axi_aclk"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "m00_axis_aresetn",
                  "axi_interconnect_ps/M00_ARESETN",
                  "channel_00/s_axi_aresetn"
                ]
              },
              "rst_usp_rf_data_converter_256M_peripheral_aresetn": {
                "ports": [
                  "m10_axis_aresetn",
                  "axi_interconnect_ps/M01_ARESETN",
                  "channel_10/s_axi_aresetn"
                ]
              },
              "usp_rf_data_converter_clk_dac1": {
                "ports": [
                  "m10_axis_aclk",
                  "axi_interconnect_ps/M01_ACLK",
                  "channel_10/s_axi_aclk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "SpectrumAnalyser_AXI4_Master": {
            "interface_ports": [
              "M_AXI",
              "receiver/M_AXI"
            ]
          },
          "s00_axis_re_1": {
            "interface_ports": [
              "receiver/s00_axis_re",
              "rfdc/m00_axis"
            ]
          },
          "axis_subset_converter_M_AXIS": {
            "interface_ports": [
              "rfdc/s10_axis",
              "transmitter/m10_axis"
            ]
          },
          "usp_rf_data_converter_vout10": {
            "interface_ports": [
              "vout10",
              "rfdc/vout10"
            ]
          },
          "s00_axis_im_1": {
            "interface_ports": [
              "receiver/s00_axis_im",
              "rfdc/m01_axis"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "dac0_clk",
              "rfdc/dac0_clk"
            ]
          },
          "adc2_clk_1": {
            "interface_ports": [
              "adc2_clk",
              "rfdc/adc2_clk"
            ]
          },
          "zynq_ultra_ps_e_M_AXI_HPM0_LPD": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_ps/S00_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "vout00",
              "rfdc/vout00"
            ]
          },
          "ps8_axi_periph_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_ps/M02_AXI",
              "receiver/S_AXI"
            ]
          },
          "ps8_axi_periph_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_ps/M01_AXI",
              "transmitter/S_AXI"
            ]
          },
          "sysref_in_1": {
            "interface_ports": [
              "sysref_in",
              "rfdc/sysref_in"
            ]
          },
          "transmitter_m00_axis": {
            "interface_ports": [
              "rfdc/s00_axis",
              "transmitter/m00_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "adc0_clk",
              "rfdc/adc0_clk"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI_S2MM",
              "receiver/M_AXI_S2MM"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "vin0_01",
              "rfdc/vin0_01"
            ]
          },
          "ps8_axi_periph_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_ps/M00_AXI",
              "rfdc/s_axi"
            ]
          },
          "vin2_01_1": {
            "interface_ports": [
              "vin2_01",
              "rfdc/vin2_01"
            ]
          },
          "dac1_clk_1": {
            "interface_ports": [
              "dac1_clk",
              "rfdc/dac1_clk"
            ]
          }
        },
        "nets": {
          "IPCORE_RESETN_0_1": {
            "ports": [
              "m_axi_aresetn",
              "receiver/m_axi_aresetn"
            ]
          },
          "m_axis_aclk_0_1": {
            "ports": [
              "m_axi_aclk",
              "receiver/m_axi_aclk"
            ]
          },
          "proc_sys_reset_adc3_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_adc0/peripheral_aresetn",
              "receiver/s00_axis_aresetn",
              "rfdc/m0_axis_aresetn"
            ]
          },
          "proc_sys_reset_dac0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_dac0/peripheral_aresetn",
              "rfdc/s0_axis_aresetn",
              "transmitter/m00_axis_aresetn"
            ]
          },
          "proc_sys_reset_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_adc2/peripheral_aresetn",
              "rfdc/m2_axis_aresetn"
            ]
          },
          "rfdc_clk_adc0": {
            "ports": [
              "rfdc/clk_adc0",
              "proc_sys_reset_adc0/slowest_sync_clk",
              "receiver/s00_axis_aclk",
              "rfdc/m0_axis_aclk"
            ]
          },
          "rfdc_clk_dac0": {
            "ports": [
              "rfdc/clk_dac0",
              "proc_sys_reset_dac0/slowest_sync_clk",
              "rfdc/s0_axis_aclk",
              "transmitter/m00_axis_aclk"
            ]
          },
          "rst_ps8_96M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_interconnect_ps/ARESETN",
              "axi_interconnect_ps/M00_ARESETN",
              "axi_interconnect_ps/M01_ARESETN",
              "axi_interconnect_ps/M02_ARESETN",
              "axi_interconnect_ps/S00_ARESETN",
              "receiver/s_axi_aresetn",
              "rfdc/s_axi_aresetn",
              "transmitter/s_axi_aresetn"
            ]
          },
          "rst_usp_rf_data_converter_256M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_dac1/peripheral_aresetn",
              "rfdc/s1_axis_aresetn",
              "transmitter/m10_axis_aresetn"
            ]
          },
          "usp_rf_data_converter_clk_adc2": {
            "ports": [
              "rfdc/clk_adc2",
              "proc_sys_reset_adc2/slowest_sync_clk",
              "rfdc/m2_axis_aclk"
            ]
          },
          "usp_rf_data_converter_clk_dac1": {
            "ports": [
              "rfdc/clk_dac1",
              "proc_sys_reset_dac1/slowest_sync_clk",
              "rfdc/s1_axis_aclk",
              "transmitter/m10_axis_aclk"
            ]
          },
          "zynq_ultra_ps_e_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "axi_interconnect_ps/ACLK",
              "axi_interconnect_ps/M00_ACLK",
              "axi_interconnect_ps/M01_ACLK",
              "axi_interconnect_ps/M02_ACLK",
              "axi_interconnect_ps/S00_ACLK",
              "receiver/s_axi_aclk",
              "rfdc/s_axi_aclk",
              "transmitter/s_axi_aclk"
            ]
          },
          "zynq_ultra_ps_e_pl_resetn0": {
            "ports": [
              "ext_reset",
              "proc_sys_reset_adc0/ext_reset_in",
              "proc_sys_reset_adc2/ext_reset_in",
              "proc_sys_reset_dac0/ext_reset_in",
              "proc_sys_reset_dac1/ext_reset_in"
            ]
          }
        }
      },
      "rst_ps8_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "block_design_rst_ps8_100M_0"
      },
      "rst_ps8_260M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "block_design_rst_ps8_260M_0"
      },
      "rst_ps8_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "block_design_rst_ps8_300M_0"
      },
      "zynq_ultra_ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "block_design_zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "799.992004"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "399.996002"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40"
            }
          },
          "interface_ports": {
            "M_AXI_HPM0_LPD": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x80000000",
                "maximum": "0x9FFFFFFF"
              }
            },
            "S_AXI_HP2_FPD": {
              "mode": "Slave",
              "memory_map_ref": "SAXIGP4"
            }
          }
        }
      }
    },
    "interface_nets": {
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "radio/sysref_in"
        ]
      },
      "radio_vout00": {
        "interface_ports": [
          "vout00",
          "radio/vout00"
        ]
      },
      "dac0_clk_1": {
        "interface_ports": [
          "dac0_clk",
          "radio/dac0_clk"
        ]
      },
      "adc2_clk_1": {
        "interface_ports": [
          "adc2_clk",
          "radio/adc2_clk"
        ]
      },
      "usp_rf_data_converter_vout10": {
        "interface_ports": [
          "vout10",
          "radio/vout10"
        ]
      },
      "radio_M_AXI_S2MM": {
        "interface_ports": [
          "axi_smc/S01_AXI",
          "radio/M_AXI_S2MM"
        ]
      },
      "dac1_clk_1": {
        "interface_ports": [
          "dac1_clk",
          "radio/dac1_clk"
        ]
      },
      "zynq_ultra_ps_e_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "radio/S_AXI",
          "zynq_ultra_ps_e/M_AXI_HPM0_LPD"
        ]
      },
      "vin0_01_1": {
        "interface_ports": [
          "vin0_01",
          "radio/vin0_01"
        ]
      },
      "vin2_01_1": {
        "interface_ports": [
          "vin2_01",
          "radio/vin2_01"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "zynq_ultra_ps_e/S_AXI_HP2_FPD"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "radio/adc0_clk"
        ]
      },
      "SpectrumAnalyser_AXI4_Master": {
        "interface_ports": [
          "axi_smc/S00_AXI",
          "radio/M_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_260M_clk_out1": {
        "ports": [
          "clk_wiz_260M/clk_out1",
          "axi_smc/aclk",
          "radio/m_axi_aclk",
          "rst_ps8_260M/slowest_sync_clk",
          "zynq_ultra_ps_e/saxihp2_fpd_aclk"
        ]
      },
      "clk_wiz_260M_locked": {
        "ports": [
          "clk_wiz_260M/locked",
          "rst_ps8_260M/dcm_locked"
        ]
      },
      "lmk_reset_low_dout": {
        "ports": [
          "lmk_reset_low/dout",
          "lmk_reset"
        ]
      },
      "rst_ps8_260M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_260M/peripheral_aresetn",
          "axi_smc/aresetn",
          "radio/m_axi_aresetn"
        ]
      },
      "rst_ps8_300M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_300M/peripheral_aresetn",
          "clk_wiz_260M/resetn"
        ]
      },
      "rst_ps8_96M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_100M/peripheral_aresetn",
          "radio/s_axi_aresetn"
        ]
      },
      "zynq_ultra_ps_e_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk0",
          "radio/s_axi_aclk",
          "rst_ps8_100M/slowest_sync_clk",
          "zynq_ultra_ps_e/maxihpm0_lpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk1",
          "clk_wiz_260M/clk_in1",
          "rst_ps8_300M/slowest_sync_clk"
        ]
      },
      "zynq_ultra_ps_e_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e/pl_resetn0",
          "radio/ext_reset",
          "rst_ps8_100M/ext_reset_in",
          "rst_ps8_260M/ext_reset_in",
          "rst_ps8_300M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/radio/receiver/channel_00/spectrum_analyser": {
        "address_spaces": {
          "AXI4_Master": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_00/fm_audio/axi_dma": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_zynq_ultra_ps_e_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_FM_Demod_ip_0_reg0": {
                "address_block": "/radio/receiver/channel_00/fm_audio/fm_demodulation/AXI4_Lite/reg0",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_axi_dma_Reg": {
                "address_block": "/radio/receiver/channel_00/fm_audio/axi_dma/S_AXI_LITE/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_control_reg0": {
                "address_block": "/radio/transmitter/channel_00/control/AXI4_Lite/reg0",
                "offset": "0x0080090000",
                "range": "64K"
              },
              "SEG_control_reg01": {
                "address_block": "/radio/transmitter/channel_10/control/AXI4_Lite/reg0",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_decimator_reg0": {
                "address_block": "/radio/receiver/channel_00/decimator/xsg_bwselector_s_axi/reg0",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_rfdc_Reg": {
                "address_block": "/radio/rfdc/s_axi/Reg",
                "offset": "0x0080000000",
                "range": "256K"
              },
              "SEG_spectrum_analyser_reg0": {
                "address_block": "/radio/receiver/channel_00/spectrum_analyser/AXI4_Lite/reg0",
                "offset": "0x0080060000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}