/// Auto-generated register definitions for PAC0
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21j18a::pac0 {

// ============================================================================
// PAC0 - Peripheral Access Controller 0
// Base Address: 0x40000000
// ============================================================================

/// PAC0 Register Structure
struct PAC0_Registers {

    /// Write Protection Clear
    /// Offset: 0x0000
    volatile uint32_t WPCLR;

    /// Write Protection Set
    /// Offset: 0x0004
    volatile uint32_t WPSET;
};

static_assert(sizeof(PAC0_Registers) >= 8, "PAC0_Registers size mismatch");

/// PAC0 peripheral instance
constexpr PAC0_Registers* PAC0 = 
    reinterpret_cast<PAC0_Registers*>(0x40000000);

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::pac0
