
	

;: ;        



!named = !{!0, !1, !2, !3, !4, !5, !6, !7, !8}

!0  =distinct !{}
!1 = !DIBasicType(name: "






declare i64 @llvm.hexagon.S2as.r.i.p(i64, i32)

   !3=! { !0,  i4  4   }       ;% ; !    


declare i32 @llvm.nvwm.reai>td.ptx.sreg.envre!0()
declare i"

 
)






!named = !{!0, !1, !2}




!0 32 (@llvm.nvöm.read.ptx.sreg.envreg1()
declare i32 @llvm.nvvmdefin.ra= !Ded.ptx.sreg.envregIBasicType(tag: DW_TAG_base_ty

pe2, na()
declarei3
