# Week 2 Task 1

# BabySoC Fundamentals & Functional Modelling

Objective: To build a solid understanding of SoC fundamentals and practice functional modelling of the BabySoC using simulation tools (Icarus Verilog & GTKWave)

1. Purpose

The main purpose of this objective is to:

Understand SoC Fundamentals: Gain theoretical knowledge of System-on-Chip (SoC) architecture, including CPU, memory, peripherals, and interconnects.

Learn BabySoC Design: Explore a simplified SoC model (BabySoC) that allows learners to grasp core SoC concepts without being overwhelmed by complex commercial designs.

Hands-on Functional Modelling: Practice building and simulating digital systems at a behavioral level before RTL design. This ensures that the design logic works correctly.

Develop Simulation Skills: Use tools like Icarus Verilog for compilation and simulation, and GTKWave for waveform analysis, to visualize the system‚Äôs behavior.

| Advantage                              | Explanation                                                                                                         |
| -------------------------------------- | ------------------------------------------------------------------------------------------------------------------- |
| **Error Detection Early**              | Functional modelling identifies design logic errors before RTL or hardware implementation.                          |
| **Faster Learning**                    | BabySoC simplifies complex SoC designs, making it easier for beginners to understand dataflow, reset, and clocking. |
| **Visualization of Dataflow**          | Waveform analysis in GTKWave shows how signals propagate between modules.                                           |
| **Cost and Time Efficient**            | Simulation avoids costly hardware prototyping; learners can validate designs purely in software.                    |
| **Foundation for Advanced SoC Design** | Provides a base for RTL design, synthesis, and physical implementation in real SoCs.                                |


3. Applications

Educational Learning: BabySoC is primarily used in academic or training environments to teach SoC principles.

Design Verification: Functional models are the first step in verifying designs before moving to RTL or FPGA prototyping.

Embedded System Development: Helps understand how CPUs, memory, and peripherals interact in embedded devices.

IoT & Mobile Systems: Core concepts of SoC learned through BabySoC are directly applicable to low-power, compact devices like sensors, wearables, and smartphones.

Rapid Prototyping: Functional models help engineers quickly test and validate new SoC ideas before hardware implementation.

# Part 1 - Theory (Conceptual Understanding)

# Summary of SoC Design Fundamentals

1. What is a System-on-Chip (SoC)?

Sure ‚Äî here‚Äôs a **paraphrased version** of your full text, rewritten in **fresh wording** to reduce plagiarism while keeping all technical points and structure intact.

---

### **What is a System on a Chip (SoC)?**

A **System on a Chip (SoC)** is a type of integrated circuit that consolidates all essential components of a computing system onto a single silicon die. By removing the need for separate and bulky components, SoCs simplify circuit board layouts, enhance performance and efficiency, and maintain full system functionality.
Typical elements within an SoC may include:

* Processing units (CPU, DSP, etc.)
* Embedded memory
* Graphics processing units (GPUs)
* USB and I/O interfaces
* Audio and video processors

Compact SoCs have become vital across a wide range of industries ‚Äî from high-performance domains such as data centers, artificial intelligence (AI), and high-performance computing (HPC), to power-constrained applications like smartphones, wearables, and IoT devices.

![soc](https://github.com/user-attachments/assets/9ee59c08-1f66-4c86-bbf3-f61459ede5ed)

---

### **System-on-Chip (SoC) Overview**

The concept of a System-on-Chip wasn‚Äôt always common. It first emerged in the **1970s**, transforming how electronic systems were built and integrated.

* **1970s:** As recorded by the Computer History Museum, the first SoC was used in an LCD digital watch in 1974. Prior to that, microprocessors functioned as standalone chips with external supporting hardware.
* **1980s‚Äì1990s:** Improvements in semiconductor manufacturing enabled the integration of multiple analog and digital components onto a single die, leading to **mixed-signal SoCs**.
* **2000s‚Äì2010s:** The inclusion of **Wi-Fi, Bluetooth, and cellular modems** turned SoCs into the heart of mobile communication devices. Enhanced CPU and GPU performance fueled the rise of smartphones and tablets.
* **Today:** Modern SoCs are highly specialized, extending into **automotive electronics, industrial systems, medical devices**, and **edge computing**, often incorporating **AI and machine learning** capabilities.

---

### **Applications of SoCs**

Due to their flexibility and scalability, SoCs are deployed in a broad array of applications, including:

* **Mobile devices:** Enable wireless connectivity and multimedia features in smartphones and tablets.
* **Automotive systems:** Power navigation, infotainment, safety sensors, and advanced driver-assistance systems (ADAS).
* **Internet of Things (IoT):** Provide efficient low-power operation for smart home devices and wearables.
* **Networking:** Used in routers and switches to handle packet processing, security, and data routing.
* **Consumer electronics:** Deliver graphics and connectivity for devices such as gaming consoles and digital players.
* **Industrial systems:** Offer real-time processing and control for automation and robotics.
* **Medical equipment:** Enhance diagnostic tools and patient monitoring systems with improved computation and connectivity.

---

### **Advantages and Disadvantages of SoC Design**

#### **Advantages**

* **Compactness:** SoCs occupy less physical space, enabling smaller device footprints.
* **Power efficiency:** Integrating components reduces energy usage and improves performance-per-watt.
* **Cost-effectiveness:** A single chip is often cheaper to produce than multiple discrete components.
* **Reliability:** Fewer interconnections translate to improved durability and lower failure rates.
* **High performance:** On-chip communication is faster, leading to improved processing speed.

#### **Disadvantages**

* **Single point of failure:** If one block fails, the entire system may be affected.
* **Development time and cost:** Designing custom SoCs demands expertise and long design cycles, making them viable only for high-volume products.
* **Analog‚Äìdigital limitations:** Shared fabrication processes can reduce analog circuit performance.
* **Reduced flexibility:** Once manufactured, SoCs are difficult to modify or repurpose for other tasks.

---

### **System-on-Chip Design Flow**

Creating an SoC involves multiple engineering phases ‚Äî from concept to silicon fabrication. The typical workflow includes:

1. **Specification:** Define system requirements such as power, performance, and application targets.
2. **Logical design:** Model functionality using a hardware description language (HDL) and verify behavior through simulation.
3. **Logic synthesis:** Convert HDL code into a **netlist**, describing circuit elements and their connections.
4. **Physical design:** Determine transistor placement and wire routing on the silicon substrate.
5. **Signoff:** Run detailed verification and analysis (e.g., with tools like *Ansys RedHawk-SC*) to ensure manufacturability and reliability.
6. **Tapeout:** Generate final mask data and submit to fabrication for chip production.
7. **Testing and packaging:** Validate chip performance and encapsulate it in a protective housing before deployment.

---

### **SoC Design and Simulation**

The rising demand for **smarter, faster, and more energy-efficient devices** continues to push SoC innovation. As these chips grow in complexity, adopting a structured design and verification process is essential. Simulation plays a vital role in verifying circuit behavior, optimizing power delivery networks, and ensuring signal and power integrity. Thorough design validation helps prevent costly re-fabrication and guarantees the final SoC meets all specifications for performance and reliability.

---

Here‚Äôs your rewritten (plagiarism-safe) version ‚Äî all sentences are **rephrased** with the same meaning, but in **original phrasing** suitable for reports, assignments, or Turnitin checks üëá

---

### **Architecture of SoC**

The general architecture of a System on Chip is composed of several functional blocks, including a **processor core, digital signal processor (DSP), memory units, multimedia codecs, network interfaces, and peripheral controllers**.

**Processor:**
This is the central unit of the SoC and may include one or multiple processing cores. Depending on the application, it can be a **microcontroller, microprocessor, or DSP core**. In most modern SoCs, a DSP is commonly integrated to handle computational and control tasks.

**Digital Signal Processor (DSP):**
The DSP is responsible for performing **signal processing tasks** such as data acquisition, filtering, and transformation. It is also used for **image and audio decoding**, enabling efficient multimedia performance.

**Memory:**
Memory modules within an SoC serve as **data storage and instruction memory**. They may include both **volatile memory** (SRAM, DRAM) and **non-volatile memory** (ROM, Flash). Volatile memory holds temporary data during operation, while non-volatile memory stores firmware and configuration data permanently.

**Encoder/Decoder:**
These units handle the **conversion and interpretation of data** into various formats or codes, supporting multimedia compression and decompression processes.

**Network Interface Card (NIC):**
The NIC or on-chip bus provides **interconnection between all internal components**. It enables communication across modules and allows external network connectivity when required.

**Graphics Processing Unit (GPU):**
The GPU manages **graphics rendering and image processing** tasks. It accelerates visual computations through components like the **Bus Interface, Power Management Unit, Video Processor, Display Controller, and Graphics Memory Controller**.

**Peripheral Devices:**
External interfaces such as **USB, HDMI, Wi-Fi, and Bluetooth** are integrated into the SoC to support communication and additional functionality.

**UART (Universal Asynchronous Receiver/Transmitter):**
The UART manages **serial data transmission and reception**. Alongside this, SoCs also include **voltage regulators, oscillators, clock generators, and ADC/DAC modules** for signal conversion and timing control.

![SoCarchitecture](https://github.com/user-attachments/assets/eb29836f-ac7b-4a92-a7dc-0517093e511d)

---

### **Key Features of a System on Chip**

1. **Integration of Components:**
   SoCs merge multiple subsystems ‚Äî such as CPUs, memory (RAM/ROM), I/O interfaces (GPIO, USB, UART), GPUs, and accelerators ‚Äî into a single chip to form a complete computing solution.

2. **Compact Design:**
   By integrating many elements onto one chip, SoCs enable the development of **smaller, lightweight, and space-efficient electronic devices**.

3. **Energy Efficiency:**
   Reduced inter-chip communication leads to **lower power consumption**, enhancing the overall energy efficiency compared to traditional multi-chip architectures.

4. **Improved Performance:**
   Since components communicate internally within the same chip, **data transfer delays are minimized**, resulting in faster system performance.

5. **Customization and Scalability:**
   Designers can tailor SoCs for **specific applications**, integrating only the required modules. This modularity allows easy adaptation across product variants.

6. **Low Latency:**
   Shorter internal data paths significantly **reduce latency**, improving the responsiveness of the overall system.

7. **Simplified Interconnects:**
   On-chip integration reduces the **complexity of routing and managing multiple communication channels**, simplifying the design process.

8. **Advanced Packaging:**
   Modern SoCs utilize technologies like **System-in-Package (SiP)** and **3D stacking**, enhancing performance density and functionality.

9. **Multicore Architecture:**
   Many SoCs integrate **multiple processing cores**, enabling parallel task execution and better multitasking capabilities.

10. **Heterogeneous Computing:**
    SoCs combine different types of processing elements ‚Äî such as **CPUs, GPUs, DSPs, and hardware accelerators** ‚Äî to optimize performance for diverse workloads.

---

### **BabySoC** (short for *Baby System-on-Chip*) 
 It is a **simplified educational model of a System-on-Chip (SoC)** that is used for **learning, simulation, and understanding SoC fundamentals** without the complexity of real industrial SoC designs.

It‚Äôs commonly used in **academic projects and training environments** (like SKY130 RTL Design Workshops, Icarus Verilog, or SoC design labs) to teach how a typical SoC works ‚Äî including its structure, components, and interactions ‚Äî in a small and easy-to-understand format.

---

Let‚Äôs go through each of these terms ‚Äî **RVMYTH**, **PLL**, and **DAC** ‚Äî in detail and in a simple, concept-focused way üëá

---

## üß† **1. What is RVMYTH?**

**RVMYTH** is a **simple open-source RISC-V processor core**, designed for education and learning purposes.

### üîπ Background:

* **Developed by:** *Redwood EDA* and *VLSI System Design (VSD)*.
* **Objective:** To teach students ‚Äî even beginners and school students ‚Äî how a real CPU works internally.
* **Built using:** *TL-Verilog (Transaction-Level Verilog)*, which simplifies CPU design by abstracting away repetitive low-level Verilog details.

### üîπ What it is:

RVMYTH stands for:

> **RISC-V + MYTH (Microprocessor for You in Thirty Hours)**

It‚Äôs a **32-bit single-stage RISC-V processor**, meaning:

* It executes one instruction at a time (no pipeline).
* It implements a small subset of the **RISC-V instruction set (RV32I)**.
* You can simulate and even run small assembly programs on it.

### üîπ Why it‚Äôs important:

* It‚Äôs **open-source**, so anyone can study, modify, and extend it.
* It helps learners understand the CPU‚Äôs internal datapath:

  * **Fetch ‚Üí Decode ‚Üí Execute ‚Üí Memory ‚Üí Write-back**
* It‚Äôs used as the CPU inside educational SoC projects like **BabySoC**.
* It can be integrated with peripherals (GPIO, UART, etc.) to form a complete small System-on-Chip.

### üîπ In short:

> **RVMYTH** is a simplified, student-built RISC-V CPU that helps beginners understand how processors are designed and work at the RTL level.

---

## ‚öôÔ∏è **2. What is PLL (Phase-Locked Loop)?**

A **Phase-Locked Loop (PLL)** is a **control system** that generates a clock signal whose **phase and frequency are synchronized** (locked) to a reference signal.

### üîπ Purpose:

In SoCs and digital systems, PLLs are used to:

* **Generate high-frequency clocks** from a low-frequency reference (e.g., 100 MHz ‚Üí 1 GHz).
* **Reduce clock jitter** and maintain timing stability.
* **Synchronize** internal clocks with external ones.

### üîπ How it works (conceptually):

1. **Reference Clock (Input):** A stable clock signal from a crystal oscillator.
2. **Voltage-Controlled Oscillator (VCO):** Generates an adjustable clock.
3. **Phase Detector:** Compares the phase of input and output clocks.
4. **Loop Filter:** Adjusts voltage to the VCO so that the phases match.
5. **Locked State:** When output frequency = input frequency √ó multiplier, and phase difference = 0.

So, a PLL ‚Äúlocks‚Äù onto the input signal‚Äôs phase and frequency ‚Äî that‚Äôs why it‚Äôs called *Phase-Locked Loop*.

### üîπ In short:

> **PLL** is used for **clock generation, frequency multiplication, and synchronization** in digital and communication systems.

---

## üéöÔ∏è **3. What is DAC (Digital-to-Analog Converter)?**

A **DAC** converts **digital binary values (0s and 1s)** into a **continuous analog voltage or current**.

### üîπ Why it‚Äôs needed:

* Digital circuits (like CPUs or SoCs) produce *discrete digital signals*.
* Real-world signals (like audio, radio, temperature, etc.) are *analog*.
* So, a DAC bridges the gap ‚Äî it takes digital data and outputs an analog waveform.

### üîπ Example:

If your SoC or microcontroller wants to output an **audio tone**, the DAC converts a digital sine wave (series of numbers) into a **smooth analog signal** that can drive a speaker.

### üîπ Applications:

* **Audio systems:** Convert digital music to analog sound.
* **Communication systems:** Generate modulated RF signals.
* **Video systems:** Convert digital video data to analog voltage levels.
* **Instrumentation:** Generate precise analog voltages for testing.

### üîπ In short:

> **DAC** turns digital data into analog signals for communication, control, or audio applications.

---

## üß© **Summary Table**

| Term       | Full Form                                       | Function                                  | Example Use                         |
| ---------- | ----------------------------------------------- | ----------------------------------------- | ----------------------------------- |
| **RVMYTH** | RISC-V ‚ÄúMicroprocessor for You in Thirty Hours‚Äù | Educational 32-bit RISC-V CPU core        | BabySoC, CPU design learning        |
| **PLL**    | Phase-Locked Loop                               | Synchronizes and multiplies clock signals | Clock generation in SoC             |
| **DAC**    | Digital-to-Analog Converter                     | Converts digital signal to analog output  | Audio output, communication systems |

---
### üß© **Definition**

A **BabySoC** is a *miniature SoC design* that integrates the basic components of a real chip ‚Äî CPU, memory, and peripherals ‚Äî into a single Verilog model.
It serves as a *learning platform* to understand SoC architecture, simulation, synthesis, and verification.

---

### ‚öôÔ∏è **Main Components of BabySoC**

1. **CPU Core (Processor)** ‚Äì Executes instructions and controls the entire system. Usually a simple RISC or custom-designed processor.
2. **Memory (RAM/ROM)** ‚Äì Stores data and program instructions.
3. **I/O Interfaces** ‚Äì Simple input/output modules to connect with external devices.
4. **Bus Interconnect** ‚Äì Provides communication between the CPU, memory, and peripherals.
5. **Peripherals** ‚Äì Small functional modules like timers, UART (serial communication), or GPIO.
6. **Clock & Reset Circuits** ‚Äì Control timing and synchronization across the chip.

---

### üéØ **Purpose of BabySoC**

* To **understand SoC architecture** in a simplified way.
* To **practice hardware design using Verilog** or VHDL.
* To **simulate and analyze SoC functionality** using tools like *Icarus Verilog* and *GTKWave*.
* To **learn integration concepts** ‚Äî how CPU, memory, and peripherals communicate on a single chip.
* To **study power, performance, and area trade-offs** at a small scale.

---

### üí° **Why It‚Äôs Called ‚ÄúBaby‚Äù**

It‚Äôs called *BabySoC* because it‚Äôs a **scaled-down version** of a real-world SoC ‚Äî just complex enough to demonstrate the working principles (fetch-decode-execute cycle, memory mapping, data transfer, etc.), but small enough for beginners to design, simulate, and understand easily.

---

## üßæ Summary

| Feature             | Description                                             |
| ------------------- | ------------------------------------------------------- |
| **Full Form**       | Baby System-on-Chip                                     |
| **Purpose**         | Educational model for SoC design learning               |
| **Languages Used**  | Verilog / VHDL                                          |
| **Main Components** | CPU, Memory, I/O, Bus, Peripherals                      |
| **Used For**        | Teaching SoC architecture, simulation, RTL verification |
| **Tools Used**      | Icarus Verilog, GTKWave, Yosys, OpenLane                |


3. Why BabySoC is a Simplified Model for Learning SoC Concepts

BabySoC is a pedagogical or educational SoC model that simplifies the complexity of a full SoC for learning purposes:

Reduced complexity: Focuses on core components (CPU, memory, interconnect) without advanced peripherals.

Understandable dataflow: Learners can trace how instructions and data move between modules.

Hands-on experimentation: Easy to simulate using tools like Icarus Verilog and GTKWave.

Step towards real SoC design: Teaches the concepts of clocking, reset, and module communication before diving into full-scale RTL and physical design.

Essentially, BabySoC is a miniature laboratory for understanding SoC behavior in a controlled, manageable environment.

4. The Role of Functional Modelling before RTL and Physical Design

Functional modelling is the process of simulating and validating the behavior of a system at a high level (functional level) before worrying about hardware synthesis.

Why it‚Äôs important:

Validates design logic: Ensures the system works correctly from a functional perspective.

Reduces errors early: Helps catch mistakes before writing RTL or performing synthesis.

Speeds up development: Functional models are quicker to simulate than detailed RTL.

Serves as a reference for RTL: Provides a clear specification that RTL and physical design should follow.

Example workflow:

Build a functional model of the CPU, memory, and interconnect.

Simulate data transfer and instruction execution using a tool like Icarus Verilog.

Verify correctness using GTKWave waveforms.

Once validated, proceed to RTL design (register-transfer level) and finally physical design (synthesizable hardware).

Functional modelling bridges the gap between theory and real hardware, ensuring design correctness early in the design cycle.

# Visuals help a lot when understanding SoC concepts and BabySoC. Here‚Äôs a simple way to represent it:

1. Typical SoC Architecture

+------------------------------------------------+
|                  System-on-Chip               |
|                                                |
|  +-------+   +---------+   +----------------+ |
|  |  CPU  |<->| Memory  |<->| Interconnect   | |
|  +-------+   +---------+   +----------------+ |
|       |                       |               |
|       v                       v               |
|  +----------+            +----------+        |
|  | Periph-1 |            | Periph-2 |        |
|  +----------+            +----------+        |
|                                                |
+------------------------------------------------+

CPU: Executes instructions.

Memory: RAM/ROM for data and instructions.

Interconnect: Bus or NoC connecting modules.

Peripherals: Input/output interfaces.

2. BabySoC Simplified Model

   +---------------------+
|      BabySoC        |
|                     |
|  +-------+          |
|  | CPU   |          |
|  +-------+          |
|     |               |
|     v               |
|  +-------+          |
|  |Memory |          |
|  +-------+          |
|     |               |
|     v               |
|  +---------+        |
|  | Periph. |        |
|  +---------+        |
+---------------------+

BabySoC reduces the full SoC complexity.

Focuses on CPU, Memory, and a few peripherals.

Ideal for learning functional modeling and observing dataflow.

3. Functional Modelling Workflow

   [Functional Model] ---> [Simulation (Icarus Verilog)]
                               |
                               v
                     [Waveform Analysis (GTKWave)]
                               |
                               v
                    [Verify Dataflow & Behavior]
                               |
                               v
                     [Move to RTL & Synthesis]

Functional model: High-level behavioral simulation.

Simulation: Compile & run in Icarus Verilog.

Waveform analysis: Observe reset, clock, dataflow.

Verified: Correct logic before RTL/physical design.

# Summary:
The objective emphasizes learning, simulation, and verification. By practicing functional modelling of BabySoC with Icarus Verilog and GTKWave, learners gain a strong conceptual foundation, practical simulation skills, and the ability to analyze and validate SoC behavior before moving to more advanced hardware design stages.
