var checkSummary = { "check" : [
{ "name":"always_signal_assign_large" , "open_count":"1" , "resolved_count":"0" , "priority":0 , "severity":"Info"},
{ "name":"assign_width_overflow" , "open_count":"1" , "resolved_count":"0" , "priority":3 , "severity":"Info"},
{ "name":"seq_block_has_duplicate_assign" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Warning"} ]};
var moduleSummary = { "module" : [
{ "name":"APB_SLAVE" , "count":3 } ]};
var fileSummary = { "file" : [
{ "name":"E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v" , "count":3 } ]};
var severitySummary = { "severity" : [
{ "name":"Warning" , "count":1 },
{ "name":"Info" , "count":2 } ]};
var categorySummary = { "category" : [
{ "name":"Rtl Design Style" , "count":3 } ]};
var aliasSummary = { "alias" : [
 ]};
