<profile>

<section name = "Vitis HLS Report for 'tensor_weight_x'" level="0">
<item name = "Date">Fri Dec 13 11:13:00 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.733 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">446903, 446903, 4.469 ms, 4.469 ms, 446903, 446903, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER">446901, 446901, 2, 1, 1, 446900, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1006, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 36, 0, 360, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 615, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_19ns_51_1_1_U110">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U111">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U112">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U113">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U114">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U115">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U116">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U117">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U118">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U119">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U120">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U121">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U122">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U123">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U124">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U125">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U126">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_19ns_51_1_1_U127">mul_32s_19ns_51_1_1, 0, 2, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln316_fu_244_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln318_fu_309_p2">+, 0, 0, 18, 11, 1</column>
<column name="ret_V_12_fu_633_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_13_fu_667_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_14_fu_701_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_15_fu_735_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_16_fu_769_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_17_fu_803_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_18_fu_829_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_19_fu_855_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_20_fu_881_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_21_fu_907_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_22_fu_933_p2">+, 0, 0, 58, 51, 51</column>
<column name="ret_V_fu_599_p2">+, 0, 0, 58, 51, 51</column>
<column name="and_ln337_fu_297_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_138">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op163_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln316_fu_238_p2">icmp, 0, 0, 14, 19, 18</column>
<column name="icmp_ln318_fu_253_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln337_fu_291_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="icmp_ln348_fu_303_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="acc_val_V_17_fu_984_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_val_V_18_fu_977_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_val_V_19_fu_970_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_val_V_20_fu_963_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_val_V_21_fu_956_p3">select, 0, 0, 32, 1, 32</column>
<column name="acc_val_V_22_fu_949_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln316_fu_259_p3">select, 0, 0, 11, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln323_fu_275_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_val_V_59_phi_fu_218_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_val_V_60_phi_fu_207_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_val_V_61_phi_fu_196_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_val_V_62_phi_fu_185_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_val_V_63_phi_fu_174_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_val_V_64_phi_fu_163_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_59_reg_214">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_60_reg_203">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_61_reg_192">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_62_reg_181">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_63_reg_170">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_64_reg_159">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 19, 38</column>
<column name="c_fu_114">9, 2, 11, 22</column>
<column name="indvar_flatten_fu_118">9, 2, 19, 38</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="tensor_blk_n">9, 2, 1, 2</column>
<column name="tensor_y_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln337_reg_1162">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_59_reg_214">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_60_reg_203">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_61_reg_192">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_62_reg_181">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_63_reg_170">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_val_V_64_reg_159">32, 0, 32, 0</column>
<column name="c_fu_114">11, 0, 11, 0</column>
<column name="icmp_ln316_reg_1154">1, 0, 1, 0</column>
<column name="icmp_ln348_reg_1172">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_118">19, 0, 19, 0</column>
<column name="r_V_37_fu_94">32, 0, 32, 0</column>
<column name="r_V_39_fu_98">32, 0, 32, 0</column>
<column name="r_V_41_fu_102">32, 0, 32, 0</column>
<column name="r_V_43_fu_106">32, 0, 32, 0</column>
<column name="r_V_45_fu_110">32, 0, 32, 0</column>
<column name="r_V_47_fu_122">32, 0, 32, 0</column>
<column name="r_V_49_fu_126">32, 0, 32, 0</column>
<column name="r_V_51_fu_130">32, 0, 32, 0</column>
<column name="r_V_53_fu_134">32, 0, 32, 0</column>
<column name="r_V_55_fu_138">32, 0, 32, 0</column>
<column name="r_V_57_fu_142">32, 0, 32, 0</column>
<column name="r_V_fu_90">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_25_reg_1158">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, tensor_weight_x, return value</column>
<column name="tensor_y_dout">in, 192, ap_fifo, tensor_y, pointer</column>
<column name="tensor_y_num_data_valid">in, 11, ap_fifo, tensor_y, pointer</column>
<column name="tensor_y_fifo_cap">in, 11, ap_fifo, tensor_y, pointer</column>
<column name="tensor_y_empty_n">in, 1, ap_fifo, tensor_y, pointer</column>
<column name="tensor_y_read">out, 1, ap_fifo, tensor_y, pointer</column>
<column name="tensor_din">out, 192, ap_fifo, tensor, pointer</column>
<column name="tensor_num_data_valid">in, 11, ap_fifo, tensor, pointer</column>
<column name="tensor_fifo_cap">in, 11, ap_fifo, tensor, pointer</column>
<column name="tensor_full_n">in, 1, ap_fifo, tensor, pointer</column>
<column name="tensor_write">out, 1, ap_fifo, tensor, pointer</column>
</table>
</item>
</section>
</profile>
