`timescale 1ns / 1ns
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/06/25 10:48:07
// Design Name: 
// Module Name: HDMI_Lab_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module HDMI_Lab_tb();
reg clk_100;         // 100MHz è¾“å…¥æ—¶é’Ÿ
wire hdmi_clk;        // HDMI åƒç´ æ—¶é’Ÿè¾“å‡º
wire hdmi_hsync;      // HDMI è¡ŒåŒæ­¥ä¿¡å?
wire hdmi_vsync;      // HDMI åœºåŒæ­¥ä¿¡å?
wire hdmi_de;         // HDMI æ•°æ®ä½¿èƒ½ä¿¡å·
wire hdmi_scl;
wire hdmi_sda;
wire  [15:0]   hdmi_d;          // HDMI æ•°æ®è¾“å‡º
           //input 	      hdmi_int,
reg reset;             // å¼‚æ­¥å¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ

zedboard_hdmi u_zedboard_hdmi(
           .clk_100(clk_100),         // 100MHz è¾“å…¥æ—¶é’Ÿ
           .hdmi_clk(hdmi_clk),        // HDMI åƒç´ æ—¶é’Ÿè¾“å‡º
           .hdmi_hsync(hdmi_hsync),      // HDMI è¡ŒåŒæ­¥ä¿¡å?
           .hdmi_vsync(hdmi_vsync),      // HDMI åœºåŒæ­¥ä¿¡å?
           .hdmi_de(hdmi_de),         // HDMI æ•°æ®ä½¿èƒ½ä¿¡å·
           .hdmi_d(hdmi_d),          // HDMI æ•°æ®è¾“å‡º
           .hdmi_scl(hdmi_scl),
           .hdmi_sda(hdmi_sda),
           //input 	      hdmi_int,
           .reset(reset)             // å¼‚æ­¥å¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
       );
initial
begin
    clk_100=0;
    forever #5 clk_100=~clk_100;
end
initial
begin
    reset = 1;
    #500 reset = 0;
    #96000000 $stop; 
end
endmodule
