// Seed: 1329827573
module module_0 (
    output wire id_0,
    input  tri1 id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    inout tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wand id_7,
    input tri id_8,
    input supply0 id_9,
    output logic id_10,
    input tri1 id_11,
    input wand id_12,
    output wand id_13
);
  initial id_10 <= 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = 1;
endmodule
