INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/homework_1/homework_1.srcs/sources_1/new/homework_1_solution2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fullAdder'
INFO: [VRFC 10-3107] analyzing entity 'eightBitAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/homework_1/homework_1.srcs/sim_1/new/tb_homework_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eightBitAdder_tb'
