# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../True_A3.ip_user_files/bd/task1/ipshared/4ded/sources_1/new/multiplexer41.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_multiplexer41_0_0/sim/task1_multiplexer41_0_0.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_multiplexer41_1_0/sim/task1_multiplexer41_1_0.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_util_vector_logic_0_0/sim/task1_util_vector_logic_0_0.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_util_vector_logic_0_1/sim/task1_util_vector_logic_0_1.v" \
"../../../../True_A3.ip_user_files/bd/task1/sim/task1.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_xlconstant_0_0/sim/task1_xlconstant_0_0.v" \
"../../../../True_A3.ip_user_files/bd/task1/ip/task1_xlconstant_1_0/sim/task1_xlconstant_1_0.v" \
"../../../../True_A3.srcs/sources_1/bd/task1/hdl/task1_wrapper.v" \
"../../../../True_A3.srcs/sim_1/new/FullS_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
