{"sha": "e1ba7da73f740ffe54029e33b71f649cb299959d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTFiYTdkYTczZjc0MGZmZTU0MDI5ZTMzYjcxZjY0OWNiMjk5OTU5ZA==", "commit": {"author": {"name": "Kaveh R. Ghazi", "email": "ghazi@caip.rutgers.edu", "date": "1998-10-23T13:23:39Z"}, "committer": {"name": "Kaveh Ghazi", "email": "ghazi@gcc.gnu.org", "date": "1998-10-23T13:23:39Z"}, "message": "Warning fixes:\n\n        * mips.h (EXTRA_SPECS): Add missing initializers.\n\nFrom-SVN: r23255", "tree": {"sha": "89bd1301d3f2b5abacd84b99ed6bc88dbb99a0e1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/89bd1301d3f2b5abacd84b99ed6bc88dbb99a0e1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e1ba7da73f740ffe54029e33b71f649cb299959d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1ba7da73f740ffe54029e33b71f649cb299959d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e1ba7da73f740ffe54029e33b71f649cb299959d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1ba7da73f740ffe54029e33b71f649cb299959d/comments", "author": null, "committer": null, "parents": [{"sha": "df4f7565feb1b58b9f2864825dd40bd38d3c6d40", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/df4f7565feb1b58b9f2864825dd40bd38d3c6d40", "html_url": "https://github.com/Rust-GCC/gccrs/commit/df4f7565feb1b58b9f2864825dd40bd38d3c6d40"}], "stats": {"total": 28, "additions": 16, "deletions": 12}, "files": [{"sha": "554dab1c3fb20fb5b99027ceb7cb2aa891910012", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1ba7da73f740ffe54029e33b71f649cb299959d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1ba7da73f740ffe54029e33b71f649cb299959d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e1ba7da73f740ffe54029e33b71f649cb299959d", "patch": "@@ -1,3 +1,7 @@\n+Fri Oct 23 16:19:24 1998  Kaveh R. Ghazi  <ghazi@caip.rutgers.edu>\n+\n+\t* mips.h (EXTRA_SPECS): Add missing initializers.\n+\n Fri Oct 23 16:08:39 1998  Kaveh R. Ghazi  <ghazi@caip.rutgers.edu>\n \n \t* sparc.h (EXTRA_SPECS): Add missing initializers."}, {"sha": "129624f7b1db2b1a3273d85aa31b9650312d66c8", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 12, "deletions": 12, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1ba7da73f740ffe54029e33b71f649cb299959d/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1ba7da73f740ffe54029e33b71f649cb299959d/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=e1ba7da73f740ffe54029e33b71f649cb299959d", "patch": "@@ -950,18 +950,18 @@ while (0)\n    Do not define this macro if it does not need to do anything.  */\n \n #define EXTRA_SPECS\t\t\t\t\t\t\t\\\n-  { \"subtarget_cc1_spec\", SUBTARGET_CC1_SPEC },\t\t\t\t\\\n-  { \"subtarget_cpp_spec\", SUBTARGET_CPP_SPEC },\t\t\t\t\\\n-  { \"subtarget_cpp_size_spec\", SUBTARGET_CPP_SIZE_SPEC },\t\t\\\n-  { \"long_max_spec\", LONG_MAX_SPEC },\t\t\t\t\t\\\n-  { \"mips_as_asm_spec\", MIPS_AS_ASM_SPEC },\t\t\t\t\\\n-  { \"gas_asm_spec\", GAS_ASM_SPEC },\t\t\t\t\t\\\n-  { \"target_asm_spec\", TARGET_ASM_SPEC },\t\t\t\t\\\n-  { \"subtarget_mips_as_asm_spec\", SUBTARGET_MIPS_AS_ASM_SPEC },\t\t\\\n-  { \"subtarget_asm_optimizing_spec\", SUBTARGET_ASM_OPTIMIZING_SPEC },\t\\\n-  { \"subtarget_asm_debugging_spec\", SUBTARGET_ASM_DEBUGGING_SPEC },\t\\\n-  { \"subtarget_asm_spec\", SUBTARGET_ASM_SPEC },\t\t\t\t\\\n-  { \"linker_endian_spec\", LINKER_ENDIAN_SPEC },\t\t\t\t\\\n+  { \"subtarget_cc1_spec\", SUBTARGET_CC1_SPEC, 0, 0, 0, 0 },\t\t\\\n+  { \"subtarget_cpp_spec\", SUBTARGET_CPP_SPEC, 0, 0, 0, 0 },\t\t\\\n+  { \"subtarget_cpp_size_spec\", SUBTARGET_CPP_SIZE_SPEC, 0, 0, 0, 0 },\t\\\n+  { \"long_max_spec\", LONG_MAX_SPEC, 0, 0, 0, 0 },\t\t\t\\\n+  { \"mips_as_asm_spec\", MIPS_AS_ASM_SPEC, 0, 0, 0, 0 },\t\t\t\\\n+  { \"gas_asm_spec\", GAS_ASM_SPEC, 0, 0, 0, 0 },\t\t\t\t\\\n+  { \"target_asm_spec\", TARGET_ASM_SPEC, 0, 0, 0, 0 },\t\t\t\\\n+  { \"subtarget_mips_as_asm_spec\", SUBTARGET_MIPS_AS_ASM_SPEC, 0, 0, 0, 0 }, \\\n+  { \"subtarget_asm_optimizing_spec\", SUBTARGET_ASM_OPTIMIZING_SPEC, 0, 0, 0, 0 }, \\\n+  { \"subtarget_asm_debugging_spec\", SUBTARGET_ASM_DEBUGGING_SPEC, 0, 0, 0, 0 }, \\\n+  { \"subtarget_asm_spec\", SUBTARGET_ASM_SPEC, 0, 0, 0, 0 },\t\t\\\n+  { \"linker_endian_spec\", LINKER_ENDIAN_SPEC, 0, 0, 0, 0 },\t\t\\\n   SUBTARGET_EXTRA_SPECS\n \n #ifndef SUBTARGET_EXTRA_SPECS"}]}