/* Generated by Yosys 0.36+58 (git sha1 ea7818d31, c++ 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module clk_div(clk, clk_en);
  wire _0_;
  input clk;
  wire clk;
  output clk_en;
  wire clk_en;
  CC_IBUF _1_ (
    .I(clk),
    .Y(_0_)
  );
  CC_OBUF _2_ (
    .A(1'h0),
    .O(clk_en)
  );
endmodule
