/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_4z[1] & in_data[184]);
  assign celloutsig_0_2z = ~(in_data[6] & celloutsig_0_1z);
  assign celloutsig_1_13z = ~(celloutsig_1_11z & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_13z & celloutsig_1_3z[5]);
  assign celloutsig_1_1z = !(in_data[161] ? in_data[190] : in_data[170]);
  reg [9:0] _05_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 10'h000;
    else _05_ <= { in_data[81:75], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign out_data[41:32] = _05_;
  reg [2:0] _06_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= { in_data[187], celloutsig_1_0z, celloutsig_1_1z };
  assign out_data[130:128] = _06_;
  assign celloutsig_1_0z = in_data[117:110] == in_data[167:160];
  assign celloutsig_0_1z = in_data[52:46] === in_data[28:22];
  assign celloutsig_0_6z = { in_data[75:66], celloutsig_0_2z, celloutsig_0_0z } <= { in_data[41:40], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[130:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_3z[3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = | in_data[129:124];
  assign celloutsig_0_3z = | { in_data[66], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_0z = | in_data[81:77];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } <<< { in_data[136:132], celloutsig_1_1z };
  assign { out_data[96], out_data[0] } = { celloutsig_1_19z, celloutsig_0_6z };
endmodule
