<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2060" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2060{left:186px;bottom:68px;letter-spacing:0.1px;}
#t2_2060{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2060{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2060{left:103px;bottom:68px;letter-spacing:0.09px;}
#t5_2060{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2060{left:69px;bottom:1061px;letter-spacing:0.16px;word-spacing:0.01px;}
#t7_2060{left:359px;bottom:750px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2060{left:69px;bottom:666px;letter-spacing:-0.13px;}
#t9_2060{left:69px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#ta_2060{left:69px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2060{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_2060{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#td_2060{left:69px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#te_2060{left:198px;bottom:576px;}
#tf_2060{left:212px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_2060{left:69px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#th_2060{left:69px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_2060{left:69px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tj_2060{left:69px;bottom:472px;letter-spacing:-0.13px;}
#tk_2060{left:69px;bottom:448px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tl_2060{left:69px;bottom:429px;letter-spacing:-0.1px;}
#tm_2060{left:69px;bottom:411px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_2060{left:90px;bottom:393px;letter-spacing:-0.09px;}
#to_2060{left:90px;bottom:374px;letter-spacing:-0.11px;}
#tp_2060{left:117px;bottom:356px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tq_2060{left:145px;bottom:338px;letter-spacing:-0.12px;}
#tr_2060{left:117px;bottom:319px;letter-spacing:-0.09px;}
#ts_2060{left:145px;bottom:301px;letter-spacing:-0.12px;}
#tt_2060{left:365px;bottom:301px;letter-spacing:-0.12px;}
#tu_2060{left:172px;bottom:283px;letter-spacing:-0.12px;}
#tv_2060{left:172px;bottom:264px;letter-spacing:-0.1px;}
#tw_2060{left:365px;bottom:264px;letter-spacing:-0.12px;}
#tx_2060{left:200px;bottom:246px;letter-spacing:-0.11px;}
#ty_2060{left:145px;bottom:228px;letter-spacing:-0.07px;}
#tz_2060{left:90px;bottom:209px;letter-spacing:-0.07px;}
#t10_2060{left:69px;bottom:191px;letter-spacing:-0.16px;}
#t11_2060{left:69px;bottom:173px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t12_2060{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t13_2060{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t14_2060{left:284px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-0.95px;}
#t15_2060{left:284px;bottom:1028px;letter-spacing:-0.09px;}
#t16_2060{left:330px;bottom:1043px;letter-spacing:-0.12px;}
#t17_2060{left:330px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t18_2060{left:330px;bottom:1013px;letter-spacing:-0.15px;}
#t19_2060{left:404px;bottom:1043px;letter-spacing:-0.12px;}
#t1a_2060{left:404px;bottom:1028px;letter-spacing:-0.12px;}
#t1b_2060{left:404px;bottom:1013px;letter-spacing:-0.12px;}
#t1c_2060{left:495px;bottom:1043px;letter-spacing:-0.12px;}
#t1d_2060{left:78px;bottom:990px;letter-spacing:-0.12px;}
#t1e_2060{left:78px;bottom:973px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_2060{left:78px;bottom:956px;letter-spacing:-0.15px;}
#t1g_2060{left:284px;bottom:990px;}
#t1h_2060{left:330px;bottom:990px;letter-spacing:-0.13px;}
#t1i_2060{left:404px;bottom:990px;letter-spacing:-0.17px;}
#t1j_2060{left:404px;bottom:973px;letter-spacing:-0.17px;}
#t1k_2060{left:495px;bottom:990px;letter-spacing:-0.11px;}
#t1l_2060{left:495px;bottom:973px;letter-spacing:-0.13px;}
#t1m_2060{left:495px;bottom:956px;letter-spacing:-0.12px;}
#t1n_2060{left:495px;bottom:940px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_2060{left:78px;bottom:917px;letter-spacing:-0.12px;}
#t1p_2060{left:78px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_2060{left:78px;bottom:883px;letter-spacing:-0.15px;}
#t1r_2060{left:284px;bottom:917px;}
#t1s_2060{left:330px;bottom:917px;letter-spacing:-0.13px;}
#t1t_2060{left:404px;bottom:917px;letter-spacing:-0.17px;}
#t1u_2060{left:404px;bottom:900px;letter-spacing:-0.17px;}
#t1v_2060{left:495px;bottom:917px;letter-spacing:-0.11px;}
#t1w_2060{left:495px;bottom:900px;letter-spacing:-0.13px;}
#t1x_2060{left:495px;bottom:883px;letter-spacing:-0.12px;}
#t1y_2060{left:495px;bottom:866px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1z_2060{left:78px;bottom:843px;letter-spacing:-0.12px;}
#t20_2060{left:78px;bottom:826px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_2060{left:78px;bottom:810px;letter-spacing:-0.14px;}
#t22_2060{left:284px;bottom:843px;}
#t23_2060{left:330px;bottom:843px;letter-spacing:-0.11px;}
#t24_2060{left:404px;bottom:843px;letter-spacing:-0.15px;}
#t25_2060{left:495px;bottom:843px;letter-spacing:-0.11px;}
#t26_2060{left:495px;bottom:826px;letter-spacing:-0.12px;}
#t27_2060{left:495px;bottom:810px;letter-spacing:-0.12px;}
#t28_2060{left:84px;bottom:729px;letter-spacing:-0.15px;}
#t29_2060{left:155px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2a_2060{left:283px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2b_2060{left:435px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2c_2060{left:588px;bottom:729px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2d_2060{left:739px;bottom:729px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2e_2060{left:99px;bottom:704px;}
#t2f_2060{left:179px;bottom:704px;letter-spacing:-0.12px;}
#t2g_2060{left:272px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_2060{left:426px;bottom:704px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2i_2060{left:609px;bottom:704px;letter-spacing:-0.12px;}
#t2j_2060{left:760px;bottom:704px;letter-spacing:-0.15px;}

.s1_2060{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2060{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2060{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2060{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2060{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2060{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2060{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2060" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2060Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2060" style="-webkit-user-select: none;"><object width="935" height="1210" data="2060/2060.svg" type="image/svg+xml" id="pdf2060" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2060" class="t s1_2060">VCVTTPD2UQQ—Convert With Truncation Packed Double Precision Floating-Point Values to Packed Unsigned Quadword Integers </span>
<span id="t2_2060" class="t s2_2060">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2060" class="t s1_2060">5-98 </span><span id="t4_2060" class="t s1_2060">Vol. 2C </span>
<span id="t5_2060" class="t s3_2060">VCVTTPD2UQQ—Convert With Truncation Packed Double Precision Floating-Point Values to </span>
<span id="t6_2060" class="t s3_2060">Packed Unsigned Quadword Integers </span>
<span id="t7_2060" class="t s4_2060">Instruction Operand Encoding </span>
<span id="t8_2060" class="t s5_2060">Description </span>
<span id="t9_2060" class="t s6_2060">Converts with truncation packed double precision floating-point values in the source operand (second operand) to </span>
<span id="ta_2060" class="t s6_2060">packed unsigned quadword integers in the destination operand (first operand). </span>
<span id="tb_2060" class="t s6_2060">When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result cannot be </span>
<span id="tc_2060" class="t s6_2060">represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, </span>
<span id="td_2060" class="t s6_2060">the integer value 2 </span>
<span id="te_2060" class="t s7_2060">w </span>
<span id="tf_2060" class="t s6_2060">– 1 is returned, where w represents the number of bits in the destination format. </span>
<span id="tg_2060" class="t s6_2060">EVEX encoded versions: The source operand is a ZMM/YMM/XMM register or a 512/256/128-bit memory location. </span>
<span id="th_2060" class="t s6_2060">The destination operation is a ZMM/YMM/XMM register conditionally updated with writemask k1. </span>
<span id="ti_2060" class="t s6_2060">Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tj_2060" class="t s5_2060">Operation </span>
<span id="tk_2060" class="t s8_2060">VCVTTPD2UQQ (EVEX Encoded Versions) When SRC Operand is a Register </span>
<span id="tl_2060" class="t s9_2060">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="tm_2060" class="t s9_2060">FOR j := 0 TO KL-1 </span>
<span id="tn_2060" class="t s9_2060">i := j * 64 </span>
<span id="to_2060" class="t s9_2060">IF k1[j] OR *no writemask* </span>
<span id="tp_2060" class="t s9_2060">THEN DEST[i+63:i] := </span>
<span id="tq_2060" class="t s9_2060">Convert_Double_Precision_Floating_Point_To_UQuadInteger_Truncate(SRC[i+63:i]) </span>
<span id="tr_2060" class="t s9_2060">ELSE </span>
<span id="ts_2060" class="t s9_2060">IF *merging-masking* </span><span id="tt_2060" class="t s9_2060">; merging-masking </span>
<span id="tu_2060" class="t s9_2060">THEN *DEST[i+63:i] remains unchanged* </span>
<span id="tv_2060" class="t s9_2060">ELSE </span><span id="tw_2060" class="t s9_2060">; zeroing-masking </span>
<span id="tx_2060" class="t s9_2060">DEST[i+63:i] := 0 </span>
<span id="ty_2060" class="t s9_2060">FI </span>
<span id="tz_2060" class="t s9_2060">FI; </span>
<span id="t10_2060" class="t s9_2060">ENDFOR </span>
<span id="t11_2060" class="t s9_2060">DEST[MAXVL-1:VL] := 0 </span>
<span id="t12_2060" class="t s8_2060">Opcode/ </span>
<span id="t13_2060" class="t s8_2060">Instruction </span>
<span id="t14_2060" class="t s8_2060">Op / </span>
<span id="t15_2060" class="t s8_2060">En </span>
<span id="t16_2060" class="t s8_2060">64/32 </span>
<span id="t17_2060" class="t s8_2060">bit Mode </span>
<span id="t18_2060" class="t s8_2060">Support </span>
<span id="t19_2060" class="t s8_2060">CPUID </span>
<span id="t1a_2060" class="t s8_2060">Feature </span>
<span id="t1b_2060" class="t s8_2060">Flag </span>
<span id="t1c_2060" class="t s8_2060">Description </span>
<span id="t1d_2060" class="t s9_2060">EVEX.128.66.0F.W1 78 /r </span>
<span id="t1e_2060" class="t s9_2060">VCVTTPD2UQQ xmm1 {k1}{z}, </span>
<span id="t1f_2060" class="t s9_2060">xmm2/m128/m64bcst </span>
<span id="t1g_2060" class="t s9_2060">A </span><span id="t1h_2060" class="t s9_2060">V/V </span><span id="t1i_2060" class="t s9_2060">AVX512VL </span>
<span id="t1j_2060" class="t s9_2060">AVX512DQ </span>
<span id="t1k_2060" class="t s9_2060">Convert two packed double precision floating-point values </span>
<span id="t1l_2060" class="t s9_2060">from xmm2/m128/m64bcst to two packed unsigned </span>
<span id="t1m_2060" class="t s9_2060">quadword integers in xmm1 using truncation with </span>
<span id="t1n_2060" class="t s9_2060">writemask k1. </span>
<span id="t1o_2060" class="t s9_2060">EVEX.256.66.0F.W1 78 /r </span>
<span id="t1p_2060" class="t s9_2060">VCVTTPD2UQQ ymm1 {k1}{z}, </span>
<span id="t1q_2060" class="t s9_2060">ymm2/m256/m64bcst </span>
<span id="t1r_2060" class="t s9_2060">A </span><span id="t1s_2060" class="t s9_2060">V/V </span><span id="t1t_2060" class="t s9_2060">AVX512VL </span>
<span id="t1u_2060" class="t s9_2060">AVX512DQ </span>
<span id="t1v_2060" class="t s9_2060">Convert four packed double precision floating-point values </span>
<span id="t1w_2060" class="t s9_2060">from ymm2/m256/m64bcst to four packed unsigned </span>
<span id="t1x_2060" class="t s9_2060">quadword integers in ymm1 using truncation with </span>
<span id="t1y_2060" class="t s9_2060">writemask k1. </span>
<span id="t1z_2060" class="t s9_2060">EVEX.512.66.0F.W1 78 /r </span>
<span id="t20_2060" class="t s9_2060">VCVTTPD2UQQ zmm1 {k1}{z}, </span>
<span id="t21_2060" class="t s9_2060">zmm2/m512/m64bcst{sae} </span>
<span id="t22_2060" class="t s9_2060">A </span><span id="t23_2060" class="t s9_2060">V/V </span><span id="t24_2060" class="t s9_2060">AVX512DQ </span><span id="t25_2060" class="t s9_2060">Convert eight packed double precision floating-point values </span>
<span id="t26_2060" class="t s9_2060">from zmm2/mem to eight packed unsigned quadword </span>
<span id="t27_2060" class="t s9_2060">integers in zmm1 using truncation with writemask k1. </span>
<span id="t28_2060" class="t s8_2060">Op/En </span><span id="t29_2060" class="t s8_2060">Tuple Type </span><span id="t2a_2060" class="t s8_2060">Operand 1 </span><span id="t2b_2060" class="t s8_2060">Operand 2 </span><span id="t2c_2060" class="t s8_2060">Operand 3 </span><span id="t2d_2060" class="t s8_2060">Operand 4 </span>
<span id="t2e_2060" class="t s9_2060">A </span><span id="t2f_2060" class="t s9_2060">Full </span><span id="t2g_2060" class="t s9_2060">ModRM:reg (w) </span><span id="t2h_2060" class="t s9_2060">ModRM:r/m (r) </span><span id="t2i_2060" class="t s9_2060">N/A </span><span id="t2j_2060" class="t s9_2060">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
