{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676929687457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676929687461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 15:48:07 2023 " "Processing started: Mon Feb 20 15:48:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676929687461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929687461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929687461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676929687778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676929687778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mggam/downloads/sdctestcase/reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mggam/downloads/sdctestcase/reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "../../../../../Downloads/sdctestcase/reg_17.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mggam/downloads/sdctestcase/mux2_1_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mggam/downloads/sdctestcase/mux2_1_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_17 " "Found entity 1: mux2_1_17" {  } { { "../../../../../Downloads/sdctestcase/mux2_1_17.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/mux2_1_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../../../../../Downloads/sdctestcase/HexDriver.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676929694693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mggam/downloads/sdctestcase/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mggam/downloads/sdctestcase/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../../../../../Downloads/sdctestcase/HexDriver.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mggam/downloads/sdctestcase/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mggam/downloads/sdctestcase/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../../../../Downloads/sdctestcase/control.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mggam/downloads/sdctestcase/adder_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mggam/downloads/sdctestcase/adder_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_toplevel " "Found entity 1: adder_toplevel" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab3_adders_provided_sp23/ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 385_lab3_adders_provided_sp23/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "385_lab3_adders_provided_sp23/ripple_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694701 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRA_4bit " "Found entity 2: CRA_4bit" {  } { { "385_lab3_adders_provided_sp23/ripple_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/ripple_adder.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694701 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "385_lab3_adders_provided_sp23/ripple_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/ripple_adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab3_adders_provided_sp23/select_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 385_lab3_adders_provided_sp23/select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694704 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_mux " "Found entity 2: addr_mux" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694704 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2 " "Found entity 3: mux_2" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_lab3_adders_provided_sp23/lookahead_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 385_lab3_adders_provided_sp23/lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "385_lab3_adders_provided_sp23/lookahead_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694707 ""} { "Info" "ISGN_ENTITY_NAME" "2 lookahead_4bit " "Found entity 2: lookahead_4bit" {  } { { "385_lab3_adders_provided_sp23/lookahead_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/lookahead_adder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694707 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_pg " "Found entity 3: full_adder_pg" {  } { { "385_lab3_adders_provided_sp23/lookahead_adder.sv" "" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/lookahead_adder.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676929694707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929694707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_toplevel " "Elaborating entity \"adder_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676929694735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "run_once" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_17 mux2_1_17:m_mux " "Elaborating entity \"mux2_1_17\" for hierarchy \"mux2_1_17:m_mux\"" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "m_mux" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "reg_unit" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder select_adder:adders " "Elaborating entity \"select_adder\" for hierarchy \"select_adder:adders\"" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "adders" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRA_4bit select_adder:adders\|CRA_4bit:add1 " "Elaborating entity \"CRA_4bit\" for hierarchy \"select_adder:adders\|CRA_4bit:add1\"" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "add1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder select_adder:adders\|CRA_4bit:add1\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"select_adder:adders\|CRA_4bit:add1\|full_adder:fa1\"" {  } { { "385_lab3_adders_provided_sp23/ripple_adder.sv" "fa1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/ripple_adder.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_mux select_adder:adders\|addr_mux:am1 " "Elaborating entity \"addr_mux\" for hierarchy \"select_adder:adders\|addr_mux:am1\"" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "am1" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 select_adder:adders\|addr_mux:am1\|mux_2:selector " "Elaborating entity \"mux_2\" for hierarchy \"select_adder:adders\|addr_mux:am1\|mux_2:selector\"" {  } { { "385_lab3_adders_provided_sp23/select_adder.sv" "selector" { Text "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/385_lab3_adders_provided_sp23/select_adder.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "AHex0" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929694788 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "../../../../../Downloads/sdctestcase/adder_toplevel.sv" "" { Text "C:/Users/mggam/Downloads/sdctestcase/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676929695127 "|adder_toplevel|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676929695127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676929695187 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676929695437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/output_files/LAB3.map.smsg " "Generated suppressed messages file C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Lab 3/output_files/LAB3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929695451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676929695516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676929695516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676929695543 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676929695543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676929695543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676929695543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676929695552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 15:48:15 2023 " "Processing ended: Mon Feb 20 15:48:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676929695552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676929695552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676929695552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676929695552 ""}
