* Z:\mnt\design.r\spice\examples\3624.asc
C1 N002 0 2.2µ
V1 IN 0 12
L1 N001 OUT 3.3µ Rser=10m
R1 OUT N003 619K
C2 OUT N003 15p
R2 N003 0 84.5K
C3 OUT 0 47µ Rser=5m
Rload OUT 0 2.5
? Missing component
.tran 1.3m startup
.lib LTC3624.sub
.backanno
.end
