{"Seyed Majid Zahedi": [0, ["Amdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation", ["Seyed Majid Zahedi", "Qiuyun Llull", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2018.00011", "hpca", 2018]], "Qiuyun Llull": [0, ["Amdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation", ["Seyed Majid Zahedi", "Qiuyun Llull", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2018.00011", "hpca", 2018]], "Benjamin C. Lee": [4.366597204352729e-05, ["Amdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation", ["Seyed Majid Zahedi", "Qiuyun Llull", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2018.00011", "hpca", 2018]], "Yuan Yao": [0, ["iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/HPCA.2018.00012", "hpca", 2018]], "Zhonghai Lu": [0, ["iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/HPCA.2018.00012", "hpca", 2018]], "Yang Hu": [0, ["Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00013", "hpca", 2018], ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Tao Li": [0, ["Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform", ["Yang Hu", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00013", "hpca", 2018], ["Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning", ["Mingcong Song", "Jiaqi Zhang", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00016", "hpca", 2018], ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Donghyuk Lee": [0.9880758374929428, ["Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction", ["Donghyuk Lee", "Mike OConnor", "Niladrish Chatterjee"], "https://doi.org/10.1109/HPCA.2018.00014", "hpca", 2018]], "Mike OConnor": [0, ["Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction", ["Donghyuk Lee", "Mike OConnor", "Niladrish Chatterjee"], "https://doi.org/10.1109/HPCA.2018.00014", "hpca", 2018], ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Niladrish Chatterjee": [0, ["Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction", ["Donghyuk Lee", "Mike OConnor", "Niladrish Chatterjee"], "https://doi.org/10.1109/HPCA.2018.00014", "hpca", 2018], ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Ben Feinberg": [0, ["Making Memristive Neural Network Accelerators Reliable", ["Ben Feinberg", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2018.00015", "hpca", 2018]], "Shibo Wang": [0.0007414786086883396, ["Making Memristive Neural Network Accelerators Reliable", ["Ben Feinberg", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2018.00015", "hpca", 2018]], "Engin Ipek": [0, ["Making Memristive Neural Network Accelerators Reliable", ["Ben Feinberg", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2018.00015", "hpca", 2018]], "Mingcong Song": [9.974575959859067e-06, ["Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning", ["Mingcong Song", "Jiaqi Zhang", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00016", "hpca", 2018], ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Jiaqi Zhang": [0, ["Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning", ["Mingcong Song", "Jiaqi Zhang", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00016", "hpca", 2018], ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Huixiang Chen": [0, ["Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning", ["Mingcong Song", "Jiaqi Zhang", "Huixiang Chen", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00016", "hpca", 2018]], "Minsoo Rhu": [1, ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Jeff Pool": [0, ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Youngeun Kwon": [0.9991168826818466, ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Stephen W. Keckler": [0, ["Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks", ["Minsoo Rhu", "Mike OConnor", "Niladrish Chatterjee", "Jeff Pool", "Youngeun Kwon", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2018.00017", "hpca", 2018]], "Kan Zhong": [0, ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Duo Liu": [0, ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Weigong Zhang": [0, ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Jing Wang": [0.0677884966135025, ["In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems", ["Mingcong Song", "Kan Zhong", "Jiaqi Zhang", "Yang Hu", "Duo Liu", "Weigong Zhang", "Jing Wang", "Tao Li"], "https://doi.org/10.1109/HPCA.2018.00018", "hpca", 2018]], "Nosayba El-Sayed": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Anurag Mukkara": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Po-An Tsai": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Harshad Kasture": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Xiaosong Ma": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Daniel Sanchez": [0, ["KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores", ["Nosayba El-Sayed", "Anurag Mukkara", "Po-An Tsai", "Harshad Kasture", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2018.00019", "hpca", 2018]], "Tianhao Zheng": [0, ["SIPT: Speculatively Indexed, Physically Tagged Caches", ["Tianhao Zheng", "Haishan Zhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00020", "hpca", 2018]], "Haishan Zhu": [0, ["SIPT: Speculatively Indexed, Physically Tagged Caches", ["Tianhao Zheng", "Haishan Zhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00020", "hpca", 2018]], "Mattan Erez": [0, ["SIPT: Speculatively Indexed, Physically Tagged Caches", ["Tianhao Zheng", "Haishan Zhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00020", "hpca", 2018], ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018], ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Mohammad Bakhshalipour": [0, ["Domino Temporal Data Prefetcher", ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2018.00021", "hpca", 2018]], "Pejman Lotfi-Kamran": [0, ["Domino Temporal Data Prefetcher", ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2018.00021", "hpca", 2018]], "Hamid Sarbazi-Azad": [0, ["Domino Temporal Data Prefetcher", ["Mohammad Bakhshalipour", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2018.00021", "hpca", 2018]], "Dmitry Knyaginin": [0, ["ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness", ["Dmitry Knyaginin", "Vassilis Papaefstathiou", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2018.00022", "hpca", 2018]], "Vassilis Papaefstathiou": [0, ["ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness", ["Dmitry Knyaginin", "Vassilis Papaefstathiou", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2018.00022", "hpca", 2018]], "Per Stenstrom": [0, ["ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness", ["Dmitry Knyaginin", "Vassilis Papaefstathiou", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2018.00022", "hpca", 2018]], "Gurunath Kadam": [0, ["RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques", ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00023", "hpca", 2018]], "Danfeng Zhang": [0, ["RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques", ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00023", "hpca", 2018]], "Adwait Jog": [0, ["RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques", ["Gurunath Kadam", "Danfeng Zhang", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00023", "hpca", 2018], ["Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management", ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00030", "hpca", 2018]], "Fan Yao": [0, ["Are Coherence Protocol States Vulnerable to Information Leakage?", ["Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "https://doi.org/10.1109/HPCA.2018.00024", "hpca", 2018]], "Milos Doroslovacki": [0, ["Are Coherence Protocol States Vulnerable to Information Leakage?", ["Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "https://doi.org/10.1109/HPCA.2018.00024", "hpca", 2018]], "Guru Venkataramani": [0, ["Are Coherence Protocol States Vulnerable to Information Leakage?", ["Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "https://doi.org/10.1109/HPCA.2018.00024", "hpca", 2018]], "Yasser Shalabi": [0, ["Record-Replay Architecture as a General Security Framework", ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2018.00025", "hpca", 2018]], "Mengjia Yan": [0, ["Record-Replay Architecture as a General Security Framework", ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2018.00025", "hpca", 2018]], "Nima Honarmand": [0, ["Record-Replay Architecture as a General Security Framework", ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2018.00025", "hpca", 2018]], "Ruby B. Lee": [5.768341138079336e-09, ["Record-Replay Architecture as a General Security Framework", ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2018.00025", "hpca", 2018]], "Josep Torrellas": [0, ["Record-Replay Architecture as a General Security Framework", ["Yasser Shalabi", "Mengjia Yan", "Nima Honarmand", "Ruby B. Lee", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2018.00025", "hpca", 2018]], "Jeremie S. Kim": [2.1328433685852133e-08, ["The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices", ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00026", "hpca", 2018]], "Minesh Patel": [0, ["The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices", ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00026", "hpca", 2018]], "Hasan Hassan": [0, ["The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices", ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00026", "hpca", 2018]], "Onur Mutlu": [0, ["The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices", ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00026", "hpca", 2018], ["HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness", ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00050", "hpca", 2018]], "Hongwen Dai": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Zhen Lin": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Chao Li": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018], ["Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory", ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "https://doi.org/10.1109/HPCA.2018.00036", "hpca", 2018]], "Chen Zhao": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Fei Wang": [0.000492751831188798, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Nanning Zheng": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Huiyang Zhou": [0, ["Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls", ["Hongwen Dai", "Zhen Lin", "Chao Li", "Chen Zhao", "Fei Wang", "Nanning Zheng", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2018.00027", "hpca", 2018]], "Akhil Arunkumar": [0, ["LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs", ["Akhil Arunkumar", "Shin-Ying Lee", "Vignesh Soundararajan", "Carole-Jean Wu"], "https://doi.org/10.1109/HPCA.2018.00028", "hpca", 2018]], "Shin-Ying Lee": [8.4300986191721e-09, ["LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs", ["Akhil Arunkumar", "Shin-Ying Lee", "Vignesh Soundararajan", "Carole-Jean Wu"], "https://doi.org/10.1109/HPCA.2018.00028", "hpca", 2018]], "Vignesh Soundararajan": [0, ["LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs", ["Akhil Arunkumar", "Shin-Ying Lee", "Vignesh Soundararajan", "Carole-Jean Wu"], "https://doi.org/10.1109/HPCA.2018.00028", "hpca", 2018]], "Carole-Jean Wu": [3.223271129171312e-11, ["LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs", ["Akhil Arunkumar", "Shin-Ying Lee", "Vignesh Soundararajan", "Carole-Jean Wu"], "https://doi.org/10.1109/HPCA.2018.00028", "hpca", 2018]], "Xiaowei Ren": [0, ["High-Performance GPU Transactional Memory via Eager Conflict Detection", ["Xiaowei Ren", "Mieszko Lis"], "https://doi.org/10.1109/HPCA.2018.00029", "hpca", 2018]], "Mieszko Lis": [0, ["High-Performance GPU Transactional Memory via Eager Conflict Detection", ["Xiaowei Ren", "Mieszko Lis"], "https://doi.org/10.1109/HPCA.2018.00029", "hpca", 2018]], "Haonan Wang": [0.011215385980904102, ["Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management", ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00030", "hpca", 2018]], "Fan Luo": [0, ["Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management", ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00030", "hpca", 2018]], "Mohamed Ibrahim": [0, ["Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management", ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00030", "hpca", 2018]], "Onur Kayiran": [0, ["Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management", ["Haonan Wang", "Fan Luo", "Mohamed Ibrahim", "Onur Kayiran", "Adwait Jog"], "https://doi.org/10.1109/HPCA.2018.00030", "hpca", 2018], ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Hamid Tabani": [0, ["A Novel Register Renaming Technique for Out-of-Order Processors", ["Hamid Tabani", "Jose-Maria Arnau", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2018.00031", "hpca", 2018]], "Jose-Maria Arnau": [0, ["A Novel Register Renaming Technique for Out-of-Order Processors", ["Hamid Tabani", "Jose-Maria Arnau", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2018.00031", "hpca", 2018]], "Jordi Tubella": [0, ["A Novel Register Renaming Technique for Out-of-Order Processors", ["Hamid Tabani", "Jose-Maria Arnau", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2018.00031", "hpca", 2018]], "Antonio Gonzalez": [0, ["A Novel Register Renaming Technique for Out-of-Order Processors", ["Hamid Tabani", "Jose-Maria Arnau", "Jordi Tubella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2018.00031", "hpca", 2018]], "Reena Panda": [0, ["Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?", ["Reena Panda", "Shuang Song", "Joseph Dean", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2018.00032", "hpca", 2018]], "Shuang Song": [7.000102232268546e-05, ["Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?", ["Reena Panda", "Shuang Song", "Joseph Dean", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2018.00032", "hpca", 2018]], "Joseph Dean": [0, ["Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?", ["Reena Panda", "Shuang Song", "Joseph Dean", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2018.00032", "hpca", 2018]], "Lizy K. John": [0, ["Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?", ["Reena Panda", "Shuang Song", "Joseph Dean", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2018.00032", "hpca", 2018]], "Emilio Castillo": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Lluc Alvarez": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Miquel Moreto": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Marc Casas": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Enrique Vallejo": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Jose Luis Bosque": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Ramon Beivide": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Mateo Valero": [0, ["Architectural Support for Task Dependence Management with Flexible Software Scheduling", ["Emilio Castillo", "Lluc Alvarez", "Miquel Moreto", "Marc Casas", "Enrique Vallejo", "Jose Luis Bosque", "Ramon Beivide", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2018.00033", "hpca", 2018]], "Magnus Jahre": [0, ["GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime", ["Magnus Jahre", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2018.00034", "hpca", 2018]], "Lieven Eeckhout": [0, ["GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime", ["Magnus Jahre", "Lieven Eeckhout"], "https://doi.org/10.1109/HPCA.2018.00034", "hpca", 2018]], "Sihang Liu": [0, ["Crash Consistency in Encrypted Non-volatile Main Memory Systems", ["Sihang Liu", "Aasheesh Kolli", "Jinglei Ren", "Samira Manabi Khan"], "https://doi.org/10.1109/HPCA.2018.00035", "hpca", 2018]], "Aasheesh Kolli": [0, ["Crash Consistency in Encrypted Non-volatile Main Memory Systems", ["Sihang Liu", "Aasheesh Kolli", "Jinglei Ren", "Samira Manabi Khan"], "https://doi.org/10.1109/HPCA.2018.00035", "hpca", 2018]], "Jinglei Ren": [0, ["Crash Consistency in Encrypted Non-volatile Main Memory Systems", ["Sihang Liu", "Aasheesh Kolli", "Jinglei Ren", "Samira Manabi Khan"], "https://doi.org/10.1109/HPCA.2018.00035", "hpca", 2018]], "Samira Manabi Khan": [0, ["Crash Consistency in Encrypted Non-volatile Main Memory Systems", ["Sihang Liu", "Aasheesh Kolli", "Jinglei Ren", "Samira Manabi Khan"], "https://doi.org/10.1109/HPCA.2018.00035", "hpca", 2018]], "Dongliang Xue": [0, ["Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory", ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "https://doi.org/10.1109/HPCA.2018.00036", "hpca", 2018]], "Linpeng Huang": [0, ["Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory", ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "https://doi.org/10.1109/HPCA.2018.00036", "hpca", 2018]], "Chentao Wu": [6.157183929378363e-10, ["Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory", ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "https://doi.org/10.1109/HPCA.2018.00036", "hpca", 2018]], "Tianyou Li": [0, ["Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory", ["Dongliang Xue", "Chao Li", "Linpeng Huang", "Chentao Wu", "Tianyou Li"], "https://doi.org/10.1109/HPCA.2018.00036", "hpca", 2018]], "Matheus Ogleari": [0, ["Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems", ["Matheus Ogleari", "Ethan L. Miller", "Jishen Zhao"], "https://doi.org/10.1109/HPCA.2018.00037", "hpca", 2018]], "Ethan L. Miller": [0, ["Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems", ["Matheus Ogleari", "Ethan L. Miller", "Jishen Zhao"], "https://doi.org/10.1109/HPCA.2018.00037", "hpca", 2018]], "Jishen Zhao": [0, ["Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems", ["Matheus Ogleari", "Ethan L. Miller", "Jishen Zhao"], "https://doi.org/10.1109/HPCA.2018.00037", "hpca", 2018]], "Seyed Mohammad Seyedzadeh": [0, ["Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2018.00038", "hpca", 2018]], "Alex K. Jones": [0, ["Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2018.00038", "hpca", 2018]], "Rami G. Melhem": [0, ["Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2018.00038", "hpca", 2018]], "Chenhao Xie": [0, ["Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors", ["Chenhao Xie", "Xin Fu", "Shuaiwen Song"], "https://doi.org/10.1109/HPCA.2018.00039", "hpca", 2018]], "Xin Fu": [0, ["Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors", ["Chenhao Xie", "Xin Fu", "Shuaiwen Song"], "https://doi.org/10.1109/HPCA.2018.00039", "hpca", 2018]], "Shuaiwen Song": [3.1806591214988966e-11, ["Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors", ["Chenhao Xie", "Xin Fu", "Shuaiwen Song"], "https://doi.org/10.1109/HPCA.2018.00039", "hpca", 2018]], "Ahmed ElTantawy": [0, ["Warp Scheduling for Fine-Grained Synchronization", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2018.00040", "hpca", 2018]], "Tor M. Aamodt": [0, ["Warp Scheduling for Fine-Grained Synchronization", ["Ahmed ElTantawy", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2018.00040", "hpca", 2018]], "Keunsoo Kim": [0.9999212324619293, ["WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs", ["Keunsoo Kim", "Won Woo Ro"], "https://doi.org/10.1109/HPCA.2018.00041", "hpca", 2018]], "Won Woo Ro": [1, ["WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs", ["Keunsoo Kim", "Won Woo Ro"], "https://doi.org/10.1109/HPCA.2018.00041", "hpca", 2018]], "Abdulaziz Tabbakh": [0, ["G-TSC: Timestamp Based Coherence for GPUs", ["Abdulaziz Tabbakh", "Xuehai Qian", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2018.00042", "hpca", 2018]], "Xuehai Qian": [0, ["G-TSC: Timestamp Based Coherence for GPUs", ["Abdulaziz Tabbakh", "Xuehai Qian", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2018.00042", "hpca", 2018], ["GraphR: Accelerating Graph Processing Using ReRAM", ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2018.00052", "hpca", 2018], ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Murali Annavaram": [0, ["G-TSC: Timestamp Based Coherence for GPUs", ["Abdulaziz Tabbakh", "Xuehai Qian", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2018.00042", "hpca", 2018]], "Rujia Wang": [1.845137035161315e-06, ["D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2018.00043", "hpca", 2018]], "Youtao Zhang": [0, ["D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2018.00043", "hpca", 2018]], "Jun Yang": [0.07243982143700123, ["D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory", ["Rujia Wang", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2018.00043", "hpca", 2018]], "Ali Shafiee": [0, ["Secure DIMM: Moving ORAM Primitives Closer to Memory", ["Ali Shafiee", "Rajeev Balasubramonian", "Mohit Tiwari", "Feifei Li"], "https://doi.org/10.1109/HPCA.2018.00044", "hpca", 2018]], "Rajeev Balasubramonian": [0, ["Secure DIMM: Moving ORAM Primitives Closer to Memory", ["Ali Shafiee", "Rajeev Balasubramonian", "Mohit Tiwari", "Feifei Li"], "https://doi.org/10.1109/HPCA.2018.00044", "hpca", 2018]], "Mohit Tiwari": [0, ["Secure DIMM: Moving ORAM Primitives Closer to Memory", ["Ali Shafiee", "Rajeev Balasubramonian", "Mohit Tiwari", "Feifei Li"], "https://doi.org/10.1109/HPCA.2018.00044", "hpca", 2018]], "Feifei Li": [0, ["Secure DIMM: Moving ORAM Primitives Closer to Memory", ["Ali Shafiee", "Rajeev Balasubramonian", "Mohit Tiwari", "Feifei Li"], "https://doi.org/10.1109/HPCA.2018.00044", "hpca", 2018]], "Yuming Wu": [0.001360539870802313, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Yutao Liu": [0, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Ruifeng Liu": [0, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Haibo Chen": [0, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Binyu Zang": [0, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Haibing Guan": [0, ["Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption", ["Yuming Wu", "Yutao Liu", "Ruifeng Liu", "Haibo Chen", "Binyu Zang", "Haibing Guan"], "https://doi.org/10.1109/HPCA.2018.00045", "hpca", 2018]], "Gururaj Saileshwar": [0, ["SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2018.00046", "hpca", 2018]], "Prashant J. Nair": [0, ["SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2018.00046", "hpca", 2018]], "Prakash Ramrakhyani": [0, ["SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2018.00046", "hpca", 2018]], "Wendy Elsasser": [0, ["SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2018.00046", "hpca", 2018]], "Moinuddin K. Qureshi": [0, ["SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2018.00046", "hpca", 2018]], "Saptadeep Pal": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Daniel Petrisko": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Adeel A. Bajwa": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Puneet Gupta": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Subramanian S. Iyer": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Rakesh Kumar": [0, ["A Case for Packageless Processors", ["Saptadeep Pal", "Daniel Petrisko", "Adeel A. Bajwa", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2018.00047", "hpca", 2018]], "Scott Van Winkle": [0, ["Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning", ["Scott Van Winkle", "Avinash Karanth Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2018.00048", "hpca", 2018]], "Avinash Karanth Kodi": [0, ["Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning", ["Scott Van Winkle", "Avinash Karanth Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2018.00048", "hpca", 2018]], "Razvan C. Bunescu": [0, ["Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning", ["Scott Van Winkle", "Avinash Karanth Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2018.00048", "hpca", 2018]], "Ahmed Louri": [0, ["Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning", ["Scott Van Winkle", "Avinash Karanth Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1109/HPCA.2018.00048", "hpca", 2018]], "Fawaz Alazemi": [0, ["Routerless Network-on-Chip", ["Fawaz Alazemi", "Arash AziziMazreah", "Bella Bose", "Lizhong Chen"], "https://doi.org/10.1109/HPCA.2018.00049", "hpca", 2018]], "Arash AziziMazreah": [0, ["Routerless Network-on-Chip", ["Fawaz Alazemi", "Arash AziziMazreah", "Bella Bose", "Lizhong Chen"], "https://doi.org/10.1109/HPCA.2018.00049", "hpca", 2018]], "Bella Bose": [0, ["Routerless Network-on-Chip", ["Fawaz Alazemi", "Arash AziziMazreah", "Bella Bose", "Lizhong Chen"], "https://doi.org/10.1109/HPCA.2018.00049", "hpca", 2018]], "Lizhong Chen": [0, ["Routerless Network-on-Chip", ["Fawaz Alazemi", "Arash AziziMazreah", "Bella Bose", "Lizhong Chen"], "https://doi.org/10.1109/HPCA.2018.00049", "hpca", 2018]], "Yixin Luo": [0, ["HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness", ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00050", "hpca", 2018]], "Saugata Ghose": [0, ["HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness", ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00050", "hpca", 2018]], "Yu Cai": [0, ["HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness", ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00050", "hpca", 2018]], "Erich F. Haratsch": [0, ["HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness", ["Yixin Luo", "Saugata Ghose", "Yu Cai", "Erich F. Haratsch", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2018.00050", "hpca", 2018]], "Peng Wang": [1.796872129489202e-05, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Shuo Li": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Guangyu Sun": [0.00010970079893013462, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018], ["PM3: Power Modeling and Power Management for Processing-in-Memory", ["Chao Zhang", "Tong Meng", "Guangyu Sun"], "https://doi.org/10.1109/HPCA.2018.00054", "hpca", 2018]], "Xiaoyang Wang": [1.193079468553293e-09, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Yiran Chen": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018], ["GraphR: Accelerating Graph Processing Using ReRAM", ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2018.00052", "hpca", 2018]], "Hai Li": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Jason Cong": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Nong Xiao": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Tao Zhang": [0, ["RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases", ["Peng Wang", "Shuo Li", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Li", "Jason Cong", "Nong Xiao", "Tao Zhang"], "https://doi.org/10.1109/HPCA.2018.00051", "hpca", 2018]], "Linghao Song": [2.887263345074942e-10, ["GraphR: Accelerating Graph Processing Using ReRAM", ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2018.00052", "hpca", 2018]], "Youwei Zhuo": [0, ["GraphR: Accelerating Graph Processing Using ReRAM", ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2018.00052", "hpca", 2018], ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Hai Helen Li": [0, ["GraphR: Accelerating Graph Processing Using ReRAM", ["Linghao Song", "Youwei Zhuo", "Xuehai Qian", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2018.00052", "hpca", 2018]], "Mingxing Zhang": [0, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Chao Wang": [0.3783327341079712, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Mingyu Gao": [0, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Yongwei Wu": [6.731956858629928e-08, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Kang Chen": [0, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018]], "Christos Kozyrakis": [0, ["GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition", ["Mingxing Zhang", "Youwei Zhuo", "Chao Wang", "Mingyu Gao", "Yongwei Wu", "Kang Chen", "Christos Kozyrakis", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2018.00053", "hpca", 2018], ["Memory Hierarchy for Web Search", ["Grant Ayers", "Jung Ho Ahn", "Christos Kozyrakis", "Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2018.00061", "hpca", 2018]], "Chao Zhang": [0, ["PM3: Power Modeling and Power Management for Processing-in-Memory", ["Chao Zhang", "Tong Meng", "Guangyu Sun"], "https://doi.org/10.1109/HPCA.2018.00054", "hpca", 2018]], "Tong Meng": [0, ["PM3: Power Modeling and Power Management for Processing-in-Memory", ["Chao Zhang", "Tong Meng", "Guangyu Sun"], "https://doi.org/10.1109/HPCA.2018.00054", "hpca", 2018]], "Alex Gendler": [0, ["Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag", ["Alex Gendler", "Arkady Bramnik", "Ariel Szapiro", "Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2018.00055", "hpca", 2018]], "Arkady Bramnik": [0, ["Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag", ["Alex Gendler", "Arkady Bramnik", "Ariel Szapiro", "Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2018.00055", "hpca", 2018]], "Ariel Szapiro": [0, ["Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag", ["Alex Gendler", "Arkady Bramnik", "Ariel Szapiro", "Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2018.00055", "hpca", 2018]], "Yiannakis Sazeides": [0, ["Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag", ["Alex Gendler", "Arkady Bramnik", "Ariel Szapiro", "Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2018.00055", "hpca", 2018]], "Manish Gupta": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Vilas Sridharan": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "David Roberts": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Andreas Prodromou": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Ashish Venkat": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Dean M. Tullsen": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Rajesh K. Gupta": [0, ["Reliability-Aware Data Placement for Heterogeneous Memory Architecture", ["Manish Gupta", "Vilas Sridharan", "David Roberts", "Andreas Prodromou", "Ashish Venkat", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1109/HPCA.2018.00056", "hpca", 2018]], "Dongrui Fan": [0, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Wenming Li": [0, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Xiaochun Ye": [3.1948990120156395e-09, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Da Wang": [0.0010652409691829234, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Hao Zhang": [0, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Zhimin Tang": [0, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Ninghui Sun": [0.00014232843750505708, ["SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters", ["Dongrui Fan", "Wenming Li", "Xiaochun Ye", "Da Wang", "Hao Zhang", "Zhimin Tang", "Ninghui Sun"], "https://doi.org/10.1109/HPCA.2018.00057", "hpca", 2018]], "Anthony Gutierrez": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Bradford M. Beckmann": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Alexandru Dutu": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Joseph Gross": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Michael LeBeane": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "John Kalamatianos": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Matthew Poremba": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Brandon Potter": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Sooraj Puthoor": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Matthew D. Sinclair": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Mark Wyse": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Jieming Yin": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Xianwei Zhang": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Akshay Jain": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Timothy G. Rogers": [0, ["Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level", ["Anthony Gutierrez", "Bradford M. Beckmann", "Alexandru Dutu", "Joseph Gross", "Michael LeBeane", "John Kalamatianos", "Onur Kayiran", "Matthew Poremba", "Brandon Potter", "Sooraj Puthoor", "Matthew D. Sinclair", "Mark Wyse", "Jieming Yin", "Xianwei Zhang", "Akshay Jain", "Timothy G. Rogers"], "https://doi.org/10.1109/HPCA.2018.00058", "hpca", 2018]], "Kim M. Hazelwood": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Sarah Bird": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "David M. Brooks": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Soumith Chintala": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Utku Diril": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Dmytro Dzhulgakov": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Mohamed Fawzy": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Bill Jia": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Yangqing Jia": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Aditya Kalro": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "James Law": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Kevin Lee": [1.5397247807413805e-05, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Jason Lu": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Pieter Noordhuis": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Misha Smelyanskiy": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Liang Xiong": [0, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Xiaodong Wang": [2.8858652001417795e-07, ["Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective", ["Kim M. Hazelwood", "Sarah Bird", "David M. Brooks", "Soumith Chintala", "Utku Diril", "Dmytro Dzhulgakov", "Mohamed Fawzy", "Bill Jia", "Yangqing Jia", "Aditya Kalro", "James Law", "Kevin Lee", "Jason Lu", "Pieter Noordhuis", "Misha Smelyanskiy", "Liang Xiong", "Xiaodong Wang"], "https://doi.org/10.1109/HPCA.2018.00059", "hpca", 2018]], "Daniel Richins": [0, ["Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)", ["Daniel Richins", "Tahrina Ahmed", "Russell M. Clapp", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2018.00060", "hpca", 2018]], "Tahrina Ahmed": [0, ["Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)", ["Daniel Richins", "Tahrina Ahmed", "Russell M. Clapp", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2018.00060", "hpca", 2018]], "Russell M. Clapp": [0, ["Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)", ["Daniel Richins", "Tahrina Ahmed", "Russell M. Clapp", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2018.00060", "hpca", 2018]], "Vijay Janapa Reddi": [0, ["Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench)", ["Daniel Richins", "Tahrina Ahmed", "Russell M. Clapp", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2018.00060", "hpca", 2018]], "Grant Ayers": [0, ["Memory Hierarchy for Web Search", ["Grant Ayers", "Jung Ho Ahn", "Christos Kozyrakis", "Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2018.00061", "hpca", 2018]], "Jung Ho Ahn": [0.9047387540340424, ["Memory Hierarchy for Web Search", ["Grant Ayers", "Jung Ho Ahn", "Christos Kozyrakis", "Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2018.00061", "hpca", 2018]], "Parthasarathy Ranganathan": [0, ["Memory Hierarchy for Web Search", ["Grant Ayers", "Jung Ho Ahn", "Christos Kozyrakis", "Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2018.00061", "hpca", 2018]], "Rathijit Sen": [0, ["Characterizing Resource Sensitivity of Database Workloads", ["Rathijit Sen", "Karthik Ramachandra"], "https://doi.org/10.1109/HPCA.2018.00062", "hpca", 2018]], "Karthik Ramachandra": [0, ["Characterizing Resource Sensitivity of Database Workloads", ["Rathijit Sen", "Karthik Ramachandra"], "https://doi.org/10.1109/HPCA.2018.00062", "hpca", 2018]], "Sangkug Lym": [0, ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018], ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Heonjae Ha": [0.9997823387384415, ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018]], "Yongkee Kwon": [0.9923533797264099, ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018]], "Chun-Kai Chang": [2.095163542659151e-09, ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018]], "Jungrae Kim": [0.9997473359107971, ["ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", ["Sangkug Lym", "Heonjae Ha", "Yongkee Kwon", "Chun-Kai Chang", "Jungrae Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00063", "hpca", 2018], ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Seong-Lyong Gong": [0, ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Michael B. Sullivan": [0, ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Howard David": [0, ["DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability", ["Seong-Lyong Gong", "Jungrae Kim", "Sangkug Lym", "Michael B. Sullivan", "Howard David", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2018.00064", "hpca", 2018]], "Sriseshan Srikanth": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Paul G. Rabbat": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Eric R. Hein": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Bobin Deng": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Thomas M. Conte": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Erik DeBenedictis": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Jeanine E. Cook": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Michael P. Frank": [0, ["Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures", ["Sriseshan Srikanth", "Paul G. Rabbat", "Eric R. Hein", "Bobin Deng", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "https://doi.org/10.1109/HPCA.2018.00065", "hpca", 2018]], "Naveen Vedula": [0, ["NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators", ["Naveen Vedula", "Arrvindh Shriraman", "Snehasish Kumar", "William N. Sumner"], "https://doi.org/10.1109/HPCA.2018.00066", "hpca", 2018]], "Arrvindh Shriraman": [0, ["NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators", ["Naveen Vedula", "Arrvindh Shriraman", "Snehasish Kumar", "William N. Sumner"], "https://doi.org/10.1109/HPCA.2018.00066", "hpca", 2018]], "Snehasish Kumar": [0, ["NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators", ["Naveen Vedula", "Arrvindh Shriraman", "Snehasish Kumar", "William N. Sumner"], "https://doi.org/10.1109/HPCA.2018.00066", "hpca", 2018]], "William N. Sumner": [0, ["NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators", ["Naveen Vedula", "Arrvindh Shriraman", "Snehasish Kumar", "William N. Sumner"], "https://doi.org/10.1109/HPCA.2018.00066", "hpca", 2018]], "Subhankar Pal": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Jonathan Beaumont": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Dong-Hyeon Park": [0.9999992847442627, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Aporva Amarnath": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Siying Feng": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Chaitali Chakrabarti": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Hun-Seok Kim": [0.989715114235878, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "David T. Blaauw": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Trevor N. Mudge": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Ronald G. Dreslinski": [0, ["OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator", ["Subhankar Pal", "Jonathan Beaumont", "Dong-Hyeon Park", "Aporva Amarnath", "Siying Feng", "Chaitali Chakrabarti", "Hun-Seok Kim", "David T. Blaauw", "Trevor N. Mudge", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2018.00067", "hpca", 2018]], "Chunkun Bo": [0, ["Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms", ["Chunkun Bo", "Vinh Dang", "Elaheh Sadredini", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00068", "hpca", 2018]], "Vinh Dang": [0, ["Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms", ["Chunkun Bo", "Vinh Dang", "Elaheh Sadredini", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00068", "hpca", 2018]], "Elaheh Sadredini": [0, ["Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms", ["Chunkun Bo", "Vinh Dang", "Elaheh Sadredini", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00068", "hpca", 2018]], "Kevin Skadron": [0, ["Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms", ["Chunkun Bo", "Vinh Dang", "Elaheh Sadredini", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00068", "hpca", 2018], ["Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures", ["Jack Wadden", "Kevin Angstadt", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00069", "hpca", 2018]], "Jack Wadden": [0, ["Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures", ["Jack Wadden", "Kevin Angstadt", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00069", "hpca", 2018]], "Kevin Angstadt": [0, ["Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures", ["Jack Wadden", "Kevin Angstadt", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2018.00069", "hpca", 2018]], "Michael McKeown": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Alexey Lavrov": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Mohammad Shahrad": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Paul J. Jackson": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Yaosheng Fu": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Jonathan Balkind": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Tri M. Nguyen": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Katie Lim": [3.668037180659667e-07, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Yanqi Zhou": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "David Wentzlaff": [0, ["Power and Energy Characterization of an Open Source 25-Core Manycore Processor", ["Michael McKeown", "Alexey Lavrov", "Mohammad Shahrad", "Paul J. Jackson", "Yaosheng Fu", "Jonathan Balkind", "Tri M. Nguyen", "Katie Lim", "Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2018.00070", "hpca", 2018]], "Mohammad A. Islam": [0, ["A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman"], "https://doi.org/10.1109/HPCA.2018.00071", "hpca", 2018]], "Xiaoqi Ren": [0, ["A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman"], "https://doi.org/10.1109/HPCA.2018.00071", "hpca", 2018]], "Shaolei Ren": [0, ["A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman"], "https://doi.org/10.1109/HPCA.2018.00071", "hpca", 2018]], "Adam Wierman": [0, ["A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman"], "https://doi.org/10.1109/HPCA.2018.00071", "hpca", 2018]], "Joao Guerreiro": [0, ["GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling", ["Joao Guerreiro", "Aleksandar Ilic", "Nuno Roma", "Pedro Tomas"], "https://doi.org/10.1109/HPCA.2018.00072", "hpca", 2018]], "Aleksandar Ilic": [0, ["GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling", ["Joao Guerreiro", "Aleksandar Ilic", "Nuno Roma", "Pedro Tomas"], "https://doi.org/10.1109/HPCA.2018.00072", "hpca", 2018]], "Nuno Roma": [0, ["GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling", ["Joao Guerreiro", "Aleksandar Ilic", "Nuno Roma", "Pedro Tomas"], "https://doi.org/10.1109/HPCA.2018.00072", "hpca", 2018]], "Pedro Tomas": [0, ["GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling", ["Joao Guerreiro", "Aleksandar Ilic", "Nuno Roma", "Pedro Tomas"], "https://doi.org/10.1109/HPCA.2018.00072", "hpca", 2018]]}