
---------- Begin Simulation Statistics ----------
final_tick                               704084519000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189388                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711684                       # Number of bytes of host memory used
host_op_rate                                   348814                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   528.02                       # Real time elapsed on the host
host_tick_rate                             1333451987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.704085                       # Number of seconds simulated
sim_ticks                                704084519000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959378                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561374                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565666                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              130                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570198                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.040845                       # CPI: cycles per instruction
system.cpu.discardedOps                          3898                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891069                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086115                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169153                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       451309462                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142028                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        704084519                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       252775057                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5230957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10495068                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10527063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            509                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                800                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5230584                       # Transaction distribution
system.membus.trans_dist::CleanEvict              362                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263322                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           800                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15759190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15759190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671661184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671661184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5264122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5264122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5264122                       # Request fanout histogram
system.membus.respLayer1.occupancy        27694036500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31417404000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10492935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          216                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15791305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673662720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673715776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5231455                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334757376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10495697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10495129     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    568      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10495697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21052197000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15790893993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1840998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   55                       # number of demand (read+write) hits
system.l2.demand_hits::total                      111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data                  55                       # number of overall hits
system.l2.overall_hits::total                     111                       # number of overall hits
system.l2.demand_misses::.cpu.inst                557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263574                       # number of demand (read+write) misses
system.l2.demand_misses::total                5264131                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               557                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263574                       # number of overall misses
system.l2.overall_misses::total               5264131                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524806961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524862897000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55936000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524806961000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524862897000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264242                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264242                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.908646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.908646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100423.698384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99705.439878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99705.515877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100423.698384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99705.439878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99705.515877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5230584                       # number of writebacks
system.l2.writebacks::total                   5230584                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5264122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5264122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419535029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419579684000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419535029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419579684000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80459.459459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79705.460005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79705.539499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80459.459459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79705.460005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79705.539499                       # average overall mshr miss latency
system.l2.replacements                        5231455                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              213                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          213                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524780681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524780681000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99705.220581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99705.220581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419514241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419514241000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79705.220581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79705.220581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55936000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55936000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.908646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100423.698384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100423.698384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80459.459459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80459.459459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     26280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.851351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104285.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104285.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20788000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20788000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.827703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84848.979592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84848.979592                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32431.015675                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999724                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.570390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.585313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32424.859972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89480255                       # Number of tag accesses
system.l2.tags.data_accesses                 89480255                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336868288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336903808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334757376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334757376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5264122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5230584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5230584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             50448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478448651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478499099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        50448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      475450556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            475450556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      475450556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            50448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478448651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            953949655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5230584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001016454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       326896                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       326896                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15612538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4903879                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5264122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5230584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51033698000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26320610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149735985500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9694.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28444.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4809087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4863085                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 326899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 326897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       822510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    816.597157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   700.853392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.188223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32941      4.00%      4.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29237      3.55%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41907      5.10%     12.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48319      5.87%     18.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53103      6.46%     24.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38266      4.65%     29.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38165      4.64%     34.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38889      4.73%     39.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       501683     60.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       822510                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       326896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.599086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       326894    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        326896                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       326896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.038907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           326789     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               87      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        326896                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336903808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334755904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336903808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       475.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  704084471000                       # Total gap between requests
system.mem_ctrls.avgGap                      67089.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336868288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334755904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50448.488841152888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478448650.566055119038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 475448465.299945056438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5230584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16161500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149719824000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17162594474000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29119.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28444.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3281200.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2935161180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1560075165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18788203140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13648890600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55579436640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166485370860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130170248640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389167386225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.728225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 333963804000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23510760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 346609955000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2937567360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1561350285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18797627940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13654637820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55579436640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166547452410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130117969440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389196041895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.768924                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 333824251000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23510760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346749508000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42395323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42395323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42395323                       # number of overall hits
system.cpu.icache.overall_hits::total        42395323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60229000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60229000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60229000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60229000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42395936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42395936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42395936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42395936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98252.854812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98252.854812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98252.854812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98252.854812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          216                       # number of writebacks
system.cpu.icache.writebacks::total               216                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59003000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59003000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96252.854812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96252.854812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96252.854812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96252.854812                       # average overall mshr miss latency
system.cpu.icache.replacements                    216                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42395323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42395323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60229000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60229000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42395936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42395936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98252.854812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98252.854812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96252.854812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96252.854812                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.136161                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42395936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69161.396411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.136161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.693625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.693625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84792485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84792485                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75860574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75860574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75860600                       # number of overall hits
system.cpu.dcache.overall_hits::total        75860600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10524355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10524355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10524376                       # number of overall misses
system.cpu.dcache.overall_misses::total      10524376                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1107196836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1107196836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1107196836000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1107196836000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384929                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384929                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105203.296164                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105203.296164                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105203.086245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105203.086245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262351                       # number of writebacks
system.cpu.dcache.writebacks::total           5262351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260743                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260743                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260743                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 540597388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 540597388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 540598966000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 540598966000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102704.642363                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102704.642363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102704.629962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102704.629962                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262605                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28759000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28759000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96183.946488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96183.946488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94888.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94888.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73817228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73817228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10524056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107168077000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107168077000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105203.552414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105203.552414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540570914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540570914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102705.056663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102705.056663                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.446809                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.446809                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.340426                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.340426                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        98625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        98625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.427639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81124328                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.427639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178033781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178033781                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704084519000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
