{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674446696120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674446696120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 11:04:56 2023 " "Processing started: Mon Jan 23 11:04:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674446696120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674446696120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sensor_Unit -c Sensor_Unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sensor_Unit -c Sensor_Unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674446696121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674446696278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Unit-ACT " "Found design unit 1: Sensor_Unit-ACT" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674446696540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Unit " "Found entity 1: Sensor_Unit" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674446696540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674446696540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sensor_Unit " "Elaborating entity \"Sensor_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674446696554 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_in Sensor_Unit.vhd(8) " "VHDL Signal Declaration warning at Sensor_Unit.vhd(8): used implicit default value for signal \"sig_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674446696554 "|Sensor_Unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_out Sensor_Unit.vhd(8) " "VHDL Signal Declaration warning at Sensor_Unit.vhd(8): used implicit default value for signal \"sig_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1674446696554 "|Sensor_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_in_temp Sensor_Unit.vhd(15) " "Verilog HDL or VHDL warning at Sensor_Unit.vhd(15): object \"sig_in_temp\" assigned a value but never read" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674446696555 "|Sensor_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_out_temp Sensor_Unit.vhd(16) " "Verilog HDL or VHDL warning at Sensor_Unit.vhd(16): object \"sig_out_temp\" assigned a value but never read" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1674446696555 "|Sensor_Unit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sig_in GND " "Pin \"sig_in\" is stuck at GND" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674446696714 "|Sensor_Unit|sig_in"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_out GND " "Pin \"sig_out\" is stuck at GND" {  } { { "Sensor_Unit.vhd" "" { Text "D:/fpga/fpgadownload/fpgaquyettam/Group Project/Sensor_Unit/Sensor_Unit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674446696714 "|Sensor_Unit|sig_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674446696714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674446696724 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674446696724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674446696724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674446696724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674446696756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 23 11:04:56 2023 " "Processing ended: Mon Jan 23 11:04:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674446696756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674446696756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674446696756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674446696756 ""}
