<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6afb80854b358a1199136b8d045fe4e9.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ScheduleDAGFast.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="InstrEmitter_8h_source.html">InstrEmitter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SDNodeDbgValue_8h_source.html">SDNodeDbgValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SchedulerRegistry_8h_source.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InlineAsm_8h_source.html">llvm/IR/InlineAsm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ScheduleDAGFast.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="ScheduleDAGFast_8cpp__incl.svg" width="5380" height="544"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="ScheduleDAGFast_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-sched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a72b77f4f1f942ed0138e336de653df2c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#a72b77f4f1f942ed0138e336de653df2c">STATISTIC</a> (NumUnfolds, &quot;Number of <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> unfolded&quot;)</td></tr>
<tr class="separator:a72b77f4f1f942ed0138e336de653df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b20a6ac491a56865c4719f23882aa13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#a0b20a6ac491a56865c4719f23882aa13">STATISTIC</a> (NumDups, &quot;Number of duplicated <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a>&quot;)</td></tr>
<tr class="separator:a0b20a6ac491a56865c4719f23882aa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c1848f1a8e65076fa49aff6235115c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#ab0c1848f1a8e65076fa49aff6235115c">STATISTIC</a> (NumPRCopies, &quot;Number of physical <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a>&quot;)</td></tr>
<tr class="separator:ab0c1848f1a8e65076fa49aff6235115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28587903fe646efc2cdcbab03d1dae6f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a28587903fe646efc2cdcbab03d1dae6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node.  <a href="#a28587903fe646efc2cdcbab03d1dae6f">More...</a><br /></td></tr>
<tr class="separator:a28587903fe646efc2cdcbab03d1dae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04ec2d1bb4a48aca9e4855f02a9f5ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#aa04ec2d1bb4a48aca9e4855f02a9f5ff">CheckForLiveRegDef</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; &amp;LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;RegAdded, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;LRegs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:aa04ec2d1bb4a48aca9e4855f02a9f5ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers.  <a href="#aa04ec2d1bb4a48aca9e4855f02a9f5ff">More...</a><br /></td></tr>
<tr class="separator:aa04ec2d1bb4a48aca9e4855f02a9f5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfb68b9f3a22188ba5235ede56ad2e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#addfb68b9f3a22188ba5235ede56ad2e2">findGluedUser</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:addfb68b9f3a22188ba5235ede56ad2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">findGluedUser - Find the representative use of a glue value by walking the use chain.  <a href="#addfb68b9f3a22188ba5235ede56ad2e2">More...</a><br /></td></tr>
<tr class="separator:addfb68b9f3a22188ba5235ede56ad2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a4d9c0b8dc5196a33623cf70f7c7a7a16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#a4d9c0b8dc5196a33623cf70f7c7a7a16">fastDAGScheduler</a> (&quot;fast&quot;, &quot;Fast suboptimal list scheduling&quot;, createFastDAGScheduler)</td></tr>
<tr class="separator:a4d9c0b8dc5196a33623cf70f7c7a7a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2609b47088fd0896adeb6f1837d5cf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGFast_8cpp.html#ac2609b47088fd0896adeb6f1837d5cf8">linearizeDAGScheduler</a> (&quot;linearize&quot;, &quot;Linearize DAG, no scheduling&quot;, createDAGLinearizer)</td></tr>
<tr class="separator:ac2609b47088fd0896adeb6f1837d5cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-sched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00030">30</a> of file <a class="el" href="ScheduleDAGFast_8cpp_source.html">ScheduleDAGFast.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa04ec2d1bb4a48aca9e4855f02a9f5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04ec2d1bb4a48aca9e4855f02a9f5ff">&#9670;&nbsp;</a></span>CheckForLiveRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> CheckForLiveRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; &amp;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00446">446</a> of file <a class="el" href="ScheduleDAGFast_8cpp_source.html">ScheduleDAGFast.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00218">llvm::SDep::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="addfb68b9f3a22188ba5235ede56ad2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfb68b9f3a22188ba5235ede56ad2e2">&#9670;&nbsp;</a></span>findGluedUser()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a>* findGluedUser </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>findGluedUser - Find the representative use of a glue value by walking the use chain. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00709">709</a> of file <a class="el" href="ScheduleDAGFast_8cpp_source.html">ScheduleDAGFast.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00982">llvm::SDNode::getGluedUser()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a28587903fe646efc2cdcbab03d1dae6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28587903fe646efc2cdcbab03d1dae6f">&#9670;&nbsp;</a></span>getPhysicalRegisterVT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getPhysicalRegisterVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node. </p>
<p>FIXME: Move to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGFast_8cpp_source.html#l00425">425</a> of file <a class="el" href="ScheduleDAGFast_8cpp_source.html">ScheduleDAGFast.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::CopyFromReg</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00588">llvm::MCInstrDesc::getImplicitDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00663">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01007">llvm::SDNode::getSimpleValueType()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::ImplicitDefs</a>.</p>

</div>
</div>
<a id="a72b77f4f1f942ed0138e336de653df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b77f4f1f942ed0138e336de653df2c">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumUnfolds&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> unfolded&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b20a6ac491a56865c4719f23882aa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b20a6ac491a56865c4719f23882aa13">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumDups&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of duplicated <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c1848f1a8e65076fa49aff6235115c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c1848f1a8e65076fa49aff6235115c">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPRCopies&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of physical <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a4d9c0b8dc5196a33623cf70f7c7a7a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9c0b8dc5196a33623cf70f7c7a7a16">&#9670;&nbsp;</a></span>fastDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> fastDAGScheduler(&quot;fast&quot;, &quot;Fast suboptimal list scheduling&quot;, createFastDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2609b47088fd0896adeb6f1837d5cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2609b47088fd0896adeb6f1837d5cf8">&#9670;&nbsp;</a></span>linearizeDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> linearizeDAGScheduler(&quot;linearize&quot;, &quot;Linearize DAG, no scheduling&quot;, createDAGLinearizer)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
