{"vcs1":{"timestamp_begin":1682897977.955363923, "rt":0.49, "ut":0.18, "st":0.18}}
{"vcselab":{"timestamp_begin":1682897978.500893193, "rt":0.43, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1682897978.979699531, "rt":0.18, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682897977.671173735}
{"VCS_COMP_START_TIME": 1682897977.671173735}
{"VCS_COMP_END_TIME": 1682897979.227443211}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338544}}
{"stitch_vcselab": {"peak_mem": 222600}}
