Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 27 23:15:55 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.101        0.000                      0                 3881        0.053        0.000                      0                 3881        3.000        0.000                       0                  1523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_20mhz         28.329        0.000                      0                 3779        0.061        0.000                      0                 3779       24.500        0.000                       0                  1481  
  s_clk_7_37mhz      132.093        0.000                      0                   69        0.165        0.000                      0                   69       67.320        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.478        0.000                      0                    2        0.406        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.603        0.000                      0                    2        0.053        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.859        0.000                      0                    7        0.158        0.000                      0                    7  
s_clk_20mhz            wiz_20mhz_virt_out           5.101        0.000                      0                   22       33.154        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       38.694        0.000                      0                    1       85.747        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             38.153        0.000                      0                    3        2.807        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.329ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.530ns  (logic 5.900ns (27.404%)  route 15.630ns (72.596%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X12Y77         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.518     6.766 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          1.486     8.252    s_txt_xaxis_s16[0]
    SLICE_X7Y90          LUT1 (Prop_lut1_I0_O)        0.124     8.376 r  u_pmod_cls_custom_driver_i_256/O
                         net (fo=1, routed)           0.421     8.797    u_pmod_cls_custom_driver_i_256_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.392 r  u_pmod_cls_custom_driver_i_100/CO[3]
                         net (fo=1, routed)           0.000     9.392    u_pmod_cls_custom_driver_i_100_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.611 r  u_pmod_cls_custom_driver_i_496/O[0]
                         net (fo=15, routed)          1.308    10.919    s_txt_xaxis_u160[5]
    SLICE_X2Y90          LUT3 (Prop_lut3_I0_O)        0.295    11.214 r  u_pmod_cls_custom_driver_i_247/O
                         net (fo=16, routed)          2.384    13.599    s_txt_xaxis_u16[5]
    SLICE_X12Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.723 r  u_pmod_cls_custom_driver_i_224/O
                         net (fo=2, routed)           0.694    14.417    u_pmod_cls_custom_driver_i_224_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.541 r  u_pmod_cls_custom_driver_i_228/O
                         net (fo=1, routed)           0.000    14.541    u_pmod_cls_custom_driver_i_228_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.921 r  u_pmod_cls_custom_driver_i_87/CO[3]
                         net (fo=1, routed)           0.000    14.921    u_pmod_cls_custom_driver_i_87_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.140 f  u_pmod_cls_custom_driver_i_213/O[0]
                         net (fo=15, routed)          1.000    16.140    u_pmod_cls_custom_driver_i_213_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.295    16.435 r  u_pmod_cls_custom_driver_i_991/O
                         net (fo=2, routed)           0.641    17.075    u_pmod_cls_custom_driver_i_991_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.460 r  u_pmod_cls_custom_driver_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.460    u_pmod_cls_custom_driver_i_568_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.794 r  u_pmod_cls_custom_driver_i_236/O[1]
                         net (fo=3, routed)           0.812    18.606    u_pmod_cls_custom_driver_i_236_n_6
    SLICE_X7Y93          LUT4 (Prop_lut4_I0_O)        0.303    18.909 r  u_pmod_cls_custom_driver_i_562/O
                         net (fo=1, routed)           0.553    19.463    u_pmod_cls_custom_driver_i_562_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.970 r  u_pmod_cls_custom_driver_i_231/CO[3]
                         net (fo=1, routed)           0.000    19.970    u_pmod_cls_custom_driver_i_231_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.127 f  u_pmod_cls_custom_driver_i_89/CO[1]
                         net (fo=4, routed)           0.779    20.906    u_pmod_cls_custom_driver_i_89_n_2
    SLICE_X8Y96          LUT4 (Prop_lut4_I0_O)        0.329    21.235 r  u_pmod_cls_custom_driver_i_88/O
                         net (fo=5, routed)           0.483    21.718    u_pmod_cls_custom_driver_i_88_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I5_O)        0.124    21.842 r  u_pmod_cls_custom_driver_i_954/O
                         net (fo=6, routed)           0.444    22.286    u_pmod_cls_custom_driver_i_954_n_0
    SLICE_X10Y98         LUT2 (Prop_lut2_I1_O)        0.124    22.410 r  u_pmod_cls_custom_driver_i_529/O
                         net (fo=3, routed)           0.855    23.265    u_pmod_cls_custom_driver_i_529_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    23.389 f  u_pmod_cls_custom_driver_i_220/O
                         net (fo=3, routed)           0.422    23.810    u_pmod_cls_custom_driver_i_220_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.124    23.934 r  u_pmod_cls_custom_driver_i_217/O
                         net (fo=4, routed)           0.420    24.355    u_pmod_cls_custom_driver_i_217_n_0
    SLICE_X9Y97          LUT2 (Prop_lut2_I1_O)        0.124    24.479 r  u_pmod_cls_custom_driver_i_214/O
                         net (fo=1, routed)           0.941    25.420    u_pmod_cls_custom_driver_i_214_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I1_O)        0.124    25.544 r  u_pmod_cls_custom_driver_i_82/O
                         net (fo=1, routed)           1.188    26.731    u_pmod_cls_custom_driver_i_82_n_0
    SLICE_X12Y90         LUT2 (Prop_lut2_I1_O)        0.124    26.855 r  u_pmod_cls_custom_driver_i_9/O
                         net (fo=1, routed)           0.798    27.654    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[91]
    SLICE_X12Y96         LUT4 (Prop_lut4_I0_O)        0.124    27.778 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000    27.778    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X12Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.524    55.911    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism              0.329    56.240    
                         clock uncertainty           -0.210    56.030    
    SLICE_X12Y96         FDRE (Setup_fdre_C_D)        0.077    56.107    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         56.107    
                         arrival time                         -27.778    
  -------------------------------------------------------------------
                         slack                                 28.329    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 7.090ns (33.495%)  route 14.077ns (66.505%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 55.915 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X15Y75         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[26]/Q
                         net (fo=19, routed)          1.981     8.682    s_txt_zaxis_s16[2]
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.806 r  u_pmod_cls_custom_driver_i_409/O
                         net (fo=1, routed)           0.000     8.806    u_pmod_cls_custom_driver_i_409_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  u_pmod_cls_custom_driver_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.356    u_pmod_cls_custom_driver_i_159_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.578 r  u_pmod_cls_custom_driver_i_713/O[0]
                         net (fo=15, routed)          1.184    10.762    s_txt_zaxis_u160[5]
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.299    11.061 r  u_pmod_cls_custom_driver_i_1442/O
                         net (fo=1, routed)           0.000    11.061    u_pmod_cls_custom_driver_i_1442_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.593 r  u_pmod_cls_custom_driver_i_1186/CO[3]
                         net (fo=1, routed)           0.000    11.593    u_pmod_cls_custom_driver_i_1186_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.927 r  u_pmod_cls_custom_driver_i_783/O[1]
                         net (fo=3, routed)           0.552    12.479    u_pmod_cls_custom_driver_i_783_n_6
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.303    12.782 r  u_pmod_cls_custom_driver_i_792/O
                         net (fo=2, routed)           0.736    13.518    u_pmod_cls_custom_driver_i_792_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.124    13.642 r  u_pmod_cls_custom_driver_i_378/O
                         net (fo=2, routed)           0.715    14.357    u_pmod_cls_custom_driver_i_378_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.481 r  u_pmod_cls_custom_driver_i_382/O
                         net (fo=1, routed)           0.000    14.481    u_pmod_cls_custom_driver_i_382_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.087 r  u_pmod_cls_custom_driver_i_148/O[3]
                         net (fo=15, routed)          1.178    16.265    u_pmod_cls_custom_driver_i_148_n_4
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.306    16.571 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.883    17.454    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.124    17.578 r  u_pmod_cls_custom_driver_i_771/O
                         net (fo=1, routed)           0.000    17.578    u_pmod_cls_custom_driver_i_771_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    18.186 r  u_pmod_cls_custom_driver_i_368/O[3]
                         net (fo=3, routed)           0.433    18.619    u_pmod_cls_custom_driver_i_368_n_4
    SLICE_X36Y96         LUT4 (Prop_lut4_I0_O)        0.307    18.926 r  u_pmod_cls_custom_driver_i_754/O
                         net (fo=1, routed)           0.526    19.453    u_pmod_cls_custom_driver_i_754_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.838 r  u_pmod_cls_custom_driver_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.838    u_pmod_cls_custom_driver_i_363_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.995 f  u_pmod_cls_custom_driver_i_146/CO[1]
                         net (fo=5, routed)           1.324    21.319    u_pmod_cls_custom_driver_i_146_n_2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.329    21.648 r  u_pmod_cls_custom_driver_i_752/O
                         net (fo=3, routed)           0.866    22.513    u_pmod_cls_custom_driver_i_752_n_0
    SLICE_X15Y97         LUT5 (Prop_lut5_I4_O)        0.152    22.665 r  u_pmod_cls_custom_driver_i_740/O
                         net (fo=1, routed)           0.848    23.513    u_pmod_cls_custom_driver_i_740_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.326    23.839 r  u_pmod_cls_custom_driver_i_356/O
                         net (fo=4, routed)           0.973    24.812    u_pmod_cls_custom_driver_i_356_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.146    24.958 f  u_pmod_cls_custom_driver_i_361/O
                         net (fo=1, routed)           0.452    25.410    u_pmod_cls_custom_driver_i_361_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.328    25.738 r  u_pmod_cls_custom_driver_i_143/O
                         net (fo=3, routed)           0.674    26.412    u_pmod_cls_custom_driver_i_143_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I1_O)        0.124    26.536 r  u_pmod_cls_custom_driver_i_46/O
                         net (fo=1, routed)           0.752    27.288    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[89]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.124    27.412 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[89]_i_1/O
                         net (fo=1, routed)           0.000    27.412    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[89]
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.528    55.915    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/C
                         clock pessimism              0.311    56.226    
                         clock uncertainty           -0.210    56.016    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.077    56.093    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]
  -------------------------------------------------------------------
                         required time                         56.093    
                         arrival time                         -27.412    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.154ns  (logic 7.136ns (33.733%)  route 14.018ns (66.267%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 55.989 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.707     6.326    s_clk_20mhz_BUFG
    SLICE_X3Y76          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     6.782 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=17, routed)          0.467     7.249    s_txt_temp_s16[0]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     7.373 r  u_pmod_cls_custom_driver_i_475/O
                         net (fo=1, routed)           0.520     7.893    u_pmod_cls_custom_driver_i_475_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.555 r  u_pmod_cls_custom_driver_i_186/O[3]
                         net (fo=17, routed)          1.615    10.170    s_txt_temp_u160[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.307    10.477 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.477    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.878 r  u_pmod_cls_custom_driver_i_1483/CO[3]
                         net (fo=1, routed)           0.000    10.878    u_pmod_cls_custom_driver_i_1483_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  u_pmod_cls_custom_driver_i_1283/CO[3]
                         net (fo=1, routed)           0.000    10.992    u_pmod_cls_custom_driver_i_1283_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.214 r  u_pmod_cls_custom_driver_i_899/O[0]
                         net (fo=3, routed)           0.885    12.099    u_pmod_cls_custom_driver_i_899_n_7
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.299    12.398 r  u_pmod_cls_custom_driver_i_1284/O
                         net (fo=2, routed)           0.560    12.958    u_pmod_cls_custom_driver_i_1284_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.082 r  u_pmod_cls_custom_driver_i_890/O
                         net (fo=2, routed)           0.524    13.606    u_pmod_cls_custom_driver_i_890_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.991 r  u_pmod_cls_custom_driver_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.991    u_pmod_cls_custom_driver_i_453_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  u_pmod_cls_custom_driver_i_176/O[2]
                         net (fo=14, routed)          0.895    15.125    u_pmod_cls_custom_driver_i_176_n_5
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.302    15.427 r  u_pmod_cls_custom_driver_i_1260/O
                         net (fo=2, routed)           0.786    16.213    u_pmod_cls_custom_driver_i_1260_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124    16.337 r  u_pmod_cls_custom_driver_i_1263/O
                         net (fo=1, routed)           0.000    16.337    u_pmod_cls_custom_driver_i_1263_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.738 r  u_pmod_cls_custom_driver_i_879/CO[3]
                         net (fo=1, routed)           0.000    16.738    u_pmod_cls_custom_driver_i_879_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.051 r  u_pmod_cls_custom_driver_i_447/O[3]
                         net (fo=3, routed)           0.814    17.866    u_pmod_cls_custom_driver_i_447_n_4
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.306    18.172 r  u_pmod_cls_custom_driver_i_870/O
                         net (fo=1, routed)           0.342    18.514    u_pmod_cls_custom_driver_i_870_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.910 r  u_pmod_cls_custom_driver_i_442/CO[3]
                         net (fo=1, routed)           0.000    18.910    u_pmod_cls_custom_driver_i_442_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.067 f  u_pmod_cls_custom_driver_i_174/CO[1]
                         net (fo=5, routed)           0.348    19.415    u_pmod_cls_custom_driver_i_174_n_2
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.332    19.747 r  u_pmod_cls_custom_driver_i_440/O
                         net (fo=9, routed)           0.645    20.392    u_pmod_cls_custom_driver_i_440_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.150    20.542 r  u_pmod_cls_custom_driver_i_1469/O
                         net (fo=2, routed)           0.684    21.226    u_pmod_cls_custom_driver_i_1469_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.374    21.600 r  u_pmod_cls_custom_driver_i_1246/O
                         net (fo=1, routed)           0.718    22.318    u_pmod_cls_custom_driver_i_1246_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.328    22.646 f  u_pmod_cls_custom_driver_i_863/O
                         net (fo=4, routed)           0.713    23.359    u_pmod_cls_custom_driver_i_863_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124    23.483 r  u_pmod_cls_custom_driver_i_439/O
                         net (fo=3, routed)           0.651    24.134    u_pmod_cls_custom_driver_i_439_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.124    24.258 r  u_pmod_cls_custom_driver_i_436/O
                         net (fo=2, routed)           1.006    25.264    u_pmod_cls_custom_driver_i_436_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124    25.388 r  u_pmod_cls_custom_driver_i_169/O
                         net (fo=1, routed)           1.155    26.543    u_pmod_cls_custom_driver_i_169_n_0
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.124    26.667 r  u_pmod_cls_custom_driver_i_60/O
                         net (fo=1, routed)           0.689    27.356    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[43]
    SLICE_X6Y92          LUT4 (Prop_lut4_I1_O)        0.124    27.480 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[43]_i_1/O
                         net (fo=1, routed)           0.000    27.480    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[43]
    SLICE_X6Y92          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.602    55.989    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y92          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/C
                         clock pessimism              0.311    56.300    
                         clock uncertainty           -0.210    56.090    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.077    56.167    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]
  -------------------------------------------------------------------
                         required time                         56.167    
                         arrival time                         -27.480    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.896ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.986ns  (logic 7.388ns (35.205%)  route 13.598ns (64.795%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 55.988 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.707     6.326    s_clk_20mhz_BUFG
    SLICE_X3Y76          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     6.782 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=17, routed)          0.467     7.249    s_txt_temp_s16[0]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     7.373 r  u_pmod_cls_custom_driver_i_475/O
                         net (fo=1, routed)           0.520     7.893    u_pmod_cls_custom_driver_i_475_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.555 r  u_pmod_cls_custom_driver_i_186/O[3]
                         net (fo=17, routed)          1.615    10.170    s_txt_temp_u160[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.307    10.477 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.477    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.878 r  u_pmod_cls_custom_driver_i_1483/CO[3]
                         net (fo=1, routed)           0.000    10.878    u_pmod_cls_custom_driver_i_1483_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  u_pmod_cls_custom_driver_i_1283/CO[3]
                         net (fo=1, routed)           0.000    10.992    u_pmod_cls_custom_driver_i_1283_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.214 r  u_pmod_cls_custom_driver_i_899/O[0]
                         net (fo=3, routed)           0.885    12.099    u_pmod_cls_custom_driver_i_899_n_7
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.299    12.398 r  u_pmod_cls_custom_driver_i_1284/O
                         net (fo=2, routed)           0.560    12.958    u_pmod_cls_custom_driver_i_1284_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.082 r  u_pmod_cls_custom_driver_i_890/O
                         net (fo=2, routed)           0.524    13.606    u_pmod_cls_custom_driver_i_890_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.991 r  u_pmod_cls_custom_driver_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.991    u_pmod_cls_custom_driver_i_453_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  u_pmod_cls_custom_driver_i_176/O[2]
                         net (fo=14, routed)          0.895    15.125    u_pmod_cls_custom_driver_i_176_n_5
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.302    15.427 r  u_pmod_cls_custom_driver_i_1260/O
                         net (fo=2, routed)           0.786    16.213    u_pmod_cls_custom_driver_i_1260_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124    16.337 r  u_pmod_cls_custom_driver_i_1263/O
                         net (fo=1, routed)           0.000    16.337    u_pmod_cls_custom_driver_i_1263_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.738 r  u_pmod_cls_custom_driver_i_879/CO[3]
                         net (fo=1, routed)           0.000    16.738    u_pmod_cls_custom_driver_i_879_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.051 r  u_pmod_cls_custom_driver_i_447/O[3]
                         net (fo=3, routed)           0.814    17.866    u_pmod_cls_custom_driver_i_447_n_4
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.306    18.172 r  u_pmod_cls_custom_driver_i_870/O
                         net (fo=1, routed)           0.342    18.514    u_pmod_cls_custom_driver_i_870_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.910 r  u_pmod_cls_custom_driver_i_442/CO[3]
                         net (fo=1, routed)           0.000    18.910    u_pmod_cls_custom_driver_i_442_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.067 f  u_pmod_cls_custom_driver_i_174/CO[1]
                         net (fo=5, routed)           0.348    19.415    u_pmod_cls_custom_driver_i_174_n_2
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.332    19.747 r  u_pmod_cls_custom_driver_i_440/O
                         net (fo=9, routed)           0.645    20.392    u_pmod_cls_custom_driver_i_440_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.150    20.542 r  u_pmod_cls_custom_driver_i_1469/O
                         net (fo=2, routed)           0.684    21.226    u_pmod_cls_custom_driver_i_1469_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.374    21.600 r  u_pmod_cls_custom_driver_i_1246/O
                         net (fo=1, routed)           0.718    22.318    u_pmod_cls_custom_driver_i_1246_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.328    22.646 f  u_pmod_cls_custom_driver_i_863/O
                         net (fo=4, routed)           0.713    23.359    u_pmod_cls_custom_driver_i_863_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124    23.483 r  u_pmod_cls_custom_driver_i_439/O
                         net (fo=3, routed)           0.651    24.134    u_pmod_cls_custom_driver_i_439_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.124    24.258 f  u_pmod_cls_custom_driver_i_436/O
                         net (fo=2, routed)           0.807    25.065    u_pmod_cls_custom_driver_i_436_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.124    25.189 r  u_pmod_cls_custom_driver_i_173/O
                         net (fo=2, routed)           0.674    25.864    u_pmod_cls_custom_driver_i_173_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152    26.016 r  u_pmod_cls_custom_driver_i_62/O
                         net (fo=1, routed)           0.948    26.963    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[41]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.348    27.311 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[41]_i_1/O
                         net (fo=1, routed)           0.000    27.311    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[41]
    SLICE_X6Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.601    55.988    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
                         clock pessimism              0.311    56.299    
                         clock uncertainty           -0.210    56.089    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.118    56.207    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]
  -------------------------------------------------------------------
                         required time                         56.207    
                         arrival time                         -27.311    
  -------------------------------------------------------------------
                         slack                                 28.896    

Slack (MET) :             28.924ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.928ns  (logic 7.090ns (33.878%)  route 13.838ns (66.122%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 55.915 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X15Y75         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.456     6.701 f  s_hex_3axis_temp_measurements_display_reg[26]/Q
                         net (fo=19, routed)          1.981     8.682    s_txt_zaxis_s16[2]
    SLICE_X29Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.806 r  u_pmod_cls_custom_driver_i_409/O
                         net (fo=1, routed)           0.000     8.806    u_pmod_cls_custom_driver_i_409_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  u_pmod_cls_custom_driver_i_159/CO[3]
                         net (fo=1, routed)           0.000     9.356    u_pmod_cls_custom_driver_i_159_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.578 r  u_pmod_cls_custom_driver_i_713/O[0]
                         net (fo=15, routed)          1.184    10.762    s_txt_zaxis_u160[5]
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.299    11.061 r  u_pmod_cls_custom_driver_i_1442/O
                         net (fo=1, routed)           0.000    11.061    u_pmod_cls_custom_driver_i_1442_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.593 r  u_pmod_cls_custom_driver_i_1186/CO[3]
                         net (fo=1, routed)           0.000    11.593    u_pmod_cls_custom_driver_i_1186_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.927 r  u_pmod_cls_custom_driver_i_783/O[1]
                         net (fo=3, routed)           0.552    12.479    u_pmod_cls_custom_driver_i_783_n_6
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.303    12.782 r  u_pmod_cls_custom_driver_i_792/O
                         net (fo=2, routed)           0.736    13.518    u_pmod_cls_custom_driver_i_792_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.124    13.642 r  u_pmod_cls_custom_driver_i_378/O
                         net (fo=2, routed)           0.715    14.357    u_pmod_cls_custom_driver_i_378_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.481 r  u_pmod_cls_custom_driver_i_382/O
                         net (fo=1, routed)           0.000    14.481    u_pmod_cls_custom_driver_i_382_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.087 r  u_pmod_cls_custom_driver_i_148/O[3]
                         net (fo=15, routed)          1.178    16.265    u_pmod_cls_custom_driver_i_148_n_4
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.306    16.571 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.883    17.454    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.124    17.578 r  u_pmod_cls_custom_driver_i_771/O
                         net (fo=1, routed)           0.000    17.578    u_pmod_cls_custom_driver_i_771_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    18.186 r  u_pmod_cls_custom_driver_i_368/O[3]
                         net (fo=3, routed)           0.433    18.619    u_pmod_cls_custom_driver_i_368_n_4
    SLICE_X36Y96         LUT4 (Prop_lut4_I0_O)        0.307    18.926 r  u_pmod_cls_custom_driver_i_754/O
                         net (fo=1, routed)           0.526    19.453    u_pmod_cls_custom_driver_i_754_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.838 r  u_pmod_cls_custom_driver_i_363/CO[3]
                         net (fo=1, routed)           0.000    19.838    u_pmod_cls_custom_driver_i_363_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.995 f  u_pmod_cls_custom_driver_i_146/CO[1]
                         net (fo=5, routed)           1.324    21.319    u_pmod_cls_custom_driver_i_146_n_2
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.329    21.648 r  u_pmod_cls_custom_driver_i_752/O
                         net (fo=3, routed)           0.866    22.513    u_pmod_cls_custom_driver_i_752_n_0
    SLICE_X15Y97         LUT5 (Prop_lut5_I4_O)        0.152    22.665 r  u_pmod_cls_custom_driver_i_740/O
                         net (fo=1, routed)           0.848    23.513    u_pmod_cls_custom_driver_i_740_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.326    23.839 r  u_pmod_cls_custom_driver_i_356/O
                         net (fo=4, routed)           0.973    24.812    u_pmod_cls_custom_driver_i_356_n_0
    SLICE_X14Y99         LUT3 (Prop_lut3_I1_O)        0.146    24.958 f  u_pmod_cls_custom_driver_i_361/O
                         net (fo=1, routed)           0.452    25.410    u_pmod_cls_custom_driver_i_361_n_0
    SLICE_X14Y99         LUT6 (Prop_lut6_I5_O)        0.328    25.738 r  u_pmod_cls_custom_driver_i_143/O
                         net (fo=3, routed)           0.601    26.339    u_pmod_cls_custom_driver_i_143_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I1_O)        0.124    26.463 r  u_pmod_cls_custom_driver_i_45/O
                         net (fo=1, routed)           0.586    27.049    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[90]
    SLICE_X10Y97         LUT4 (Prop_lut4_I1_O)        0.124    27.173 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[90]_i_1/O
                         net (fo=1, routed)           0.000    27.173    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[90]
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.528    55.915    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/C
                         clock pessimism              0.311    56.226    
                         clock uncertainty           -0.210    56.016    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    56.097    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]
  -------------------------------------------------------------------
                         required time                         56.097    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                 28.924    

Slack (MET) :             29.614ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 7.136ns (35.274%)  route 13.094ns (64.726%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 55.988 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.707     6.326    s_clk_20mhz_BUFG
    SLICE_X3Y76          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     6.782 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=17, routed)          0.467     7.249    s_txt_temp_s16[0]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.124     7.373 r  u_pmod_cls_custom_driver_i_475/O
                         net (fo=1, routed)           0.520     7.893    u_pmod_cls_custom_driver_i_475_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.555 r  u_pmod_cls_custom_driver_i_186/O[3]
                         net (fo=17, routed)          1.615    10.170    s_txt_temp_u160[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.307    10.477 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.477    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.878 r  u_pmod_cls_custom_driver_i_1483/CO[3]
                         net (fo=1, routed)           0.000    10.878    u_pmod_cls_custom_driver_i_1483_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  u_pmod_cls_custom_driver_i_1283/CO[3]
                         net (fo=1, routed)           0.000    10.992    u_pmod_cls_custom_driver_i_1283_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.214 r  u_pmod_cls_custom_driver_i_899/O[0]
                         net (fo=3, routed)           0.885    12.099    u_pmod_cls_custom_driver_i_899_n_7
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.299    12.398 r  u_pmod_cls_custom_driver_i_1284/O
                         net (fo=2, routed)           0.560    12.958    u_pmod_cls_custom_driver_i_1284_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.082 r  u_pmod_cls_custom_driver_i_890/O
                         net (fo=2, routed)           0.524    13.606    u_pmod_cls_custom_driver_i_890_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.991 r  u_pmod_cls_custom_driver_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.991    u_pmod_cls_custom_driver_i_453_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  u_pmod_cls_custom_driver_i_176/O[2]
                         net (fo=14, routed)          0.895    15.125    u_pmod_cls_custom_driver_i_176_n_5
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.302    15.427 r  u_pmod_cls_custom_driver_i_1260/O
                         net (fo=2, routed)           0.786    16.213    u_pmod_cls_custom_driver_i_1260_n_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.124    16.337 r  u_pmod_cls_custom_driver_i_1263/O
                         net (fo=1, routed)           0.000    16.337    u_pmod_cls_custom_driver_i_1263_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.738 r  u_pmod_cls_custom_driver_i_879/CO[3]
                         net (fo=1, routed)           0.000    16.738    u_pmod_cls_custom_driver_i_879_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.051 r  u_pmod_cls_custom_driver_i_447/O[3]
                         net (fo=3, routed)           0.814    17.866    u_pmod_cls_custom_driver_i_447_n_4
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.306    18.172 r  u_pmod_cls_custom_driver_i_870/O
                         net (fo=1, routed)           0.342    18.514    u_pmod_cls_custom_driver_i_870_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.910 r  u_pmod_cls_custom_driver_i_442/CO[3]
                         net (fo=1, routed)           0.000    18.910    u_pmod_cls_custom_driver_i_442_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.067 f  u_pmod_cls_custom_driver_i_174/CO[1]
                         net (fo=5, routed)           0.348    19.415    u_pmod_cls_custom_driver_i_174_n_2
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.332    19.747 r  u_pmod_cls_custom_driver_i_440/O
                         net (fo=9, routed)           0.645    20.392    u_pmod_cls_custom_driver_i_440_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.150    20.542 r  u_pmod_cls_custom_driver_i_1469/O
                         net (fo=2, routed)           0.684    21.226    u_pmod_cls_custom_driver_i_1469_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.374    21.600 r  u_pmod_cls_custom_driver_i_1246/O
                         net (fo=1, routed)           0.718    22.318    u_pmod_cls_custom_driver_i_1246_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.328    22.646 f  u_pmod_cls_custom_driver_i_863/O
                         net (fo=4, routed)           0.713    23.359    u_pmod_cls_custom_driver_i_863_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.124    23.483 r  u_pmod_cls_custom_driver_i_439/O
                         net (fo=3, routed)           0.651    24.134    u_pmod_cls_custom_driver_i_439_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.124    24.258 f  u_pmod_cls_custom_driver_i_436/O
                         net (fo=2, routed)           0.807    25.065    u_pmod_cls_custom_driver_i_436_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.124    25.189 r  u_pmod_cls_custom_driver_i_173/O
                         net (fo=2, routed)           0.674    25.864    u_pmod_cls_custom_driver_i_173_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.124    25.988 r  u_pmod_cls_custom_driver_i_61/O
                         net (fo=1, routed)           0.444    26.432    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[42]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.124    26.556 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[42]_i_1/O
                         net (fo=1, routed)           0.000    26.556    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[42]
    SLICE_X6Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.601    55.988    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/C
                         clock pessimism              0.311    56.299    
                         clock uncertainty           -0.210    56.089    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.081    56.170    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]
  -------------------------------------------------------------------
                         required time                         56.170    
                         arrival time                         -26.556    
  -------------------------------------------------------------------
                         slack                                 29.614    

Slack (MET) :             30.139ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.656ns  (logic 7.280ns (37.038%)  route 12.376ns (62.962%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=2 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 55.909 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X14Y75         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     6.763 f  s_hex_3axis_temp_measurements_display_reg[43]/Q
                         net (fo=23, routed)          1.334     8.097    s_txt_yaxis_s16[3]
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.221 r  u_pmod_cls_custom_driver_i_328/O
                         net (fo=1, routed)           0.000     8.221    u_pmod_cls_custom_driver_i_328_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  u_pmod_cls_custom_driver_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_pmod_cls_custom_driver_i_130_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  u_pmod_cls_custom_driver_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.733    u_pmod_cls_custom_driver_i_599_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  u_pmod_cls_custom_driver_i_268/O[1]
                         net (fo=17, routed)          1.163    10.230    s_txt_yaxis_u160[10]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.303    10.533 r  u_pmod_cls_custom_driver_i_1098/O
                         net (fo=1, routed)           0.000    10.533    u_pmod_cls_custom_driver_i_1098_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  u_pmod_cls_custom_driver_i_667/CO[3]
                         net (fo=1, routed)           0.000    11.066    u_pmod_cls_custom_driver_i_667_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  u_pmod_cls_custom_driver_i_678/O[1]
                         net (fo=4, routed)           0.590    11.979    u_pmod_cls_custom_driver_i_678_n_6
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.306    12.285 r  u_pmod_cls_custom_driver_i_680/O
                         net (fo=2, routed)           0.563    12.848    u_pmod_cls_custom_driver_i_680_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.972 r  u_pmod_cls_custom_driver_i_630/O
                         net (fo=2, routed)           0.366    13.338    u_pmod_cls_custom_driver_i_630_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.462 r  u_pmod_cls_custom_driver_i_634/O
                         net (fo=1, routed)           0.000    13.462    u_pmod_cls_custom_driver_i_634_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.070 r  u_pmod_cls_custom_driver_i_284/O[3]
                         net (fo=14, routed)          0.982    15.051    u_pmod_cls_custom_driver_i_284_n_4
    SLICE_X15Y86         LUT3 (Prop_lut3_I2_O)        0.307    15.358 r  u_pmod_cls_custom_driver_i_1065/O
                         net (fo=2, routed)           0.529    15.888    u_pmod_cls_custom_driver_i_1065_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.284 r  u_pmod_cls_custom_driver_i_647/CO[3]
                         net (fo=1, routed)           0.000    16.284    u_pmod_cls_custom_driver_i_647_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.503 r  u_pmod_cls_custom_driver_i_293/O[0]
                         net (fo=3, routed)           0.564    17.067    u_pmod_cls_custom_driver_i_293_n_7
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.295    17.362 r  u_pmod_cls_custom_driver_i_641/O
                         net (fo=1, routed)           0.537    17.899    u_pmod_cls_custom_driver_i_641_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.425 r  u_pmod_cls_custom_driver_i_288/CO[3]
                         net (fo=1, routed)           0.000    18.425    u_pmod_cls_custom_driver_i_288_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.582 f  u_pmod_cls_custom_driver_i_114/CO[1]
                         net (fo=4, routed)           0.699    19.281    u_pmod_cls_custom_driver_i_114_n_2
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.329    19.610 r  u_pmod_cls_custom_driver_i_287/O
                         net (fo=6, routed)           0.428    20.038    u_pmod_cls_custom_driver_i_287_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  u_pmod_cls_custom_driver_i_1374/O
                         net (fo=5, routed)           0.395    20.557    u_pmod_cls_custom_driver_i_1374_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I2_O)        0.124    20.681 r  u_pmod_cls_custom_driver_i_1054/O
                         net (fo=2, routed)           0.681    21.362    u_pmod_cls_custom_driver_i_1054_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.486 f  u_pmod_cls_custom_driver_i_1046/O
                         net (fo=1, routed)           0.799    22.285    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    22.409 r  u_pmod_cls_custom_driver_i_623/O
                         net (fo=3, routed)           0.868    23.277    u_pmod_cls_custom_driver_i_623_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.124    23.401 r  u_pmod_cls_custom_driver_i_282/O
                         net (fo=3, routed)           0.676    24.077    u_pmod_cls_custom_driver_i_282_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.201 r  u_pmod_cls_custom_driver_i_112/O
                         net (fo=2, routed)           0.726    24.927    u_pmod_cls_custom_driver_i_112_n_0
    SLICE_X12Y89         LUT3 (Prop_lut3_I1_O)        0.150    25.077 r  u_pmod_cls_custom_driver_i_28/O
                         net (fo=1, routed)           0.476    25.552    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[25]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.348    25.900 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[25]_i_1/O
                         net (fo=1, routed)           0.000    25.900    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[25]
    SLICE_X9Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.522    55.909    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
                         clock pessimism              0.311    56.220    
                         clock uncertainty           -0.210    56.010    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029    56.039    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         56.039    
                         arrival time                         -25.900    
  -------------------------------------------------------------------
                         slack                                 30.139    

Slack (MET) :             30.291ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.506ns  (logic 7.030ns (36.040%)  route 12.476ns (63.959%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 55.909 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X14Y75         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     6.763 f  s_hex_3axis_temp_measurements_display_reg[43]/Q
                         net (fo=23, routed)          1.334     8.097    s_txt_yaxis_s16[3]
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.221 r  u_pmod_cls_custom_driver_i_328/O
                         net (fo=1, routed)           0.000     8.221    u_pmod_cls_custom_driver_i_328_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  u_pmod_cls_custom_driver_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_pmod_cls_custom_driver_i_130_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  u_pmod_cls_custom_driver_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.733    u_pmod_cls_custom_driver_i_599_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  u_pmod_cls_custom_driver_i_268/O[1]
                         net (fo=17, routed)          1.163    10.230    s_txt_yaxis_u160[10]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.303    10.533 r  u_pmod_cls_custom_driver_i_1098/O
                         net (fo=1, routed)           0.000    10.533    u_pmod_cls_custom_driver_i_1098_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  u_pmod_cls_custom_driver_i_667/CO[3]
                         net (fo=1, routed)           0.000    11.066    u_pmod_cls_custom_driver_i_667_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  u_pmod_cls_custom_driver_i_678/O[1]
                         net (fo=4, routed)           0.590    11.979    u_pmod_cls_custom_driver_i_678_n_6
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.306    12.285 r  u_pmod_cls_custom_driver_i_680/O
                         net (fo=2, routed)           0.563    12.848    u_pmod_cls_custom_driver_i_680_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.972 r  u_pmod_cls_custom_driver_i_630/O
                         net (fo=2, routed)           0.366    13.338    u_pmod_cls_custom_driver_i_630_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.462 r  u_pmod_cls_custom_driver_i_634/O
                         net (fo=1, routed)           0.000    13.462    u_pmod_cls_custom_driver_i_634_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.070 r  u_pmod_cls_custom_driver_i_284/O[3]
                         net (fo=14, routed)          0.982    15.051    u_pmod_cls_custom_driver_i_284_n_4
    SLICE_X15Y86         LUT3 (Prop_lut3_I2_O)        0.307    15.358 r  u_pmod_cls_custom_driver_i_1065/O
                         net (fo=2, routed)           0.529    15.888    u_pmod_cls_custom_driver_i_1065_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.284 r  u_pmod_cls_custom_driver_i_647/CO[3]
                         net (fo=1, routed)           0.000    16.284    u_pmod_cls_custom_driver_i_647_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.503 r  u_pmod_cls_custom_driver_i_293/O[0]
                         net (fo=3, routed)           0.564    17.067    u_pmod_cls_custom_driver_i_293_n_7
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.295    17.362 r  u_pmod_cls_custom_driver_i_641/O
                         net (fo=1, routed)           0.537    17.899    u_pmod_cls_custom_driver_i_641_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.425 r  u_pmod_cls_custom_driver_i_288/CO[3]
                         net (fo=1, routed)           0.000    18.425    u_pmod_cls_custom_driver_i_288_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.582 f  u_pmod_cls_custom_driver_i_114/CO[1]
                         net (fo=4, routed)           0.699    19.281    u_pmod_cls_custom_driver_i_114_n_2
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.329    19.610 r  u_pmod_cls_custom_driver_i_287/O
                         net (fo=6, routed)           0.428    20.038    u_pmod_cls_custom_driver_i_287_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  u_pmod_cls_custom_driver_i_1374/O
                         net (fo=5, routed)           0.395    20.557    u_pmod_cls_custom_driver_i_1374_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I2_O)        0.124    20.681 r  u_pmod_cls_custom_driver_i_1054/O
                         net (fo=2, routed)           0.681    21.362    u_pmod_cls_custom_driver_i_1054_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.486 f  u_pmod_cls_custom_driver_i_1046/O
                         net (fo=1, routed)           0.799    22.285    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    22.409 r  u_pmod_cls_custom_driver_i_623/O
                         net (fo=3, routed)           0.868    23.277    u_pmod_cls_custom_driver_i_623_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.124    23.401 r  u_pmod_cls_custom_driver_i_282/O
                         net (fo=3, routed)           0.676    24.077    u_pmod_cls_custom_driver_i_282_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.201 r  u_pmod_cls_custom_driver_i_112/O
                         net (fo=2, routed)           0.726    24.927    u_pmod_cls_custom_driver_i_112_n_0
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.124    25.051 r  u_pmod_cls_custom_driver_i_27/O
                         net (fo=1, routed)           0.576    25.627    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[26]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124    25.751 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[26]_i_1/O
                         net (fo=1, routed)           0.000    25.751    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[26]
    SLICE_X9Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.522    55.909    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y89          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/C
                         clock pessimism              0.311    56.220    
                         clock uncertainty           -0.210    56.010    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.031    56.041    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]
  -------------------------------------------------------------------
                         required time                         56.041    
                         arrival time                         -25.751    
  -------------------------------------------------------------------
                         slack                                 30.291    

Slack (MET) :             30.360ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.513ns  (logic 6.687ns (34.270%)  route 12.826ns (65.730%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT3=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 55.990 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.629     6.248    s_clk_20mhz_BUFG
    SLICE_X13Y77         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     6.704 f  s_hex_3axis_temp_measurements_display_reg[17]/Q
                         net (fo=18, routed)          2.405     9.108    s_txt_zaxis_s16[9]
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.124     9.232 r  u_pmod_cls_custom_driver_i_717/O
                         net (fo=1, routed)           0.000     9.232    u_pmod_cls_custom_driver_i_717_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.838 r  u_pmod_cls_custom_driver_i_341/O[3]
                         net (fo=14, routed)          1.068    10.906    s_txt_zaxis_u160[12]
    SLICE_X28Y95         LUT5 (Prop_lut5_I1_O)        0.306    11.212 r  u_pmod_cls_custom_driver_i_733/O
                         net (fo=1, routed)           0.000    11.212    u_pmod_cls_custom_driver_i_733_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.613 r  u_pmod_cls_custom_driver_i_347/CO[3]
                         net (fo=1, routed)           0.000    11.613    u_pmod_cls_custom_driver_i_347_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  u_pmod_cls_custom_driver_i_139/CO[3]
                         net (fo=1, routed)           0.000    11.727    u_pmod_cls_custom_driver_i_139_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.061 f  u_pmod_cls_custom_driver_i_331/O[1]
                         net (fo=17, routed)          1.296    13.357    u_pmod_cls_custom_driver_i_331_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.333    13.690 r  u_pmod_cls_custom_driver_i_1546/O
                         net (fo=2, routed)           0.648    14.338    u_pmod_cls_custom_driver_i_1546_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    14.665 r  u_pmod_cls_custom_driver_i_1549/O
                         net (fo=1, routed)           0.000    14.665    u_pmod_cls_custom_driver_i_1549_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.066 r  u_pmod_cls_custom_driver_i_1412/CO[3]
                         net (fo=1, routed)           0.000    15.066    u_pmod_cls_custom_driver_i_1412_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.305 r  u_pmod_cls_custom_driver_i_1138/O[2]
                         net (fo=2, routed)           0.949    16.254    u_pmod_cls_custom_driver_i_1138_n_5
    SLICE_X29Y92         LUT3 (Prop_lut3_I1_O)        0.330    16.584 r  u_pmod_cls_custom_driver_i_721/O
                         net (fo=2, routed)           0.700    17.284    u_pmod_cls_custom_driver_i_721_n_0
    SLICE_X29Y92         LUT4 (Prop_lut4_I3_O)        0.326    17.610 r  u_pmod_cls_custom_driver_i_725/O
                         net (fo=1, routed)           0.000    17.610    u_pmod_cls_custom_driver_i_725_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.250 r  u_pmod_cls_custom_driver_i_345/O[3]
                         net (fo=3, routed)           0.920    19.169    u_pmod_cls_custom_driver_i_345_n_4
    SLICE_X34Y93         LUT4 (Prop_lut4_I0_O)        0.306    19.475 r  u_pmod_cls_custom_driver_i_339/O
                         net (fo=1, routed)           0.502    19.977    u_pmod_cls_custom_driver_i_339_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    20.356 f  u_pmod_cls_custom_driver_i_136/CO[0]
                         net (fo=5, routed)           1.801    22.157    u_pmod_cls_custom_driver_i_136_n_3
    SLICE_X15Y94         LUT6 (Prop_lut6_I3_O)        0.373    22.530 r  u_pmod_cls_custom_driver_i_332/O
                         net (fo=4, routed)           0.317    22.846    u_pmod_cls_custom_driver_i_332_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124    22.970 r  u_pmod_cls_custom_driver_i_335/O
                         net (fo=1, routed)           0.655    23.626    u_pmod_cls_custom_driver_i_335_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.124    23.750 r  u_pmod_cls_custom_driver_i_135/O
                         net (fo=3, routed)           0.475    24.225    u_pmod_cls_custom_driver_i_135_n_0
    SLICE_X14Y95         LUT3 (Prop_lut3_I1_O)        0.116    24.341 r  u_pmod_cls_custom_driver_i_42/O
                         net (fo=1, routed)           1.091    25.432    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[105]
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.328    25.760 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[105]_i_1/O
                         net (fo=1, routed)           0.000    25.760    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[105]
    SLICE_X7Y95          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.603    55.990    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y95          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[105]/C
                         clock pessimism              0.311    56.301    
                         clock uncertainty           -0.210    56.091    
    SLICE_X7Y95          FDRE (Setup_fdre_C_D)        0.029    56.120    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[105]
  -------------------------------------------------------------------
                         required time                         56.120    
                         arrival time                         -25.760    
  -------------------------------------------------------------------
                         slack                                 30.360    

Slack (MET) :             30.414ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.459ns  (logic 7.030ns (36.128%)  route 12.429ns (63.872%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 55.987 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    s_clk_20mhz_BUFG
    SLICE_X14Y75         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     6.763 f  s_hex_3axis_temp_measurements_display_reg[43]/Q
                         net (fo=23, routed)          1.334     8.097    s_txt_yaxis_s16[3]
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.221 r  u_pmod_cls_custom_driver_i_328/O
                         net (fo=1, routed)           0.000     8.221    u_pmod_cls_custom_driver_i_328_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.619 r  u_pmod_cls_custom_driver_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_pmod_cls_custom_driver_i_130_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.733 r  u_pmod_cls_custom_driver_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.733    u_pmod_cls_custom_driver_i_599_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  u_pmod_cls_custom_driver_i_268/O[1]
                         net (fo=17, routed)          1.163    10.230    s_txt_yaxis_u160[10]
    SLICE_X12Y82         LUT5 (Prop_lut5_I1_O)        0.303    10.533 r  u_pmod_cls_custom_driver_i_1098/O
                         net (fo=1, routed)           0.000    10.533    u_pmod_cls_custom_driver_i_1098_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  u_pmod_cls_custom_driver_i_667/CO[3]
                         net (fo=1, routed)           0.000    11.066    u_pmod_cls_custom_driver_i_667_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  u_pmod_cls_custom_driver_i_678/O[1]
                         net (fo=4, routed)           0.590    11.979    u_pmod_cls_custom_driver_i_678_n_6
    SLICE_X15Y85         LUT6 (Prop_lut6_I5_O)        0.306    12.285 r  u_pmod_cls_custom_driver_i_680/O
                         net (fo=2, routed)           0.563    12.848    u_pmod_cls_custom_driver_i_680_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.972 r  u_pmod_cls_custom_driver_i_630/O
                         net (fo=2, routed)           0.366    13.338    u_pmod_cls_custom_driver_i_630_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    13.462 r  u_pmod_cls_custom_driver_i_634/O
                         net (fo=1, routed)           0.000    13.462    u_pmod_cls_custom_driver_i_634_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.070 r  u_pmod_cls_custom_driver_i_284/O[3]
                         net (fo=14, routed)          0.982    15.051    u_pmod_cls_custom_driver_i_284_n_4
    SLICE_X15Y86         LUT3 (Prop_lut3_I2_O)        0.307    15.358 r  u_pmod_cls_custom_driver_i_1065/O
                         net (fo=2, routed)           0.529    15.888    u_pmod_cls_custom_driver_i_1065_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.284 r  u_pmod_cls_custom_driver_i_647/CO[3]
                         net (fo=1, routed)           0.000    16.284    u_pmod_cls_custom_driver_i_647_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.503 r  u_pmod_cls_custom_driver_i_293/O[0]
                         net (fo=3, routed)           0.564    17.067    u_pmod_cls_custom_driver_i_293_n_7
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.295    17.362 r  u_pmod_cls_custom_driver_i_641/O
                         net (fo=1, routed)           0.537    17.899    u_pmod_cls_custom_driver_i_641_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.425 r  u_pmod_cls_custom_driver_i_288/CO[3]
                         net (fo=1, routed)           0.000    18.425    u_pmod_cls_custom_driver_i_288_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.582 f  u_pmod_cls_custom_driver_i_114/CO[1]
                         net (fo=4, routed)           0.699    19.281    u_pmod_cls_custom_driver_i_114_n_2
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.329    19.610 r  u_pmod_cls_custom_driver_i_287/O
                         net (fo=6, routed)           0.428    20.038    u_pmod_cls_custom_driver_i_287_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I4_O)        0.124    20.162 r  u_pmod_cls_custom_driver_i_1374/O
                         net (fo=5, routed)           0.395    20.557    u_pmod_cls_custom_driver_i_1374_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I2_O)        0.124    20.681 r  u_pmod_cls_custom_driver_i_1054/O
                         net (fo=2, routed)           0.681    21.362    u_pmod_cls_custom_driver_i_1054_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.124    21.486 f  u_pmod_cls_custom_driver_i_1046/O
                         net (fo=1, routed)           0.799    22.285    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.124    22.409 r  u_pmod_cls_custom_driver_i_623/O
                         net (fo=3, routed)           0.868    23.277    u_pmod_cls_custom_driver_i_623_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I0_O)        0.124    23.401 r  u_pmod_cls_custom_driver_i_282/O
                         net (fo=3, routed)           0.684    24.085    u_pmod_cls_custom_driver_i_282_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.209 r  u_pmod_cls_custom_driver_i_110/O
                         net (fo=1, routed)           1.093    25.301    u_pmod_cls_custom_driver_i_110_n_0
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.124    25.425 r  u_pmod_cls_custom_driver_i_26/O
                         net (fo=1, routed)           0.154    25.579    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[27]
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.124    25.703 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    25.703    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[27]
    SLICE_X7Y88          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.600    55.987    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y88          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/C
                         clock pessimism              0.311    56.298    
                         clock uncertainty           -0.210    56.088    
    SLICE_X7Y88          FDRE (Setup_fdre_C_D)        0.029    56.117    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         56.117    
                         arrival time                         -25.703    
  -------------------------------------------------------------------
                         slack                                 30.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reset_sync_20mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.564%)  route 0.255ns (64.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.565     1.829    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X53Y99         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.970 r  u_reset_sync_20mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.255     2.226    u_reset_sync_20mhz/p_0_in[8]
    SLICE_X51Y93         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.835     2.378    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X51Y93         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.283     2.094    
    SLICE_X51Y93         FDPE (Hold_fdpe_C_D)         0.070     2.164    u_reset_sync_20mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.059%)  route 0.278ns (59.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.599     1.863    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X3Y100         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.004 f  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[2]/Q
                         net (fo=83, routed)          0.278     2.283    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state[2]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.045     2.328 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.328    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state[3]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X4Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[3]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     2.231    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_drv_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 s_ld0_green_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.148ns (30.824%)  route 0.332ns (69.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X12Y95         FDRE                                         r  s_ld0_green_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.148     1.987 r  s_ld0_green_value_reg[0]/Q
                         net (fo=8, routed)           0.332     2.319    u_led_pwm_driver/i_color_led_green_value[0][7]
    DSP48_X0Y40          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.930     2.473    u_led_pwm_driver/i_clk
    DSP48_X0Y40          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.278     2.195    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.013     2.208    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.995 f  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.145    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.352 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.352    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDSE (Hold_fdse_C_D)         0.134     2.230    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.732%)  route 0.161ns (30.268%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/Q
                         net (fo=3, routed)           0.160     2.187    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]
    SLICE_X76Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.232 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.232    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[24]_i_2_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.341 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.341    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.394 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.394    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]_i_1_n_7
    SLICE_X76Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X76Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.067     2.074    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt
    SLICE_X1Y60          FDSE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.875     2.418    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y60          FDSE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.551     1.866    
    SLICE_X1Y60          FDSE (Hold_fdse_C_D)         0.075     1.941    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.572     1.836    u_led_pwm_driver/i_clk
    SLICE_X30Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     2.000 f  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[7]/Q
                         net (fo=4, routed)           0.161     2.162    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[7]
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.207 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[4]_i_2/O
                         net (fo=1, routed)           0.000     2.207    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[4]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.316 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.316    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.369 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.369    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]_i_1_n_7
    SLICE_X30Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.837     2.380    u_led_pwm_driver/i_clk
    SLICE_X30Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]/C
                         clock pessimism             -0.278     2.101    
    SLICE_X30Y100        FDSE (Hold_fdse_C_D)         0.134     2.235    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     1.995 f  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.145    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[3]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_3_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.365 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.365    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[23]/Q
                         net (fo=3, routed)           0.161     2.156    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[23]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.201 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.201    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count[20]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.310 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.310    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.363 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.384ns (70.454%)  route 0.161ns (29.546%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]/Q
                         net (fo=3, routed)           0.160     2.187    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[27]
    SLICE_X76Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.232 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.232    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[24]_i_2_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.341 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.341    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.407 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.407    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[28]_i_1_n_5
    SLICE_X76Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X76Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[30]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y32      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y26      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y106    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y107    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y107    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y105    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y105    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y106    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y106    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y106    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y61     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y63     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y61     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.093ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.123ns (34.577%)  route 2.125ns (65.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 141.621 - 135.640 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.681     6.299    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.174 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.313     8.488    u_uart_tx_only/EMPTY
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.612 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.473     9.085    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I2_O)        0.124     9.209 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.338     9.547    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.594   141.621    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y79          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.932    
                         clock uncertainty           -0.245   141.687    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)       -0.047   141.640    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.640    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                132.093    

Slack (MET) :             132.428ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.670ns (29.663%)  route 1.589ns (70.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 141.581 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.810     7.653    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y79          LUT3 (Prop_lut3_I2_O)        0.152     7.805 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.779     8.584    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.555   141.581    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.892    
                         clock uncertainty           -0.245   141.647    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.635   141.012    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.012    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                132.428    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.642ns (25.849%)  route 1.842ns (74.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.131     7.974    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.711     8.809    u_uart_tx_only/s_i_aux
    SLICE_X5Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.670ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.642ns (25.849%)  route 1.842ns (74.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.131     7.974    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.711     8.809    u_uart_tx_only/s_i_aux
    SLICE_X5Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y79          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                132.670    

Slack (MET) :             132.878ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.642ns (28.211%)  route 1.634ns (71.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.114     7.957    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.081 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.601    u_uart_tx_only/s_data_aux
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                132.878    

Slack (MET) :             132.878ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.642ns (28.211%)  route 1.634ns (71.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.114     7.957    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.081 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.601    u_uart_tx_only/s_data_aux
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                132.878    

Slack (MET) :             132.878ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.642ns (28.211%)  route 1.634ns (71.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.114     7.957    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.081 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.601    u_uart_tx_only/s_data_aux
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                132.878    

Slack (MET) :             132.878ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.642ns (28.211%)  route 1.634ns (71.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.114     7.957    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.081 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.601    u_uart_tx_only/s_data_aux
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y80          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y80          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                132.878    

Slack (MET) :             132.958ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.642ns (29.239%)  route 1.554ns (70.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.131     7.974    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.423     8.521    u_uart_tx_only/s_i_aux
    SLICE_X7Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                132.958    

Slack (MET) :             132.958ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.642ns (29.239%)  route 1.554ns (70.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.979ns = ( 141.619 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.326    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     6.844 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.131     7.974    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.423     8.521    u_uart_tx_only/s_i_aux
    SLICE_X7Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.592   141.619    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y79          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.311   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X7Y79          FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                132.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.358%)  route 0.112ns (37.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.856    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.112     2.110    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.045     2.155 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.155    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.405    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.535     1.869    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.989    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.110     2.109    u_reset_sync_7_37mhz/p_0_in[8]
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.535     1.872    
    SLICE_X1Y78          FDPE (Hold_fdpe_C_D)         0.070     1.942    u_reset_sync_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.118     2.117    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X0Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X0Y78          FDPE (Hold_fdpe_C_D)         0.070     1.941    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.118     2.117    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X1Y78          FDPE (Hold_fdpe_C_D)         0.070     1.941    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.859    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y79          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     1.987 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.070     2.057    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.099     2.156 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.409    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y79          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.549     1.859    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.091     1.950    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.774%)  route 0.160ns (46.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.856    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.997 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.160     2.157    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.045     2.202 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.405    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.535     1.869    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092     1.961    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.172     2.171    u_reset_sync_7_37mhz/p_0_in[2]
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.407    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X0Y77          FDPE (Hold_fdpe_C_D)         0.070     1.928    u_reset_sync_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.170     2.170    u_reset_sync_7_37mhz/p_0_in[13]
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.865     2.408    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X1Y78          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.549     1.858    
    SLICE_X1Y78          FDPE (Hold_fdpe_C_D)         0.066     1.924    u_reset_sync_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  u_reset_sync_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.174     2.173    u_reset_sync_7_37mhz/p_0_in[1]
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.407    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X0Y77          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X0Y77          FDPE (Hold_fdpe_C_D)         0.066     1.924    u_reset_sync_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.856    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.128     1.984 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.130     2.115    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X1Y76          LUT5 (Prop_lut5_I3_O)        0.104     2.219 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.219    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.862     2.405    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y76          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.548     1.856    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.107     1.963    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X0Y78      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X0Y78      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X1Y78      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X1Y78      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X0Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X1Y77      u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y79      u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y79      u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y79      u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y79      u_uart_tx_only/s_i_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y79      u_uart_tx_only/s_i_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y79      u_uart_tx_only/s_i_aux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y79      u_uart_tx_only/s_i_aux_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y79      u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y79      u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y76      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X1Y76      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X1Y76      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.478ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.124ns (7.032%)  route 1.639ns (92.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 55.988 - 50.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.639     8.437    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y62          LUT4 (Prop_lut4_I0_O)        0.124     8.561 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.561    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X1Y62          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.601    55.988    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y62          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.220    
                         clock uncertainty           -0.210    56.010    
    SLICE_X1Y62          FDRE (Setup_fdre_C_D)        0.029    56.039    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.039    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 47.478    

Slack (MET) :             47.760ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.124ns (8.348%)  route 1.361ns (91.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 55.990 - 50.000 ) 
    Source Clock Delay      (SCD):    6.798ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.361     8.159    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.283    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.603    55.990    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.031    56.043    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 47.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.045ns (7.138%)  route 0.585ns (92.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.585     2.593    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.045     2.638 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.638    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.875     2.418    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.139    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.092     2.231    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.739ns  (logic 0.045ns (6.086%)  route 0.694ns (93.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 102.416 - 100.000 ) 
    Source Clock Delay      (SCD):    2.007ns = ( 102.007 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602   101.866    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141   102.007 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.694   102.702    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y62          LUT4 (Prop_lut4_I0_O)        0.045   102.747 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.747    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X1Y62          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.873   102.416    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y62          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.137    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.091   102.228    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.228    
                         arrival time                         102.747    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.603ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.152ns (11.335%)  route 1.189ns (88.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 55.971 - 50.000 ) 
    Source Clock Delay      (SCD):    6.780ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.706     6.324    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.667     7.448    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.152     7.600 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.522     8.121    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.585    55.971    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.203    
                         clock uncertainty           -0.210    55.993    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.269    55.724    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.724    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 47.603    

Slack (MET) :             48.454ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.124ns (15.692%)  route 0.666ns (84.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 55.971 - 50.000 ) 
    Source Clock Delay      (SCD):    6.780ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.706     6.324    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.666     7.447    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     7.571 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.571    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.585    55.971    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X7Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.203    
                         clock uncertainty           -0.210    55.993    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.031    56.024    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 48.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.045ns (16.351%)  route 0.230ns (83.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596     1.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.230     2.232    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.045     2.277 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.277    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.866     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X7Y109         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.092     2.223    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.444ns  (logic 0.044ns (9.911%)  route 0.400ns (90.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 802.410 - 800.000 ) 
    Source Clock Delay      (SCD):    2.001ns = ( 802.001 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596   801.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141   802.001 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.230   802.232    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.044   802.276 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.170   802.445    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X4Y109         FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.866   802.410    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.131    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.008   802.139    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.139    
                         arrival time                         802.445    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.859ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.497ns (34.185%)  route 0.957ns (65.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.957    21.455    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.455    
  -------------------------------------------------------------------
                         slack                                 29.859    

Slack (MET) :             29.914ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.487ns (34.694%)  route 0.916ns (65.306%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.916    21.403    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.011    51.316    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.316    
                         arrival time                         -21.403    
  -------------------------------------------------------------------
                         slack                                 29.914    

Slack (MET) :             29.940ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.468ns (34.047%)  route 0.906ns (65.953%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.906    21.373    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.373    
  -------------------------------------------------------------------
                         slack                                 29.940    

Slack (MET) :             29.941ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.465ns (33.998%)  route 0.903ns (66.002%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.903    21.368    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.368    
  -------------------------------------------------------------------
                         slack                                 29.941    

Slack (MET) :             30.307ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.480ns (48.910%)  route 0.501ns (51.090%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 51.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.501    20.981    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602    51.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.866    
                         clock uncertainty           -0.535    51.331    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.043    51.288    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.288    
                         arrival time                         -20.981    
  -------------------------------------------------------------------
                         slack                                 30.307    

Slack (MET) :             30.383ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.455ns (48.983%)  route 0.474ns (51.017%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 51.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.474    20.929    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602    51.866    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.866    
                         clock uncertainty           -0.535    51.331    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.019    51.312    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -20.929    
  -------------------------------------------------------------------
                         slack                                 30.383    

Slack (MET) :             30.430ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.453ns (50.933%)  route 0.437ns (49.067%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 51.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.437    20.890    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602    51.866    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.866    
                         clock uncertainty           -0.535    51.331    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.011    51.320    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.320    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 30.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.427ns (63.883%)  route 0.807ns (36.117%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.807     7.234    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.535     6.877    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.199     7.076    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.076    
                         arrival time                           7.234    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.429ns (60.829%)  route 0.920ns (39.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.920     7.349    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.535     6.877    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.180     7.057    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.057    
                         arrival time                           7.349    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.453ns (61.748%)  route 0.900ns (38.252%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.900     7.353    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.723     6.342    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.535     6.877    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.169     7.046    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.046    
                         arrival time                           7.353    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.441ns (47.019%)  route 1.624ns (52.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.624     8.065    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.196     7.058    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           8.065    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.438ns (46.776%)  route 1.637ns (53.224%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.637     8.075    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.180     7.042    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.075    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.460ns (46.837%)  route 1.657ns (53.163%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.657     8.117    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.199     7.061    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                           8.117    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 1.470ns (46.907%)  route 1.664ns (53.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.664     8.135    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y143         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.192     7.054    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.135    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 3.992ns (49.237%)  route 4.115ns (50.763%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.638     6.257    u_led_pwm_driver/i_clk
    SLICE_X31Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.456     6.713 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           4.115    10.828    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    14.364 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.364    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 3.991ns (51.009%)  route 3.833ns (48.991%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.617     6.236    u_led_pwm_driver/i_clk
    SLICE_X55Y83         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456     6.692 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.833    10.524    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    14.059 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    14.059    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 4.048ns (52.163%)  route 3.712ns (47.837%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.619     6.238    u_led_pwm_driver/i_clk
    SLICE_X60Y68         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.518     6.756 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.712    10.468    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.997 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.997    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 3.985ns (51.536%)  route 3.748ns (48.464%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.244    u_led_pwm_driver/i_clk
    SLICE_X32Y102        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.748    10.448    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.977 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.977    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.972ns (52.461%)  route 3.600ns (47.539%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    u_led_pwm_driver/i_clk
    SLICE_X49Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     6.709 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.600    10.309    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.825 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.825    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 3.971ns (53.257%)  route 3.486ns (46.743%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.616     6.235    u_led_pwm_driver/i_clk
    SLICE_X59Y78         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           3.486    10.176    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.692 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.692    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 3.998ns (53.836%)  route 3.428ns (46.164%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X55Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           3.428    10.129    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.671 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.671    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 4.000ns (56.637%)  route 3.063ns (43.363%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.225ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.607     6.225    u_led_pwm_driver/i_clk
    SLICE_X55Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.456     6.681 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.063     9.744    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.288 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.288    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 3.977ns (56.890%)  route 3.014ns (43.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X61Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.014     9.719    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.240 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.240    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.240    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 3.964ns (57.181%)  route 2.969ns (42.819%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X59Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     6.688 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           2.969     9.657    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.165 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.165    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                  6.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.154ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.410ns (77.331%)  route 0.413ns (22.669%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.601     1.865    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y62          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.413     2.420    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.689 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.689    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                 33.154    

Slack (MET) :             33.157ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.357ns (74.075%)  route 0.475ns (25.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X81Y107        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.475     2.476    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.692 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.692    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                 33.157    

Slack (MET) :             33.167ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 1.461ns (79.532%)  route 0.376ns (20.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.601     1.865    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y62          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.128     1.993 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.376     2.369    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.702 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                 33.167    

Slack (MET) :             33.243ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 1.435ns (74.933%)  route 0.480ns (25.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.599     1.863    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X6Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.480     2.507    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.778 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.778    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                 33.243    

Slack (MET) :             33.338ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 1.376ns (68.383%)  route 0.636ns (31.617%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596     1.860    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X4Y108         FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.636     2.638    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.873 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.873    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.343ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.357ns (67.325%)  route 0.659ns (32.675%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X75Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.659     2.662    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.878 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.878    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                 33.343    

Slack (MET) :             33.345ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 1.381ns (68.361%)  route 0.639ns (31.639%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.596     1.860    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X4Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.639     2.640    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.880 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.880    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                 33.345    

Slack (MET) :             33.358ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 1.383ns (68.219%)  route 0.644ns (31.781%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.602     1.866    u_led_pwm_driver/i_clk
    SLICE_X80Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.644     2.674    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.893 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.893    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                 33.358    

Slack (MET) :             33.399ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.416ns (67.503%)  route 0.682ns (32.497%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.572     1.836    u_led_pwm_driver/i_clk
    SLICE_X13Y62         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.682     2.659    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.934 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.934    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                 33.399    

Slack (MET) :             33.430ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 1.353ns (64.241%)  route 0.753ns (35.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X79Y83         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           0.753     2.753    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.965 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                 33.430    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       38.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.694ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 4.041ns (46.619%)  route 4.626ns (53.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.711     6.330    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y79          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.518     6.848 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           4.626    11.474    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.997 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.997    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 38.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.747ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.387ns (45.048%)  route 1.692ns (54.952%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.858    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y79          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.692     3.715    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.938 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.938    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                 85.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       38.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 0.456ns (4.922%)  route 8.809ns (95.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.456     6.709 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         8.809    15.518    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.160ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 0.456ns (4.923%)  route 8.807ns (95.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.456     6.709 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         8.807    15.516    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.677    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 38.160    

Slack (MET) :             42.320ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.456ns (8.917%)  route 4.658ns (91.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.634     6.253    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.456     6.709 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         4.658    11.366    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        1.567    55.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.264    
                         clock uncertainty           -0.210    56.055    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.687    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.687    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                 42.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.141ns (6.112%)  route 2.166ns (93.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.567     1.831    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         2.166     4.138    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.331    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             4.768ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.141ns (3.310%)  route 4.118ns (96.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.567     1.831    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         4.118     6.091    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.323    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           6.091    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.771ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.141ns (3.312%)  route 4.116ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.567     1.831    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X44Y91         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=799, routed)         4.116     6.089    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y28         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1479, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y28         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           6.089    
  -------------------------------------------------------------------
                         slack                                  4.771    





