[
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_006.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_006.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_006.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_006.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chmboxes.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chmboxes.o",
            "../../../ChibiOS/os/common/oslib/src/chmboxes.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/oslib/src/chmboxes.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_queues.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_queues.o",
            "../../../ChibiOS/os/hal/src/hal_queues.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_queues.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_st.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_st.o",
            "../../../ChibiOS/os/hal/src/hal_st.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_st.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/crt1.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/crt1.o",
            "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt1.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt1.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_st_lld.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_st_lld.o",
            "../../../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_st_lld.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chdynamic.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chdynamic.o",
            "../../../ChibiOS/os/rt/src/chdynamic.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chdynamic.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_pal_lld.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_pal_lld.o",
            "../../../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chsys.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chsys.o",
            "../../../ChibiOS/os/rt/src/chsys.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chsys.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_lld.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_lld.o",
            "../../../ChibiOS/os/hal/ports/STM32/STM32F4xx/hal_lld.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/STM32F4xx/hal_lld.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_mmcsd.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_mmcsd.o",
            "../../../ChibiOS/os/hal/src/hal_mmcsd.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_mmcsd.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chthreads.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chthreads.o",
            "../../../ChibiOS/os/rt/src/chthreads.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chthreads.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chvt.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chvt.o",
            "../../../ChibiOS/os/rt/src/chvt.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chvt.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chdebug.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chdebug.o",
            "../../../ChibiOS/os/rt/src/chdebug.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chdebug.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_002.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_002.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_002.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_002.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_serial_lld.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_serial_lld.o",
            "../../../ChibiOS/os/hal/ports/STM32/LLD/USARTv1/hal_serial_lld.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/LLD/USARTv1/hal_serial_lld.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/board.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/board.o",
            "../../../ChibiOS/os/hal/boards/ST_NUCLEO64_F446RE/board.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/boards/ST_NUCLEO64_F446RE/board.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/ch_test.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/ch_test.o",
            "../../../ChibiOS/test/lib/ch_test.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/lib/ch_test.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/oslib_test_root.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/oslib_test_root.o",
            "../../../ChibiOS/test/oslib/source/test/oslib_test_root.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/oslib/source/test/oslib_test_root.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/oslib_test_sequence_004.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/oslib_test_sequence_004.o",
            "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_004.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_004.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/stm32_isr.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/stm32_isr.o",
            "../../../ChibiOS/os/hal/ports/STM32/STM32F4xx/stm32_isr.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/STM32F4xx/stm32_isr.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_009.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_009.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_009.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_009.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal.o",
            "../../../ChibiOS/os/hal/src/hal.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chfactory.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chfactory.o",
            "../../../ChibiOS/os/common/oslib/src/chfactory.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/oslib/src/chfactory.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chtrace.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chtrace.o",
            "../../../ChibiOS/os/rt/src/chtrace.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chtrace.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/main.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/main.o",
            "main.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "main.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_serial.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_serial.o",
            "../../../ChibiOS/os/hal/src/hal_serial.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_serial.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_007.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_007.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_007.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_007.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_004.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_004.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_004.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_004.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/oslib_test_sequence_002.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/oslib_test_sequence_002.o",
            "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_002.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_002.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/stm32_dma.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/stm32_dma.o",
            "../../../ChibiOS/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chsem.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chsem.o",
            "../../../ChibiOS/os/rt/src/chsem.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chsem.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_root.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_root.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_root.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_root.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wa,-amhls=build/lst/chcoreasm_v7m.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chcoreasm_v7m.o",
            "../../../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/chcoreasm_v7m.S"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/ports/ARMCMx/compilers/GCC/chcoreasm_v7m.S"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/oslib_test_sequence_001.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/oslib_test_sequence_001.o",
            "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_001.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_001.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_010.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_010.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_010.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_010.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chmsg.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chmsg.o",
            "../../../ChibiOS/os/rt/src/chmsg.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chmsg.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chregistry.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chregistry.o",
            "../../../ChibiOS/os/rt/src/chregistry.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chregistry.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chmempools.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chmempools.o",
            "../../../ChibiOS/os/common/oslib/src/chmempools.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/oslib/src/chmempools.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_008.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_008.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_008.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_008.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chmtx.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chmtx.o",
            "../../../ChibiOS/os/rt/src/chmtx.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chmtx.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chcond.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chcond.o",
            "../../../ChibiOS/os/rt/src/chcond.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chcond.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chcore.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chcore.o",
            "../../../ChibiOS/os/common/ports/ARMCMx/chcore.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/ports/ARMCMx/chcore.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/nvic.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/nvic.o",
            "../../../ChibiOS/os/hal/ports/common/ARMCMx/nvic.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/ports/common/ARMCMx/nvic.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wa,-amhls=build/lst/crt0_v7m.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/crt0_v7m.o",
            "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt0_v7m.S"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/crt0_v7m.S"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chmemcore.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chmemcore.o",
            "../../../ChibiOS/os/common/oslib/src/chmemcore.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/oslib/src/chmemcore.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chheap.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chheap.o",
            "../../../ChibiOS/os/common/oslib/src/chheap.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/oslib/src/chheap.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chschd.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chschd.o",
            "../../../ChibiOS/os/rt/src/chschd.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chschd.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/osal.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/osal.o",
            "../../../ChibiOS/os/hal/osal/rt/osal.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/osal/rt/osal.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chcore_v7m.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chcore_v7m.o",
            "../../../ChibiOS/os/common/ports/ARMCMx/chcore_v7m.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/ports/ARMCMx/chcore_v7m.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chevents.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chevents.o",
            "../../../ChibiOS/os/rt/src/chevents.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chevents.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_003.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_003.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_003.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_003.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_pal.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_pal.o",
            "../../../ChibiOS/os/hal/src/hal_pal.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_pal.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/chtm.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/chtm.o",
            "../../../ChibiOS/os/rt/src/chtm.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/rt/src/chtm.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/oslib_test_sequence_003.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/oslib_test_sequence_003.o",
            "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_003.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/oslib/source/test/oslib_test_sequence_003.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/vectors.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/vectors.o",
            "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/vectors.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/common/startup/ARMCMx/compilers/GCC/vectors.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_005.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_005.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_005.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_005.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/rt_test_sequence_001.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/rt_test_sequence_001.o",
            "../../../ChibiOS/test/rt/source/test/rt_test_sequence_001.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/test/rt/source/test/rt_test_sequence_001.c"
    },
    {
        "arguments": [
            "cc",
            "-c",
            "-mcpu=cortex-m4",
            "-O2",
            "-ggdb",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-flto",
            "-Wall",
            "-Wextra",
            "-Wundef",
            "-Wstrict-prototypes",
            "-Wa,-alms=build/lst/hal_buffers.lst",
            "-DCORTEX_USE_FPU=FALSE",
            "-DTHUMB_PRESENT",
            "-mno-thumb-interwork",
            "-DTHUMB_NO_INTERWORKING",
            "-mthumb",
            "-DTHUMB",
            "-I.",
            "-I../../../ChibiOS//os/license",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/common/startup/ARMCMx/devices/STM32F4xx",
            "-I../../../ChibiOS//os/common/ext/ARM/CMSIS/Core/Include",
            "-I../../../ChibiOS//os/common/ext/ST/STM32F4xx",
            "-I../../../ChibiOS//os/rt/include",
            "-I../../../ChibiOS//os/common/oslib/include",
            "-I../../../ChibiOS//os/common/ports/ARMCMx",
            "-I../../../ChibiOS//os/common/ports/ARMCMx/compilers/GCC",
            "-I../../../ChibiOS//os/hal/osal/rt",
            "-I../../../ChibiOS//os/hal/include",
            "-I../../../ChibiOS//os/hal/ports/common/ARMCMx",
            "-I../../../ChibiOS//os/hal/ports/STM32/STM32F4xx",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/ADCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/CANv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/DMAv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/EXTIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/GPIOv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/I2Cv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/MACv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/OTGv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/QUADSPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/RTCv2",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SPIv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/SDIOv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/TIMv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/USARTv1",
            "-I../../../ChibiOS//os/hal/ports/STM32/LLD/xWDGv1",
            "-I../../../ChibiOS//os/hal/boards/ST_NUCLEO64_F446RE",
            "-I../../../ChibiOS//test/lib",
            "-I../../../ChibiOS//test/rt/source/test",
            "-I../../../ChibiOS//test/oslib/source/test",
            "-o",
            "build/obj/hal_buffers.o",
            "../../../ChibiOS/os/hal/src/hal_buffers.c"
        ],
        "directory": "/home/chad/oresat-acs-firmware/chib_stf4x/src/acs_f4_blinky",
        "file": "../../../ChibiOS/os/hal/src/hal_buffers.c"
    }
]