Begin System Initialization
Create Virtual Memory
Write Instructions to Memory
Check Instructions after writing to memory
Instruction #0: flw f0, 32(x1)
Instruction #1: fadd.s f4, f0, f2
Instruction #2: fsw f4, 32(x1)
Instruction #3: addi x1, x1, -8
Instruction #4: bne x1, x2, -28
Instruction #5: addi x0, x0, 0
Instruction #6: addi x0, x0, 0
First Empty Address: 0x1c
=========================Create CPU=========================
======================Simulation Begin======================

=====================Simulation Loop #1=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 10
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #2=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 20
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #3=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 30
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #4=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 40
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #5=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 50
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #6=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 60
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #7=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 70
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #8=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 80
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #9=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 90
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #10=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 100
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #11=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 110
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #12=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 120
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #13=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 130
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #14=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 140
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #15=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 150
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #16=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 160
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #17=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 170
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #18=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 180
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #19=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 190
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #20=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 200
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #21=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 210
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #22=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 220
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #23=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 230
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #24=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 160
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 240
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #25=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 160
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 250
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #26=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 260
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #27=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 270
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #28=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 280
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #29=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 290
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #30=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 300
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #31=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 310
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #32=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 320
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #33=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 330
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #34=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 340
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #35=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 350
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #36=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 360
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #37=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 370
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #38=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 380
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #39=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 390
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #40=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 400
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #41=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 410
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #42=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 420
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #43=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 430
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #44=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 440
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #45=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 450
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #46=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 460
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #47=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 470
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #48=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 480
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #49=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 490
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #50=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 500
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #51=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 510
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #52=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 152
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 520
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #53=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 152
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 530
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #54=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 540
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #55=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 550
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #56=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 560
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #57=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 570
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #58=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 580
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #59=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 590
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #60=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 600
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #61=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 610
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #62=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 620
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #63=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 630
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #64=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 640
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #65=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 650
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #66=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 660
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #67=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 670
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #68=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 680
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #69=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 690
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #70=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 700
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #71=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 710
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #72=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 720
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #73=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 730
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #74=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 740
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #75=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 750
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #76=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 760
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #77=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 770
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #78=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 780
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #79=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 790
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #80=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 144
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 800
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #81=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 144
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 810
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #82=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 820
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #83=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 830
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #84=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 840
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #85=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 850
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #86=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 860
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #87=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 870
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #88=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 880
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #89=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 890
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #90=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 900
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #91=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 910
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #92=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 920
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #93=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 930
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #94=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 940
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #95=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 950
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #96=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 960
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #97=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 970
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #98=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 980
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #99=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 990
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #100=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1000
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #101=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1010
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #102=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1020
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #103=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1030
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #104=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1040
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #105=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1050
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #106=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1060
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #107=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1070
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #108=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 136
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1080
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #109=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 136
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1090
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #110=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 1100
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #111=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1110
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #112=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1120
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #113=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1130
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #114=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1140
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #115=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1150
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #116=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1160
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #117=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1170
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #118=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1180
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #119=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1190
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #120=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1200
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #121=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1210
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #122=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1220
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #123=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1230
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #124=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1240
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #125=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1250
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #126=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1260
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #127=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1270
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #128=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1280
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #129=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1290
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #130=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1300
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #131=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1310
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #132=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1320
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #133=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1330
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #134=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1340
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #135=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1350
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #136=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 128
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1360
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #137=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 128
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1370
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #138=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1380
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #139=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1390
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #140=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1400
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #141=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1410
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #142=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1420
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #143=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1430
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #144=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1440
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #145=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1450
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #146=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1460
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #147=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1470
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #148=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1480
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #149=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1490
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #150=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1500
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #151=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1510
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #152=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1520
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #153=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1530
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #154=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1540
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #155=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1550
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #156=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1560
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #157=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1570
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #158=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1580
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #159=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1590
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #160=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1600
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #161=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1610
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #162=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1620
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #163=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1630
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #164=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 120
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1640
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #165=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 120
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1650
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #166=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1660
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #167=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1670
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #168=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1680
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #169=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1690
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #170=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1700
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #171=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1710
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #172=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1720
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #173=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1730
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #174=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1740
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #175=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1750
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #176=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1760
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #177=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1770
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #178=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1780
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #179=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1790
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #180=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1800
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #181=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1810
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #182=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1820
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #183=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1830
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #184=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1840
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #185=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1850
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #186=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1860
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #187=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1870
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #188=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1880
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #189=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1890
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #190=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1900
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #191=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1910
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #192=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 112
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1920
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #193=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 112
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1930
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #194=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1940
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #195=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1950
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #196=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1960
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #197=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1970
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #198=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1980
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #199=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1990
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #200=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2000
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #201=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2010
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #202=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2020
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #203=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2030
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #204=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2040
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #205=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2050
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #206=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2060
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #207=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2070
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #208=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2080
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #209=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2090
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #210=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2100
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #211=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2110
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #212=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2120
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #213=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2130
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #214=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2140
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #215=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2150
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #216=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2160
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #217=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2170
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #218=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2180
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #219=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2190
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #220=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 104
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2200
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #221=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 104
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2210
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #222=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 2220
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #223=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2230
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #224=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2240
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #225=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2250
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #226=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2260
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #227=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2270
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #228=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2280
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #229=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2290
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #230=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2300
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #231=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2310
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #232=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2320
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #233=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2330
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #234=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2340
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #235=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2350
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #236=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2360
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #237=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2370
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #238=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2380
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #239=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2390
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #240=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2400
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #241=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2410
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #242=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2420
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #243=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2430
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #244=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2440
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #245=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2450
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #246=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2460
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #247=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2470
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #248=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 96
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2480
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #249=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 96
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2490
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #250=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2500
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #251=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2510
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #252=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2520
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #253=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2530
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #254=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2540
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #255=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2550
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #256=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2560
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #257=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2570
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #258=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2580
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #259=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2590
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #260=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2600
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #261=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2610
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #262=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2620
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #263=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2630
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #264=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2640
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #265=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2650
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #266=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2660
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #267=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2670
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #268=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2680
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #269=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2690
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #270=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2700
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #271=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2710
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #272=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2720
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #273=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2730
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #274=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2740
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #275=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2750
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #276=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 88
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2760
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #277=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 88
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2770
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #278=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2780
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #279=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2790
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #280=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2800
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #281=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2810
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #282=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2820
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #283=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2830
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #284=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2840
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #285=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2850
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #286=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2860
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #287=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2870
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #288=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2880
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #289=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2890
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #290=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2900
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #291=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2910
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #292=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2920
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #293=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2930
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #294=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2940
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #295=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2950
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #296=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2960
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #297=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2970
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #298=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2980
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #299=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2990
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #300=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3000
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #301=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3010
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #302=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3020
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #303=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3030
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #304=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 80
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3040
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #305=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 80
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3050
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #306=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 3060
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #307=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3070
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #308=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3080
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #309=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3090
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #310=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3100
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #311=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3110
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #312=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3120
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #313=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3130
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #314=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3140
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #315=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3150
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #316=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3160
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #317=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3170
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #318=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3180
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #319=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3190
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #320=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3200
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #321=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3210
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #322=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3220
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #323=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3230
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #324=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3240
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #325=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3250
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #326=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3260
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #327=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3270
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #328=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3280
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #329=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3290
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #330=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3300
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #331=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3310
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #332=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 72
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3320
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #333=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 72
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3330
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #334=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 3340
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #335=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3350
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #336=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3360
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #337=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3370
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #338=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3380
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #339=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3390
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #340=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3400
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #341=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3410
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #342=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3420
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #343=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3430
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #344=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3440
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #345=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3450
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #346=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3460
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #347=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3470
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #348=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3480
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #349=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3490
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #350=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3500
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #351=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3510
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #352=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3520
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #353=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3530
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #354=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3540
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #355=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3550
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #356=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3560
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #357=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3570
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #358=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3580
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #359=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3590
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #360=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 64
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3600
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #361=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 64
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3610
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #362=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3620
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #363=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3630
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #364=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3640
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #365=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3650
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #366=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3660
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #367=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3670
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #368=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3680
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #369=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3690
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #370=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3700
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #371=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3710
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #372=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3720
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #373=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3730
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #374=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3740
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #375=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3750
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #376=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3760
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #377=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3770
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #378=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3780
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #379=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3790
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #380=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3800
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #381=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3810
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #382=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3820
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #383=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3830
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #384=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3840
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #385=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3850
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #386=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3860
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #387=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3870
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #388=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 56
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3880
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #389=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 56
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3890
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #390=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3900
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #391=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3910
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #392=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3920
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #393=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3930
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #394=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3940
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #395=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3950
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #396=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3960
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #397=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3970
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #398=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3980
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #399=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3990
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #400=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4000
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #401=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4010
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #402=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4020
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #403=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4030
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #404=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4040
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #405=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4050
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #406=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4060
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #407=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4070
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #408=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4080
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #409=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4090
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #410=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4100
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #411=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4110
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #412=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4120
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #413=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4130
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #414=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4140
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #415=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4150
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #416=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 48
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4160
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #417=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 48
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4170
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #418=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 4180
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #419=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4190
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #420=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4200
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #421=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4210
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #422=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4220
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #423=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4230
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #424=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4240
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #425=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4250
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #426=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4260
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #427=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4270
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #428=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4280
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #429=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4290
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #430=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4300
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #431=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4310
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #432=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4320
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #433=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4330
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #434=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4340
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #435=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4350
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #436=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4360
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #437=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4370
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #438=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4380
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #439=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4390
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #440=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4400
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #441=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4410
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #442=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4420
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #443=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4430
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #444=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 40
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4440
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #445=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 40
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4450
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #446=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 4460
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #447=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4470
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #448=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4480
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #449=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4490
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #450=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4500
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #451=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4510
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #452=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4520
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #453=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4530
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #454=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4540
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #455=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4550
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #456=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4560
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #457=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4570
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #458=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4580
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #459=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4590
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #460=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4600
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #461=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4610
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #462=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4620
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #463=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4630
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #464=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4640
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #465=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4650
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #466=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4660
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #467=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4670
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #468=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4680
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #469=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4690
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #470=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4700
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #471=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4710
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #472=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 24
Data in rs1: 32
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 24
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4720
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #473=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 24
Data in rs1: 32
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 24
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4730
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #474=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4740
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #475=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4750
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #476=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4760
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #477=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4770
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #478=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4780
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #479=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4790
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #480=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4800
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #481=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4810
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #482=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4820
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #483=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4830
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #484=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4840
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #485=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4850
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #486=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4860
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #487=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4870
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #488=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4880
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #489=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4890
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #490=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4900
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #491=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4910
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #492=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4920
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #493=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4930
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #494=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4940
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #495=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4950
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #496=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4960
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #497=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4970
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #498=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4980
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #499=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4990
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #500=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 16
Data in rs1: 24
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 16
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 5000
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #501=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 16
Data in rs1: 24
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 16
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 5010
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #502=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 5020
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #503=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5030
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #504=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5040
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #505=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5050
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #506=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5060
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #507=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5070
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #508=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5080
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #509=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5090
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #510=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5100
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #511=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5110
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #512=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5120
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #513=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5130
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #514=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5140
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #515=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5150
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #516=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5160
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #517=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5170
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #518=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5180
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #519=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5190
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #520=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5200
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #521=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5210
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #522=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5220
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #523=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5230
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #524=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5240
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #525=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5250
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #526=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5260
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #527=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5270
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #528=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 8
Data in rs1: 16
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 8
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5280
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #529=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 8
Data in rs1: 16
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 8
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5290
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #530=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 5300
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #531=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5310
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #532=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5320
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #533=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5330
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #534=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5340
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #535=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5350
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #536=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5360
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #537=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5370
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #538=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5380
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #539=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5390
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #540=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5400
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #541=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5410
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #542=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5420
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #543=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5430
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #544=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5440
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #545=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5450
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #546=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5460
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #547=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5470
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #548=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5480
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #549=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5490
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #550=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5500
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #551=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5510
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #552=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5520
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #553=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5530
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #554=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5540
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #555=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5550
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #556=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 8
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5560
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #557=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 8
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5570
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #558=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 5580
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #559=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5590
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #560=====================
Decode stage flushed:
Fetch stage flushed:
//////////////Memory Stage//////////////
Next Instruction: PC = ALU result
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5600
PC at start of cycle: 0x1c
PC at end of cycle: 0x0
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #561=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5610
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #562=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5620
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #563=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5630
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #564=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5640
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #565=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5650
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #566=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5660
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #567=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5670
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #568=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5680
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #569=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5690
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #570=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5700
PC at start of cycle: 0xc
PC at end of cycle: 0xc
Fetch Stage: fsw f4, 32(x1)
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #571=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5710
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #572=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5720
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #573=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5730
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #574=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5740
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #575=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5750
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #576=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 18
ALU FP Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5760
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #577=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5770
PC at start of cycle: 0x10
PC at end of cycle: 0x10
Fetch Stage: addi x1, x1, -8
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #578=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5780
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #579=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5790
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #580=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5800
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #581=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5810
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #582=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5820
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #583=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5830
PC at start of cycle: 0x14
PC at end of cycle: 0x14
Fetch Stage: bne x1, x2, -28
Decode Stage: addi x1, x1, -8
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #584=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: -8
Data in rs1: 0
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: -8
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5840
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #585=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: -8
Data in rs1: 0
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: -8
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 544
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5850
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: addi x1, x1, -8
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #586=====================
//////////////Fetch Stage///////////////
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 5860
PC at start of cycle: 0x18
PC at end of cycle: 0x18
Fetch Stage: addi x0, x0, 0
Decode Stage: bne x1, x2, -28
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #587=====================
New Instruction Fetched
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
Branch check: False
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 28
Data in rs2: -28
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5870
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x0, x0, 0
Decode Stage: addi x0, x0, 0
Execute Stage: bne x1, x2, -28
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #588=====================
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 9.44988e-38
ALU result: 0
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5880
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: addi x0, x0, 0
Memory Stage: bne x1, x2, -28
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #589=====================
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5890
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: addi x0, x0, 0
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: bne x1, x2, -28
****************************************

=====================Simulation Loop #590=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 9.44988e-38
ALU result: 0
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5900
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x0, x0, 0
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #591=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5910
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x0, x0, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #592=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: -8
*************Current Event**************
****************************************
Clock ticks: 5920
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x0, x0, 0
****************************************

=====================Simulation Loop #593=====================
All Stages of the data path are empty. Resetting CPU.
*************Current Event**************
****************************************
Clock ticks: 5930
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=======================Simulation Ended=======================
*********Executed Instructions**********
Instruction #0:	flw f0, 32(x1)
Instruction #1:	fadd.s f4, f0, f2
Instruction #2:	fsw f4, 32(x1)
Instruction #3:	addi x1, x1, -8
Instruction #4:	bne x1, x2, -28
Instruction #5:	flw f0, 32(x1)
Instruction #6:	fadd.s f4, f0, f2
Instruction #7:	fsw f4, 32(x1)
Instruction #8:	addi x1, x1, -8
Instruction #9:	bne x1, x2, -28
Instruction #10:	flw f0, 32(x1)
Instruction #11:	fadd.s f4, f0, f2
Instruction #12:	fsw f4, 32(x1)
Instruction #13:	addi x1, x1, -8
Instruction #14:	bne x1, x2, -28
Instruction #15:	flw f0, 32(x1)
Instruction #16:	fadd.s f4, f0, f2
Instruction #17:	fsw f4, 32(x1)
Instruction #18:	addi x1, x1, -8
Instruction #19:	bne x1, x2, -28
Instruction #20:	flw f0, 32(x1)
Instruction #21:	fadd.s f4, f0, f2
Instruction #22:	fsw f4, 32(x1)
Instruction #23:	addi x1, x1, -8
Instruction #24:	bne x1, x2, -28
Instruction #25:	flw f0, 32(x1)
Instruction #26:	fadd.s f4, f0, f2
Instruction #27:	fsw f4, 32(x1)
Instruction #28:	addi x1, x1, -8
Instruction #29:	bne x1, x2, -28
Instruction #30:	flw f0, 32(x1)
Instruction #31:	fadd.s f4, f0, f2
Instruction #32:	fsw f4, 32(x1)
Instruction #33:	addi x1, x1, -8
Instruction #34:	bne x1, x2, -28
Instruction #35:	flw f0, 32(x1)
Instruction #36:	fadd.s f4, f0, f2
Instruction #37:	fsw f4, 32(x1)
Instruction #38:	addi x1, x1, -8
Instruction #39:	bne x1, x2, -28
Instruction #40:	flw f0, 32(x1)
Instruction #41:	fadd.s f4, f0, f2
Instruction #42:	fsw f4, 32(x1)
Instruction #43:	addi x1, x1, -8
Instruction #44:	bne x1, x2, -28
Instruction #45:	flw f0, 32(x1)
Instruction #46:	fadd.s f4, f0, f2
Instruction #47:	fsw f4, 32(x1)
Instruction #48:	addi x1, x1, -8
Instruction #49:	bne x1, x2, -28
Instruction #50:	flw f0, 32(x1)
Instruction #51:	fadd.s f4, f0, f2
Instruction #52:	fsw f4, 32(x1)
Instruction #53:	addi x1, x1, -8
Instruction #54:	bne x1, x2, -28
Instruction #55:	flw f0, 32(x1)
Instruction #56:	fadd.s f4, f0, f2
Instruction #57:	fsw f4, 32(x1)
Instruction #58:	addi x1, x1, -8
Instruction #59:	bne x1, x2, -28
Instruction #60:	flw f0, 32(x1)
Instruction #61:	fadd.s f4, f0, f2
Instruction #62:	fsw f4, 32(x1)
Instruction #63:	addi x1, x1, -8
Instruction #64:	bne x1, x2, -28
Instruction #65:	flw f0, 32(x1)
Instruction #66:	fadd.s f4, f0, f2
Instruction #67:	fsw f4, 32(x1)
Instruction #68:	addi x1, x1, -8
Instruction #69:	bne x1, x2, -28
Instruction #70:	flw f0, 32(x1)
Instruction #71:	fadd.s f4, f0, f2
Instruction #72:	fsw f4, 32(x1)
Instruction #73:	addi x1, x1, -8
Instruction #74:	bne x1, x2, -28
Instruction #75:	flw f0, 32(x1)
Instruction #76:	fadd.s f4, f0, f2
Instruction #77:	fsw f4, 32(x1)
Instruction #78:	addi x1, x1, -8
Instruction #79:	bne x1, x2, -28
Instruction #80:	flw f0, 32(x1)
Instruction #81:	fadd.s f4, f0, f2
Instruction #82:	fsw f4, 32(x1)
Instruction #83:	addi x1, x1, -8
Instruction #84:	bne x1, x2, -28
Instruction #85:	flw f0, 32(x1)
Instruction #86:	fadd.s f4, f0, f2
Instruction #87:	fsw f4, 32(x1)
Instruction #88:	addi x1, x1, -8
Instruction #89:	bne x1, x2, -28
Instruction #90:	flw f0, 32(x1)
Instruction #91:	fadd.s f4, f0, f2
Instruction #92:	fsw f4, 32(x1)
Instruction #93:	addi x1, x1, -8
Instruction #94:	bne x1, x2, -28
Instruction #95:	flw f0, 32(x1)
Instruction #96:	fadd.s f4, f0, f2
Instruction #97:	fsw f4, 32(x1)
Instruction #98:	addi x1, x1, -8
Instruction #99:	bne x1, x2, -28
Instruction #100:	flw f0, 32(x1)
Instruction #101:	fadd.s f4, f0, f2
Instruction #102:	fsw f4, 32(x1)
Instruction #103:	addi x1, x1, -8
Instruction #104:	bne x1, x2, -28
Instruction #105:	addi x0, x0, 0
Instruction #106:	addi x0, x0, 0
