// Seed: 97145397
module module_0 (
    input  tri0 id_0
    , id_14,
    output wor  id_1,
    input  tri1 id_2,
    output wire id_3,
    output wor  id_4,
    output tri  id_5,
    output wand id_6,
    input  tri  id_7,
    output tri  id_8,
    output tri0 id_9,
    input  wand id_10,
    input  wor  id_11,
    input  wor  id_12
    , id_15
);
  wor  id_16;
  wire id_17;
  wire id_18;
  assign id_16 = id_12;
  wire id_19, id_20;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4,
    input wire id_5,
    input wire id_6
    , id_29,
    input tri0 id_7,
    output supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output wand id_11,
    input wor id_12,
    output wor id_13,
    input uwire id_14,
    input supply1 id_15
    , id_30,
    input tri1 id_16,
    output wor id_17,
    output supply0 id_18,
    input tri1 id_19,
    output wand id_20,
    output uwire id_21,
    output tri0 id_22,
    input wor id_23,
    output supply1 id_24,
    input wire id_25,
    output wor id_26,
    output supply0 id_27
);
  wire id_31;
  module_0(
      id_6, id_1, id_5, id_11, id_13, id_22, id_8, id_14, id_4, id_22, id_25, id_12, id_14
  );
endmodule
