[02/14 12:50:32      0s] 
[02/14 12:50:32      0s] Cadence Innovus(TM) Implementation System.
[02/14 12:50:32      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/14 12:50:32      0s] 
[02/14 12:50:32      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[02/14 12:50:32      0s] Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[02/14 12:50:32      0s] Date:		Sat Feb 14 12:50:32 2026
[02/14 12:50:32      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[02/14 12:50:32      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/14 12:50:32      0s] 
[02/14 12:50:32      0s] License:
[02/14 12:50:32      0s] 		[12:50:32.185705] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[02/14 12:50:32      0s] 
[02/14 12:50:32      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[02/14 12:50:32      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/14 12:50:48     15s] Memory management switch to non-aggressive memory release mode.
[02/14 12:50:48     15s] 
[02/14 12:50:48     15s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/14 12:50:48     15s] 
[02/14 12:50:48     16s] 
[02/14 12:50:48     16s] 
[02/14 12:50:51     18s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:50:56     23s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[02/14 12:50:56     23s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:50:56     23s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[02/14 12:50:56     23s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[02/14 12:50:56     23s] @(#)CDS: CPE v25.11-s029
[02/14 12:50:56     23s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:50:56     23s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[02/14 12:50:56     23s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/14 12:50:56     23s] @(#)CDS: RCDB 11.15.0
[02/14 12:50:56     23s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[02/14 12:50:56     23s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[02/14 12:50:56     23s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[02/14 12:50:56     23s] @(#)CDS: TCDB v25.10-b001
[02/14 12:50:56     23s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH.

[02/14 12:50:56     23s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH.
[02/14 12:50:56     23s] 
[02/14 12:50:56     23s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/14 12:50:58     24s] [INFO] Loading Pegasus 24.14 fill procedures
[02/14 12:51:00     26s] Info: Process UID = 47517 / 2c03a46f-302e-4384-bf16-455a49b2ae52 / ug3M2q5Uky
[02/14 12:51:04     30s] 
[02/14 12:51:04     30s] **INFO:  MMMC transition support version v31-84 
[02/14 12:51:04     30s] 
[02/14 12:51:04     30s] #@ Processing -execute option
[02/14 12:51:04     30s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/postcts.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/route}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:block_start} step flow_step:block_start features {} str implementation.route.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:route .steps flow_step:schedule_route_report_postroute} step flow_step:schedule_route_report_postroute features {} str implementation.route.schedule_route_report_postroute}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[02/14 12:51:04     30s] init_flow summary:
[02/14 12:51:04     30s]   Flow script        : 
[02/14 12:51:04     30s]   YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
[02/14 12:51:04     30s]   Flow               : flow:flow_current
[02/14 12:51:04     30s]   From               : implementation.route.block_start
[02/14 12:51:04     30s]   To                 : implementation.route.schedule_route_report_postroute
[02/14 12:51:04     30s]   Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:51:04     30s]   Working directory  : .
[02/14 12:51:04     30s]   Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3
[02/14 12:51:04     30s]   Run tag            : 
[02/14 12:51:04     30s]   Branch name        : 
[02/14 12:51:04     30s]   Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/route_3
[02/14 12:51:04     30s]   Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/route_3
[02/14 12:51:04     30s] reading previous metrics...
[02/14 12:51:05     31s] Sourcing flow scripts...
[02/14 12:51:06     32s] Sourcing flow scripts done.
[02/14 12:51:06     32s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:51:06     32s] #@ Begin verbose flow_step activate_views
[02/14 12:51:06     32s] @flow 2: apply {{} {
[02/14 12:51:06     32s]     set db [get_db flow_starting_db]
[02/14 12:51:06     32s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:51:06     32s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:51:06     32s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:51:06     32s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:51:06     32s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:51:06     32s]   
[02/14 12:51:06     32s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:51:06     32s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:51:06     32s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:51:06     32s]         set cmd "set_analysis_view"
[02/14 12:51:06     32s]         if {$setup_views ne ""} {
[02/14 12:51:06     32s]           append cmd " -setup [list $setup_views]"
[02/14 12:51:06     32s]         } else {
[02/14 12:51:06     32s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$hold_views ne ""} {
[02/14 12:51:06     32s]           append cmd " -hold [list $hold_views]"
[02/14 12:51:06     32s]         } else {
[02/14 12:51:06     32s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$leakage_view ne ""} {
[02/14 12:51:06     32s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:51:06     32s]         } else {
[02/14 12:51:06     32s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:51:06     32s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:51:06     32s]           }
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$dynamic_view ne ""} {
[02/14 12:51:06     32s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:51:06     32s]         } else {
[02/14 12:51:06     32s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:51:06     32s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:51:06     32s]           }
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         eval $cmd
[02/14 12:51:06     32s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:51:06     32s]         set cmd "set_flowkit_read_db_args"
[02/14 12:51:06     32s]         if {$setup_views ne ""} {
[02/14 12:51:06     32s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$hold_views ne ""} {
[02/14 12:51:06     32s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$leakage_view ne ""} {
[02/14 12:51:06     32s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         if {$dynamic_view ne ""} {
[02/14 12:51:06     32s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:51:06     32s]         }
[02/14 12:51:06     32s]         eval $cmd
[02/14 12:51:06     32s]       } else {
[02/14 12:51:06     32s]       }
[02/14 12:51:06     32s]     }
[02/14 12:51:06     32s]   }}
[02/14 12:51:06     32s] #@ End verbose flow_step activate_views
[02/14 12:51:06     32s] #@ Begin verbose flow_step init_mcpu
[02/14 12:51:06     32s] @flow 2: apply {{} {
[02/14 12:51:06     32s]     # Multi host/cpu attributes
[02/14 12:51:06     32s]     #-----------------------------------------------------------------------------
[02/14 12:51:06     32s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:51:06     32s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:51:06     32s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:51:06     32s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:51:06     32s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:51:06     32s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:51:06     32s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:51:06     32s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:51:06     32s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:51:06     32s]     } else {
[02/14 12:51:06     32s]       set max_cpus 1
[02/14 12:51:06     32s]     }
[02/14 12:51:06     32s]     switch -glob [get_db program_short_name] {
[02/14 12:51:06     32s]       default       {}
[02/14 12:51:06     32s]       joules*       -
[02/14 12:51:06     32s]       genus*        -
[02/14 12:51:06     32s]       innovus*      -
[02/14 12:51:06     32s]       tempus*       -
[02/14 12:51:06     32s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:51:06     32s]     }
[02/14 12:51:06     32s] if {[get_feature opt_signoff]} {
[02/14 12:51:06     32s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:51:06     32s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:51:06     32s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:51:06     32s]         set_distributed_hosts -local
[02/14 12:51:06     32s]       }
[02/14 12:51:06     32s] }
[02/14 12:51:06     32s]   }}
[02/14 12:51:06     32s] set_multi_cpu_usage -local_cpu 1
[02/14 12:51:06     32s] #@ End verbose flow_step init_mcpu
[02/14 12:51:06     32s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:51:06     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:51:06     32s] #% Begin load design ... (date=02/14 12:51:06, mem=2218.1M)
[02/14 12:51:08     33s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     33s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     33s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:51:08     34s] ##  Process: 130           (User Set)               
[02/14 12:51:08     34s] ##     Node: (not set)                           
[02/14 12:51:08     34s] 
[02/14 12:51:08     34s] ##  Check design process and node:  
[02/14 12:51:08     34s] ##  Design tech node is not set.
[02/14 12:51:08     34s] 
[02/14 12:51:08     34s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:51:08     34s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:51:08     34s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:51:08     34s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:51:08     34s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:51:08     34s] Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:49:57 2026'.
[02/14 12:51:08     34s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[02/14 12:51:09     35s] Read 109 cells in library 'sky130_tt_1.8_25' 
[02/14 12:51:09     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[02/14 12:51:09     35s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[02/14 12:51:09     35s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2289.7M, current mem=2228.7M)
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.tlef ...
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_scl_9T.lef ...
[02/14 12:51:09     35s] Set DBUPerIGU to M2 pitch 460.
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:51:09     35s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/14 12:51:09     35s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:51:09     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:51:09     35s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/14 12:51:09     35s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] ##  Check design process and node:  
[02/14 12:51:09     35s] ##  Design tech node is not set.
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/viewDefinition.tcl
[02/14 12:51:09     35s] % Begin Load netlist data ... (date=02/14 12:51:09, mem=2237.0M)
[02/14 12:51:09     35s] *** Begin netlist parsing (mem=2237.0M) ***
[02/14 12:51:09     35s] Created 110 new cells from 2 timing libraries.
[02/14 12:51:09     35s] Reading netlist ...
[02/14 12:51:09     35s] Backslashed names will retain backslash and a trailing blank character.
[02/14 12:51:09     35s] Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.v.bin'
[02/14 12:51:09     35s] 
[02/14 12:51:09     35s] *** Memory Usage v#1 (Current mem = 2244.676M, initial mem = 916.480M) ***
[02/14 12:51:09     35s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2244.7M) ***
[02/14 12:51:09     35s] % End Load netlist data ... (date=02/14 12:51:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2244.8M, current mem=2244.8M)
[02/14 12:51:09     35s] Top level cell is counter_16bit.
[02/14 12:51:09     35s] Hooked 110 DB cells to tlib cells.
[02/14 12:51:09     35s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2247.5M, current mem=2247.5M)
[02/14 12:51:09     35s] Starting recursive module instantiation check.
[02/14 12:51:09     35s] No recursion found.
[02/14 12:51:09     35s] Building hierarchical netlist for Cell counter_16bit ...
[02/14 12:51:09     35s] ***** UseNewTieNetMode *****.
[02/14 12:51:10     35s] *** Netlist is unique.
[02/14 12:51:10     35s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[02/14 12:51:10     35s] ** info: there are 119 modules.
[02/14 12:51:10     35s] ** info: there are 182 stdCell insts.
[02/14 12:51:10     35s] ** info: there are 182 stdCell insts with at least one signal pin.
[02/14 12:51:10     35s] 
[02/14 12:51:10     35s] *** Memory Usage v#1 (Current mem = 2274.906M, initial mem = 916.480M) ***
[02/14 12:51:10     35s] *info: set bottom ioPad orient R0
[02/14 12:51:10     35s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:51:10     35s] Type 'man IMPFP-3961' for more detail.
[02/14 12:51:10     35s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:51:10     35s] Type 'man IMPFP-3961' for more detail.
[02/14 12:51:10     35s] Start create_tracks
[02/14 12:51:10     35s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[02/14 12:51:10     35s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:51:10     35s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:51:10     35s] Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/gui.pref.tcl ...
[02/14 12:51:10     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:51:10     36s] ##  Process: 130           (User Set)               
[02/14 12:51:10     36s] ##     Node: (not set)                           
[02/14 12:51:10     36s] 
[02/14 12:51:10     36s] ##  Check design process and node:  
[02/14 12:51:10     36s] ##  Design tech node is not set.
[02/14 12:51:10     36s] 
[02/14 12:51:10     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:51:10     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:51:10     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:51:10     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:51:10     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:51:10     36s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:51:10     36s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[02/14 12:51:10     36s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:51:10     36s] Extraction setup Delayed 
[02/14 12:51:10     36s] *Info: initialize multi-corner CTS.
[02/14 12:51:11     36s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2574.2M, current mem=2307.0M)
[02/14 12:51:11     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:51:11     36s] 
[02/14 12:51:11     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:51:11     36s] Summary for sequential cells identification: 
[02/14 12:51:11     36s]   Identified SBFF number: 16
[02/14 12:51:11     36s]   Identified MBFF number: 0
[02/14 12:51:11     36s]   Identified SB Latch number: 2
[02/14 12:51:11     36s]   Identified MB Latch number: 0
[02/14 12:51:11     36s]   Not identified SBFF number: 0
[02/14 12:51:11     36s]   Not identified MBFF number: 0
[02/14 12:51:11     36s]   Not identified SB Latch number: 0
[02/14 12:51:11     36s]   Not identified MB Latch number: 0
[02/14 12:51:11     36s]   Number of sequential cells which are not FFs: 1
[02/14 12:51:11     36s] Total number of combinational cells: 87
[02/14 12:51:11     36s] Total number of sequential cells: 19
[02/14 12:51:11     36s] Total number of tristate cells: 3
[02/14 12:51:11     36s] Total number of level shifter cells: 0
[02/14 12:51:11     36s] Total number of power gating cells: 0
[02/14 12:51:11     36s] Total number of isolation cells: 0
[02/14 12:51:11     36s] Total number of power switch cells: 0
[02/14 12:51:11     36s] Total number of pulse generator cells: 0
[02/14 12:51:11     36s] Total number of always on buffers: 0
[02/14 12:51:11     36s] Total number of retention cells: 0
[02/14 12:51:11     36s] Total number of physical cells: 0
[02/14 12:51:11     36s] List of usable buffers: CLKBUFX2 BUFX2[02/14 12:51:11     36s] 
[02/14 12:51:11     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:51:11     36s] Total number of usable buffers: 7
[02/14 12:51:11     36s] List of unusable buffers:
[02/14 12:51:11     36s] Total number of unusable buffers: 0
[02/14 12:51:11     36s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:51:11     36s] Total number of usable inverters: 9
[02/14 12:51:11     36s] List of unusable inverters:
[02/14 12:51:11     36s] Total number of unusable inverters: 0
[02/14 12:51:11     36s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:51:11     36s] Total number of identified usable delay cells: 4
[02/14 12:51:11     36s] List of identified unusable delay cells:
[02/14 12:51:11     36s] Total number of identified unusable delay cells: 0
[02/14 12:51:11     36s] 
[02/14 12:51:11     36s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:51:11     36s] 
[02/14 12:51:11     36s] TimeStamp Deleting Cell Server End ...
[02/14 12:51:11     37s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2583.9M, current mem=2583.9M)
[02/14 12:51:11     37s] 
[02/14 12:51:11     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:51:11     37s] Summary for sequential cells identification: 
[02/14 12:51:11     37s]   Identified SBFF number: 16
[02/14 12:51:11     37s]   Identified MBFF number: 0
[02/14 12:51:11     37s]   Identified SB Latch number: 2
[02/14 12:51:11     37s]   Identified MB Latch number: 0
[02/14 12:51:11     37s]   Not identified SBFF number: 0
[02/14 12:51:11     37s]   Not identified MBFF number: 0
[02/14 12:51:11     37s]   Not identified SB Latch number: 0
[02/14 12:51:11     37s]   Not identified MB Latch number: 0
[02/14 12:51:11     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:51:11     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:51:11     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:51:11     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:51:11     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:51:11     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:51:11     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:51:11     37s] 
[02/14 12:51:11     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:51:11     37s] 
[02/14 12:51:11     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:51:11     37s] 
[02/14 12:51:11     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:51:11     37s] Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.gz (mem = 2585.5M).
[02/14 12:51:11     37s] % Begin Load floorplan data ... (date=02/14 12:51:11, mem=2586.2M)
[02/14 12:51:11     37s] *info: reset 203 existing net BottomPreferredLayer and AvoidDetour
[02/14 12:51:11     37s] Deleting old partition specification.
[02/14 12:51:11     37s] Set FPlanBox to (0 0 1025800 1301800)
[02/14 12:51:11     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:51:11     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:51:11     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:51:11     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:51:11     37s]  ... processed partition successfully.
[02/14 12:51:11     37s] Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:55 2026, version: 1)
[02/14 12:51:11     37s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2587.3M, current mem=2587.3M)
[02/14 12:51:11     37s] There are 1 nets with weight being set
[02/14 12:51:11     37s] There are 1 nets with bottomPreferredRoutingLayer being set
[02/14 12:51:11     37s] There are 1 nets with avoidDetour being set
[02/14 12:51:11     37s] Extracting standard cell pins and blockage ...... 
[02/14 12:51:11     37s] Pin and blockage extraction finished
[02/14 12:51:11     37s] Delete all existing relative floorplan constraints.
[02/14 12:51:11     37s] % End Load floorplan data ... (date=02/14 12:51:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=2588.5M, current mem=2588.5M)
[02/14 12:51:11     37s] Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:51:11     37s] % Begin Load SymbolTable ... (date=02/14 12:51:11, mem=2588.5M)
[02/14 12:51:11     37s] routingBox: (0 0) (1025800 1301800)
[02/14 12:51:11     37s] Suppress "**WARN ..." messages.
[02/14 12:51:11     37s] coreBox:    (29900 29900) (995900 1271900)
[02/14 12:51:11     37s] Un-suppress "**WARN ..." messages.
[02/14 12:51:12     37s] % End Load SymbolTable ... (date=02/14 12:51:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=2591.4M, current mem=2591.3M)
[02/14 12:51:12     37s] Loading place ...
[02/14 12:51:12     37s] % Begin Load placement data ... (date=02/14 12:51:12, mem=2591.3M)
[02/14 12:51:12     37s] Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.place.gz.
[02/14 12:51:12     37s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version# 2) ...
[02/14 12:51:12     37s] Read Views for adaptive view pruning ...
[02/14 12:51:12     37s] Read 0 views from Binary DB for adaptive view pruning
[02/14 12:51:12     37s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2591.6M) ***
[02/14 12:51:12     37s] Total net length = 1.958e+04 (8.519e+03 1.106e+04) (ext = 1.229e+04)
[02/14 12:51:12     37s] % End Load placement data ... (date=02/14 12:51:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.1M, current mem=2592.1M)
[02/14 12:51:12     37s] Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:49:55 2026)
[02/14 12:51:12     37s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2592.5M) ***
[02/14 12:51:12     37s] % Begin Load routing data ... (date=02/14 12:51:12, mem=2592.5M)
[02/14 12:51:12     37s] Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.route.gz.
[02/14 12:51:12     37s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026 Format: 23.1) ...
[02/14 12:51:12     37s] *** Total 203 nets are successfully restored.
[02/14 12:51:12     37s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2593.6M) ***
[02/14 12:51:12     37s] % End Load routing data ... (date=02/14 12:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2593.6M, current mem=2592.8M)
[02/14 12:51:12     37s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/14 12:51:12     37s] Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.prop
[02/14 12:51:12     37s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2595.9M) ***
[02/14 12:51:12     37s] Reading dirtyarea snapshot file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.db.da.gz (Create by Innovus v25.11-s102_1 on Sat Feb 14 12:49:56 2026, version: 8).
[02/14 12:51:12     37s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:51:13     38s] eee: Design meta data check started
[02/14 12:51:13     38s] eee: Design meta data check completed
[02/14 12:51:13     38s] Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/extraction/' ...
[02/14 12:51:13     38s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:51:13     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:51:13     38s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:51:13     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:51:13     38s] Generating auto layer map file.
[02/14 12:51:13     38s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[02/14 12:51:13     38s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[02/14 12:51:13     38s] eee:       33	    mcon	        6	       mcon	Via            
[02/14 12:51:13     38s] eee:        1	    met1	        7	     metal1	Metal          
[02/14 12:51:13     38s] eee:       34	     via	        8	       via1	Via            
[02/14 12:51:13     38s] eee:        2	    met2	        9	     metal2	Metal          
[02/14 12:51:13     38s] eee:       35	    via2	       10	       via2	Via            
[02/14 12:51:13     38s] eee:        3	    met3	       11	     metal3	Metal          
[02/14 12:51:13     38s] eee:       36	    via3	       12	       via3	Via            
[02/14 12:51:13     38s] eee:        4	    met4	       13	     metal4	Metal          
[02/14 12:51:13     38s] eee:       37	    via4	       14	       via4	Via            
[02/14 12:51:13     38s] eee:        5	    met5	       15	     metal5	Metal          
[02/14 12:51:13     38s] eee: TechFile: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile
[02/14 12:51:13     38s] eee: HoWee  : 0 0 0 0 0 
[02/14 12:51:13     38s] eee: Erosn  : 0 0 0 0 0 
[02/14 12:51:13     38s] eee: nrColor: 0 0 0 0 0 
[02/14 12:51:13     38s] eee: Save / Restore of RC patterns enabled 
[02/14 12:51:13     38s] eee: Pattern meta data check started
[02/14 12:51:13     38s] eee: Pattern meta data check completed
[02/14 12:51:13     38s] eee: Pattern data restore started
[02/14 12:51:13     38s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit.techData.gz' ...
[02/14 12:51:13     38s] eee: Pattern data restore completed
[02/14 12:51:13     38s] Completed (cpu: 0:00:00.3 real: 0:00:00.0)
[02/14 12:51:13     38s] Set Shrink Factor to 1.00000
[02/14 12:51:13     38s] Summary of Active RC-Corners : 
[02/14 12:51:13     38s]  
[02/14 12:51:13     38s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:51:13     38s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:51:13     38s]     RC-Corner Name        : Nominal_25C
[02/14 12:51:13     38s]     RC-Corner Index       : 0
[02/14 12:51:13     38s]     RC-Corner Temperature : 25 Celsius
[02/14 12:51:13     38s]     RC-Corner Cap Table   : ''
[02/14 12:51:13     38s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:51:13     38s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:51:13     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:51:13     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:51:13     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:51:13     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:51:13     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:51:13     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:51:13     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:51:13     38s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:51:13     38s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:51:13     38s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:51:13     38s] eee: Grid density data restore started
[02/14 12:51:13     38s] eee: Grid density data restore completed
[02/14 12:51:13     38s] eee: pegSigSF=1.070000
[02/14 12:51:13     38s] Restored Grid density data
[02/14 12:51:13     38s] Initializing multi-corner resistance tables ...
[02/14 12:51:13     38s] eee: Blockage data restore started... completed.
[02/14 12:51:13     38s] eee: Grid unit RC data restore started
[02/14 12:51:13     38s] eee:     Restore started for corner Nominal_25C
[02/14 12:51:13     38s] eee:         Current session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:51:13     38s] eee:         Saved   session: Nominal_25C Tech: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/cts.enc_3/libs/mmmc/Nominal_25C/qrcTechFile 25.000000 1.000000 1.000000 
[02/14 12:51:13     38s] eee:     Restore completed for corner Nominal_25C
[02/14 12:51:13     38s] eee: Grid unit RC data restore completed
[02/14 12:51:13     38s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:51:13     38s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:51:13     38s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:51:13     38s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:51:13     38s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:51:13     38s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:51:13     38s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:51:13     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=0.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:51:13     38s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:51:13     38s] eee: Metal Layers Info:
[02/14 12:51:13     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:13     38s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:51:13     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:13     38s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:51:13     38s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:51:13     38s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:51:13     38s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:51:13     38s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:51:13     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:13     38s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:51:13     38s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:51:13     38s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:51:13     38s] Restore PreRoute all RC Grid data successful.[02/14 12:51:13     38s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/14 12:51:13     38s] Start generating vias ..
### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[02/14 12:51:13     38s] #Skip building auto via since it is not turned on.
[02/14 12:51:13     38s] Extracting standard cell pins and blockage ...... 
[02/14 12:51:13     38s] Pin and blockage extraction finished
[02/14 12:51:13     38s] Via generation completed.
[02/14 12:51:13     38s] % Begin Load power constraints ... (date=02/14 12:51:13, mem=2613.1M)
[02/14 12:51:13     38s] source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/counter_16bit_power_constraints.tcl
[02/14 12:51:13     38s] 'set_default_switching_activity' finished successfully.
[02/14 12:51:13     38s] % End Load power constraints ... (date=02/14 12:51:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2634.9M, current mem=2634.9M)
[02/14 12:51:14     38s] % Begin load AAE data ... (date=02/14 12:51:14, mem=2653.7M)
[02/14 12:51:14     39s] **WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[02/14 12:51:14     39s] AAE DB initialization (MEM=2668.519531 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:51:14     39s] % End load AAE data ... (date=02/14 12:51:14, total cpu=0:00:00.6, real=0:00:00.0, peak res=2668.5M, current mem=2668.5M)
[02/14 12:51:14     39s] Restoring CCOpt config...
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:51:14     39s] Summary for sequential cells identification: 
[02/14 12:51:14     39s]   Identified SBFF number: 16
[02/14 12:51:14     39s]   Identified MBFF number: 0
[02/14 12:51:14     39s]   Identified SB Latch number: 2
[02/14 12:51:14     39s]   Identified MB Latch number: 0
[02/14 12:51:14     39s]   Not identified SBFF number: 0
[02/14 12:51:14     39s]   Not identified MBFF number: 0
[02/14 12:51:14     39s]   Not identified SB Latch number: 0
[02/14 12:51:14     39s]   Not identified MB Latch number: 0
[02/14 12:51:14     39s]   Number of sequential cells which are not FFs: 1
[02/14 12:51:14     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:51:14     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:51:14     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:51:14     39s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:51:14     39s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:51:14     39s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:51:14     39s]   Extracting original clock gating for core_clock...
[02/14 12:51:14     39s]     clock_tree core_clock contains 16 sinks and 0 clock gates.
[02/14 12:51:14     39s]   Extracting original clock gating for core_clock done.
[02/14 12:51:14     39s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:51:14     39s]   The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:51:14     39s] Restoring CCOpt config done.
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Deleting Cell Server End ...
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:51:14     39s] Summary for sequential cells identification: 
[02/14 12:51:14     39s]   Identified SBFF number: 16
[02/14 12:51:14     39s]   Identified MBFF number: 0
[02/14 12:51:14     39s]   Identified SB Latch number: 2
[02/14 12:51:14     39s]   Identified MB Latch number: 0
[02/14 12:51:14     39s]   Not identified SBFF number: 0
[02/14 12:51:14     39s]   Not identified MBFF number: 0
[02/14 12:51:14     39s]   Not identified SB Latch number: 0
[02/14 12:51:14     39s]   Not identified MB Latch number: 0
[02/14 12:51:14     39s]   Number of sequential cells which are not FFs: 1
[02/14 12:51:14     39s] Total number of combinational cells: 87
[02/14 12:51:14     39s] Total number of sequential cells: 19
[02/14 12:51:14     39s] Total number of tristate cells: 3
[02/14 12:51:14     39s] Total number of level shifter cells: 0
[02/14 12:51:14     39s] Total number of power gating cells: 0
[02/14 12:51:14     39s] Total number of isolation cells: 0
[02/14 12:51:14     39s] Total number of power switch cells: 0
[02/14 12:51:14     39s] Total number of pulse generator cells: 0
[02/14 12:51:14     39s] Total number of always on buffers: 0
[02/14 12:51:14     39s] Total number of retention cells: 0
[02/14 12:51:14     39s] Total number of physical cells: 0
[02/14 12:51:14     39s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:51:14     39s] Total number of usable buffers: 7
[02/14 12:51:14     39s] List of unusable buffers:
[02/14 12:51:14     39s] Total number of unusable buffers: 0
[02/14 12:51:14     39s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:51:14     39s] Total number of usable inverters: 9
[02/14 12:51:14     39s] List of unusable inverters:
[02/14 12:51:14     39s] Total number of unusable inverters: 0
[02/14 12:51:14     39s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:51:14     39s] Total number of identified usable delay cells: [02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
4
[02/14 12:51:14     39s] List of identified unusable delay cells:
[02/14 12:51:14     39s] Total number of identified unusable delay cells: 0
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] TimeStamp Deleting Cell Server End ...
[02/14 12:51:14     39s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[02/14 12:51:14     39s] timing_aocv_enable_gba_combine_launch_capture
[02/14 12:51:14     39s] timing_enable_backward_compatible_latch_thru_mt_mode
[02/14 12:51:14     39s] timing_enable_separate_device_slew_effect_sensitivities
[02/14 12:51:14     39s] #% End load design ... (date=02/14 12:51:14, total cpu=0:00:06.7, real=0:00:08.0, peak res=2684.2M, current mem=2672.9M)
[02/14 12:51:14     39s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:51:14     39s] Severity  ID               Count  Summary                                  
[02/14 12:51:14     39s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:51:14     39s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:51:14     39s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:51:14     39s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:51:14     39s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[02/14 12:51:14     39s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:51:14     39s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:51:14     39s] *** Message Summary: 147 warning(s), 0 error(s)
[02/14 12:51:14     39s] 
[02/14 12:51:14     39s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:14     39s] UM:*                                                                   read_db
[02/14 12:51:15     39s] Sourcing flow scripts...
[02/14 12:51:15     40s] Sourcing flow scripts done.
[02/14 12:51:15     40s] reading previous metrics...
[02/14 12:51:17     41s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:51:17     41s] #@ Begin verbose flow_step activate_views
[02/14 12:51:17     41s] @flow 2: apply {{} {
[02/14 12:51:17     41s]     set db [get_db flow_starting_db]
[02/14 12:51:17     41s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:51:17     41s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:51:17     41s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:51:17     41s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:51:17     41s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:51:17     41s]   
[02/14 12:51:17     41s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:51:17     41s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:51:17     41s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:51:17     41s]         set cmd "set_analysis_view"
[02/14 12:51:17     41s]         if {$setup_views ne ""} {
[02/14 12:51:17     41s]           append cmd " -setup [list $setup_views]"
[02/14 12:51:17     41s]         } else {
[02/14 12:51:17     41s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$hold_views ne ""} {
[02/14 12:51:17     41s]           append cmd " -hold [list $hold_views]"
[02/14 12:51:17     41s]         } else {
[02/14 12:51:17     41s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$leakage_view ne ""} {
[02/14 12:51:17     41s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:51:17     41s]         } else {
[02/14 12:51:17     41s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:51:17     41s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:51:17     41s]           }
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$dynamic_view ne ""} {
[02/14 12:51:17     41s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:51:17     41s]         } else {
[02/14 12:51:17     41s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:51:17     41s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:51:17     41s]           }
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         eval $cmd
[02/14 12:51:17     41s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:51:17     41s]         set cmd "set_flowkit_read_db_args"
[02/14 12:51:17     41s]         if {$setup_views ne ""} {
[02/14 12:51:17     41s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$hold_views ne ""} {
[02/14 12:51:17     41s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$leakage_view ne ""} {
[02/14 12:51:17     41s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         if {$dynamic_view ne ""} {
[02/14 12:51:17     41s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:51:17     41s]         }
[02/14 12:51:17     41s]         eval $cmd
[02/14 12:51:17     41s]       } else {
[02/14 12:51:17     41s]       }
[02/14 12:51:17     41s]     }
[02/14 12:51:17     41s]   }}
[02/14 12:51:17     41s] #@ End verbose flow_step activate_views
[02/14 12:51:17     41s] #@ Begin verbose flow_step init_mcpu
[02/14 12:51:17     41s] @flow 2: apply {{} {
[02/14 12:51:17     41s]     # Multi host/cpu attributes
[02/14 12:51:17     41s]     #-----------------------------------------------------------------------------
[02/14 12:51:17     41s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:51:17     41s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:51:17     41s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:51:17     41s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:51:17     41s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:51:17     41s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:51:17     41s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:51:17     41s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:51:17     41s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:51:17     41s]     } else {
[02/14 12:51:17     41s]       set max_cpus 1
[02/14 12:51:17     41s]     }
[02/14 12:51:17     41s]     switch -glob [get_db program_short_name] {
[02/14 12:51:17     41s]       default       {}
[02/14 12:51:17     41s]       joules*       -
[02/14 12:51:17     41s]       genus*        -
[02/14 12:51:17     41s]       innovus*      -
[02/14 12:51:17     41s]       tempus*       -
[02/14 12:51:17     41s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:51:17     41s]     }
[02/14 12:51:17     41s] if {[get_feature opt_signoff]} {
[02/14 12:51:17     41s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:51:17     41s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:51:17     41s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:51:17     41s]         set_distributed_hosts -local
[02/14 12:51:17     41s]       }
[02/14 12:51:17     41s] }
[02/14 12:51:17     41s]   }}
[02/14 12:51:17     41s] set_multi_cpu_usage -local_cpu 1
[02/14 12:51:17     41s] #@ End verbose flow_step init_mcpu
[02/14 12:51:17     41s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:51:18     42s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:18     42s] UM:*                                                                   init_flow
[02/14 12:51:18     42s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:18     42s] UM:*                                                                   route
[02/14 12:51:19     43s] #@ Begin verbose flow_step implementation.route.block_start
[02/14 12:51:19     43s] @@flow 2: set_db flow_write_db_common false
[02/14 12:51:19     43s] #@ End verbose flow_step implementation.route.block_start
[02/14 12:51:20     45s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:20     45s] UM:          45.43             48                                      block_start
[02/14 12:51:26     50s] #@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_yaml
[02/14 12:51:26     50s] @flow 2: if {[get_feature report_lec]} {...}
[02/14 12:51:26     50s] @flow 8: # Design attributes  [get_db -category design]
[02/14 12:51:26     50s] @flow 9: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @@flow 10: set_db design_process_node 130
[02/14 12:51:26     50s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:51:26     50s] ##  Process: 130           (User Set)               
[02/14 12:51:26     50s] ##     Node: (not set)                           
[02/14 12:51:26     50s] 
[02/14 12:51:26     50s] ##  Check design process and node:  
[02/14 12:51:26     50s] ##  Design tech node is not set.
[02/14 12:51:26     50s] 
[02/14 12:51:26     50s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:51:26     50s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:51:26     50s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:51:26     50s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:51:26     50s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:51:26     50s] @@flow 11: set_db design_top_routing_layer met5
[02/14 12:51:26     50s] @@flow 12: set_db design_bottom_routing_layer met1
[02/14 12:51:26     50s] @@flow 13: set_db design_flow_effort standard
[02/14 12:51:26     50s] @@flow 14: set_db design_power_effort none
[02/14 12:51:26     50s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:51:26     50s] @flow 17: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @@flow 18: set_db timing_analysis_cppr           both
[02/14 12:51:26     50s] @@flow 19: set_db timing_analysis_type           ocv
[02/14 12:51:26     50s] @@flow 20: set_db timing_analysis_aocv 0
[02/14 12:51:26     50s] @@flow 21: set_db timing_analysis_socv 0
[02/14 12:51:26     50s] @flow 22: if {[get_feature report_pba]} {...}
[02/14 12:51:26     50s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:51:26     50s] @flow 27: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[02/14 12:51:26     50s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[02/14 12:51:26     50s] @flow 34: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[02/14 12:51:26     50s] @flow 37: # Optimization attributes  [get_db -category opt]
[02/14 12:51:26     50s] @flow 38: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[02/14 12:51:26     50s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[02/14 12:51:26     50s] @flow 42: # Clock attributes  [get_db -category cts]
[02/14 12:51:26     50s] @flow 43: #-------------------------------------------------------------------------------
[02/14 12:51:26     50s] @@flow 44: set_db cts_target_skew auto
[02/14 12:51:26     50s] @@flow 45: set_db cts_target_max_transition_time_top 100
[02/14 12:51:26     50s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[02/14 12:51:26     50s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[02/14 12:51:26     51s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[02/14 12:51:26     51s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:51:26     51s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[02/14 12:51:26     51s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:51:26     51s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[02/14 12:51:26     51s] @flow 55: #-------------------------------------------------------------------------------
[02/14 12:51:26     51s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:51:26     51s] @flow 58: # Routing attributes  [get_db -category route]
[02/14 12:51:26     51s] @flow 59: #-------------------------------------------------------------------------------
[02/14 12:51:26     51s] #@ End verbose flow_step implementation.route.init_innovus.init_innovus_yaml
[02/14 12:51:28     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:28     52s] UM:           7.72              8                                      init_innovus_yaml
[02/14 12:51:28     52s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:28     52s] UM:*                                                                   init_innovus
[02/14 12:51:34     58s] #@ Begin verbose flow_step implementation.route.init_innovus.init_innovus_user
[02/14 12:51:34     58s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:51:34     58s] @flow 3: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:51:34     58s] @flow 6: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[02/14 12:51:34     58s] @flow 9: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[02/14 12:51:34     58s] @flow 12: # Placement attributes  [get_db -category place]
[02/14 12:51:34     58s] @flow 13: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @flow 15: # Optimization attributes  [get_db -category opt]
[02/14 12:51:34     58s] @flow 16: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @flow 18: # Clock attributes  [get_db -category cts]
[02/14 12:51:34     58s] @flow 19: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] @flow 21: # Routing attributes  [get_db -category route]
[02/14 12:51:34     58s] @flow 22: #-----------------------------------------------------------------------------
[02/14 12:51:34     58s] #@ End verbose flow_step implementation.route.init_innovus.init_innovus_user
[02/14 12:51:36     60s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:36     60s] UM:           6.74              7                                      init_innovus_user
[02/14 12:51:41     66s] #@ Begin verbose flow_step implementation.route.add_fillers
[02/14 12:51:41     66s] @flow 2: #- insert filler cells before final routing
[02/14 12:51:42     66s] @flow 3: if {[get_db add_fillers_cells] ne "" } {
[02/14 12:51:42     66s] @@flow 4: add_fillers
[02/14 12:51:42     66s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[02/14 12:51:42     66s] 
[02/14 12:51:42     66s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:2852.1M, EPOCH TIME: 1771091502.006487
[02/14 12:51:42     66s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2852.1M, EPOCH TIME: 1771091502.006687
[02/14 12:51:42     66s] Memory usage before memory release/compaction is 2852.1
[02/14 12:51:42     66s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:51:42     66s] Memory usage at beginning of DPlace-Init is 2807.8M.
[02/14 12:51:42     66s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2807.8M, EPOCH TIME: 1771091502.010271
[02/14 12:51:42     66s] # Init pin-track-align, new floorplan.
[02/14 12:51:42     66s] Processing tracks to init pin-track alignment.
[02/14 12:51:42     66s] z: 2, totalTracks: 1
[02/14 12:51:42     66s] z: 4, totalTracks: 1
[02/14 12:51:42     66s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:51:42     66s] Cell counter_16bit LLGs are deleted
[02/14 12:51:42     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:2808.4M, EPOCH TIME: 1771091502.013557
[02/14 12:51:42     66s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2808.4M, EPOCH TIME: 1771091502.013979
[02/14 12:51:42     66s] # Building counter_16bit llgBox search-tree.
[02/14 12:51:42     66s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2808.7M, EPOCH TIME: 1771091502.034929
[02/14 12:51:42     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2808.7M, EPOCH TIME: 1771091502.035133
[02/14 12:51:42     66s] Max number of tech site patterns supported in site array is 256.
[02/14 12:51:42     66s] Core basic site is CoreSite
[02/14 12:51:42     66s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[02/14 12:51:42     66s] Type 'man IMPSP-362' for more detail.
[02/14 12:51:42     66s] DP-Init: Signature of floorplan is 31ce1a545f18cf00. Signature of routing blockage is 63deb41c1734af3.
[02/14 12:51:42     66s] After signature check, allow fast init is false, keep pre-filter is false.
[02/14 12:51:42     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:51:42     66s] Use non-trimmed site array because memory saving is not enough.
[02/14 12:51:42     66s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:51:42     66s] SiteArray: use 3,457,024 bytes
[02/14 12:51:42     66s] SiteArray: current memory after site array memory allocation 2813.1M
[02/14 12:51:42     66s] SiteArray: FP blocked sites are writable
[02/14 12:51:42     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7ff7b5c37f38.
[02/14 12:51:42     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[02/14 12:51:42     66s] Keep-away cache is enable on metals: 1-5
[02/14 12:51:42     66s] Estimated cell power/ground rail width = 0.517 um
[02/14 12:51:42     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:51:42     66s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:2818.8M, EPOCH TIME: 1771091502.052720
[02/14 12:51:42     66s] Process 21268 (called=415 computed=52) wires and vias for routing blockage analysis
[02/14 12:51:42     66s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.009, REAL:0.009, MEM:2818.8M, EPOCH TIME: 1771091502.061725
[02/14 12:51:42     66s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:51:42     66s] Atter site array init, number of instance map data is 0.
[02/14 12:51:42     66s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.029, REAL:0.030, MEM:2818.8M, EPOCH TIME: 1771091502.065358
[02/14 12:51:42     66s] 
[02/14 12:51:42     66s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/14 12:51:42     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:51:42     66s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:51:42     66s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.033, REAL:0.034, MEM:2819.0M, EPOCH TIME: 1771091502.068813
[02/14 12:51:42     66s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2819.0M, EPOCH TIME: 1771091502.069696
[02/14 12:51:42     66s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2819.0M, EPOCH TIME: 1771091502.069838
[02/14 12:51:42     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2819.0MB).
[02/14 12:51:42     66s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.056, REAL:0.060, MEM:2819.0M, EPOCH TIME: 1771091502.070631
[02/14 12:51:42     66s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.060, REAL:0.064, MEM:2819.0M, EPOCH TIME: 1771091502.070676
[02/14 12:51:42     66s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:2819.0M, EPOCH TIME: 1771091502.071110
[02/14 12:51:42     66s]   Signal wire search tree: 108 elements. (cpu=0:00:00.0, mem=0.0M)
[02/14 12:51:42     66s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:2819.0M, EPOCH TIME: 1771091502.072051
[02/14 12:51:42     66s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:2819.4M, EPOCH TIME: 1771091502.073991
[02/14 12:51:42     66s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:2819.4M, EPOCH TIME: 1771091502.074053
[02/14 12:51:42     66s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:2819.4M, EPOCH TIME: 1771091502.074101
[02/14 12:51:42     66s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:2819.4M, EPOCH TIME: 1771091502.074157
[02/14 12:51:42     66s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:2819.4M, EPOCH TIME: 1771091502.074545
[02/14 12:51:42     66s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:2819.4M, EPOCH TIME: 1771091502.074625
[02/14 12:51:42     66s] AddFiller init all instances time CPU:0.000, REAL:0.000
[02/14 12:51:42     66s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/14 12:51:42     66s]  AddFiller main function time CPU:0.227, REAL:0.246
[02/14 12:51:42     66s] Filler instance commit time CPU:0.000, REAL:0.000
[02/14 12:51:42     66s] *INFO: Adding fillers to top-module.
[02/14 12:51:42     66s] *INFO:   Added 9561 filler insts (cell FILL64 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 301 filler insts (cell FILL32 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 314 filler insts (cell FILL16 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 51 filler insts (cell FILL8 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 348 filler insts (cell FILL4 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 92 filler insts (cell FILL2 / prefix FILLER).
[02/14 12:51:42     66s] *INFO:   Added 88 filler insts (cell FILL1 / prefix FILLER).
[02/14 12:51:42     66s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.248, REAL:0.247, MEM:2819.1M, EPOCH TIME: 1771091502.322077
[02/14 12:51:42     66s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.248, REAL:0.248, MEM:2819.1M, EPOCH TIME: 1771091502.322626
[02/14 12:51:42     66s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:2819.1M, EPOCH TIME: 1771091502.322676
[02/14 12:51:42     66s] *INFO: Total 10755 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[02/14 12:51:42     66s] For 10755 new insts, 
[02/14 12:51:42     66s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.015, REAL:0.015, MEM:2819.3M, EPOCH TIME: 1771091502.337276
[02/14 12:51:42     66s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.263, REAL:0.263, MEM:2819.3M, EPOCH TIME: 1771091502.337367
[02/14 12:51:42     66s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.263, REAL:0.263, MEM:2819.3M, EPOCH TIME: 1771091502.337406
[02/14 12:51:42     66s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:2819.3M, EPOCH TIME: 1771091502.337472
[02/14 12:51:42     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10937).
[02/14 12:51:42     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] Cell counter_16bit LLGs are deleted
[02/14 12:51:42     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:42     66s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:2816.4M, EPOCH TIME: 1771091502.341188
[02/14 12:51:42     66s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2816.4M, EPOCH TIME: 1771091502.341379
[02/14 12:51:42     66s] # Resetting pin-track-align track data.
[02/14 12:51:42     66s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.004, REAL:0.005, MEM:2816.3M, EPOCH TIME: 1771091502.342233
[02/14 12:51:42     66s] Memory usage before memory release/compaction is 2816.3
[02/14 12:51:42     66s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:51:42     66s] Memory usage at end of DPlace-Cleanup is 2816.3M.
[02/14 12:51:42     66s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.330, REAL:0.336, MEM:2816.3M, EPOCH TIME: 1771091502.342740
[02/14 12:51:42     66s] Finished add_fillers (CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2816.3MB)
[02/14 12:51:42     66s] @flow 5: }
[02/14 12:51:42     66s] #@ End verbose flow_step implementation.route.add_fillers
[02/14 12:51:44     68s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:51:44     68s] UM:           7.74              7                                      add_fillers
[02/14 12:51:49     73s] #@ Begin verbose flow_step implementation.route.run_route
[02/14 12:51:49     73s] @flow 2: #- perform detail routing and DRC cleanup
[02/14 12:51:49     73s] @@flow 3: route_design
[02/14 12:51:49     73s] #% Begin route_design (date=02/14 12:51:49, mem=2823.7M)
[02/14 12:51:49     73s] ### Time Record (route_design) is installed.
[02/14 12:51:49     73s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2823.68 (MB), peak = 2852.62 (MB)
[02/14 12:51:49     73s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/14 12:51:50     73s] #**INFO: setDesignMode -flowEffort standard
[02/14 12:51:50     73s] #**INFO: setDesignMode -powerEffort none
[02/14 12:51:50     73s] **INFO: User settings:
[02/14 12:51:50     73s] delaycal_enable_high_fanout                                 true
[02/14 12:51:50     73s] delaycal_enable_ideal_seq_async_pins                        false
[02/14 12:51:50     73s] delaycal_eng_enablepreplacedflow                            false
[02/14 12:51:50     73s] delaycal_ignore_net_load                                    false
[02/14 12:51:50     73s] delaycal_socv_accuracy_mode                                 low
[02/14 12:51:50     73s] setAnalysisMode -monteCarlo                                 false
[02/14 12:51:50     73s] setDelayCalMode -enable_hier_save_restore_flow              false
[02/14 12:51:50     73s] setDelayCalMode -engine                                     aae
[02/14 12:51:50     73s] design_bottom_routing_layer                                 met1
[02/14 12:51:50     73s] design_flow_effort                                          standard
[02/14 12:51:50     73s] design_power_effort                                         none
[02/14 12:51:50     73s] design_process_node                                         130
[02/14 12:51:50     73s] design_top_routing_layer                                    met5
[02/14 12:51:50     73s] extract_rc_assume_metal_fill                                0.0
[02/14 12:51:50     73s] extract_rc_coupling_cap_threshold                           0.4
[02/14 12:51:50     73s] extract_rc_engine                                           pre_route
[02/14 12:51:50     73s] extract_rc_pre_place_site_size                              4.6
[02/14 12:51:50     73s] extract_rc_pre_place_wire_length_slope                      1.9
[02/14 12:51:50     73s] extract_rc_pre_place_wire_length_y0                         2.0
[02/14 12:51:50     73s] extract_rc_relative_cap_threshold                           1.0
[02/14 12:51:50     73s] extract_rc_shrink_factor                                    1.0
[02/14 12:51:50     73s] extract_rc_total_cap_threshold                              0.0
[02/14 12:51:50     73s] route_exp_design_mode_bottom_routing_layer                  1
[02/14 12:51:50     73s] route_exp_design_mode_top_routing_layer                     5
[02/14 12:51:50     73s] route_extract_third_party_compatible                        false
[02/14 12:51:50     73s] route_global_exp_timing_driven_std_delay                    37.6
[02/14 12:51:50     73s] route_re_insert_filler_cell_list                            {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:51:50     73s] route_re_insert_filler_cell_list_from_file                  false
[02/14 12:51:50     73s] route_route_side                                            front
[02/14 12:51:50     73s] setActiveLogicViewMode -keepHighFanoutCriticalInsts         false
[02/14 12:51:50     73s] getAnalysisMode -monteCarlo                                 false
[02/14 12:51:50     73s] getDelayCalMode -enable_hier_save_restore_flow              false
[02/14 12:51:50     73s] getDelayCalMode -engine                                     aae
[02/14 12:51:50     73s] getImportMode -config                                       true
[02/14 12:51:50     73s] get_power_analysis_mode -honor_net_activity_for_tcf         false
[02/14 12:51:50     73s] get_power_analysis_mode -honor_sublevel_activity            true
[02/14 12:51:50     73s] getAnalysisMode -monteCarlo                                 false
[02/14 12:51:50     73s] #**INFO: multi-cut via swapping will be performed after routing.
[02/14 12:51:50     73s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[02/14 12:51:50     73s] OPERPROF: Starting checkPlace at level 1, MEM:2823.9M, EPOCH TIME: 1771091510.096003
[02/14 12:51:50     73s] Processing tracks to init pin-track alignment.
[02/14 12:51:50     73s] z: 2, totalTracks: 1
[02/14 12:51:50     73s] z: 4, totalTracks: 1
[02/14 12:51:50     73s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:51:50     73s] Cell counter_16bit LLGs are deleted
[02/14 12:51:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     73s] # Building counter_16bit llgBox search-tree.
[02/14 12:51:50     73s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2823.9M, EPOCH TIME: 1771091510.117974
[02/14 12:51:50     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     73s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2823.9M, EPOCH TIME: 1771091510.118786
[02/14 12:51:50     73s] Max number of tech site patterns supported in site array is 256.
[02/14 12:51:50     73s] Core basic site is CoreSite
[02/14 12:51:50     73s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:51:50     73s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:51:50     73s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:51:50     73s] SiteArray: use 3,457,024 bytes
[02/14 12:51:50     73s] SiteArray: current memory after site array memory allocation 2827.1M
[02/14 12:51:50     73s] SiteArray: FP blocked sites are writable
[02/14 12:51:50     73s] Keep-away cache is enable on metals: 1-5
[02/14 12:51:50     73s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:51:50     73s] Atter site array init, number of instance map data is 0.
[02/14 12:51:50     73s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:2827.1M, EPOCH TIME: 1771091510.131030
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:51:50     74s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:51:50     74s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.016, MEM:2827.1M, EPOCH TIME: 1771091510.133787
[02/14 12:51:50     74s] Begin checking placement ... (start mem=2823.9M, init mem=2827.1M)
[02/14 12:51:50     74s] Begin checking exclusive groups violation ...
[02/14 12:51:50     74s] There are 0 groups to check, max #box is 0, total #box is 0
[02/14 12:51:50     74s] Finished checking exclusive groups violations. Found 0 Vio.
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] Running CheckPlace using 1 thread in normal mode...
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] ...checkPlace normal is done!
[02/14 12:51:50     74s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2828.1M, EPOCH TIME: 1771091510.237642
[02/14 12:51:50     74s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:2828.1M, EPOCH TIME: 1771091510.243166
[02/14 12:51:50     74s] *info: Placed = 10937         
[02/14 12:51:50     74s] *info: Unplaced = 0           
[02/14 12:51:50     74s] Placement Density:100.00%(1199772/1199772)
[02/14 12:51:50     74s] Placement Density (including fixed std cells):100.00%(1199772/1199772)
[02/14 12:51:50     74s] Cell counter_16bit LLGs are deleted
[02/14 12:51:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10937).
[02/14 12:51:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     74s] # Resetting pin-track-align track data.
[02/14 12:51:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:51:50     74s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.152, MEM:2828.1M, EPOCH TIME: 1771091510.248119
[02/14 12:51:50     74s] Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2828.1M)
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[02/14 12:51:50     74s] *** Changed status on (1) nets in Clock.
[02/14 12:51:50     74s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2828.8M) ***
[02/14 12:51:50     74s] #Start route 1 clock and analog nets...
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] route_global_detail
[02/14 12:51:50     74s] 
[02/14 12:51:50     74s] #Start route_global_detail on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### Time Record (route_global_detail) is installed.
[02/14 12:51:50     74s] ### Time Record (Pre Callback) is installed.
[02/14 12:51:50     74s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/14 12:51:50     74s] ### Time Record (Pre Callback) is uninstalled.
[02/14 12:51:50     74s] ### Time Record (DB Import) is installed.
[02/14 12:51:50     74s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:51:50     74s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:51:50     74s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:51:50     74s] eee: pegSigSF=1.070000
[02/14 12:51:50     74s] Grid density data update skipped
[02/14 12:51:50     74s] Initializing multi-corner resistance tables ...
[02/14 12:51:50     74s] eee: Grid unit RC data computation started
[02/14 12:51:50     74s] eee: Grid unit RC data computation completed
[02/14 12:51:50     74s] eee: l=1 avDens=0.103920 usedTrk=7248.411643 availTrk=69750.000000 sigTrk=7248.411643
[02/14 12:51:50     74s] eee: l=2 avDens=0.015305 usedTrk=241.055532 availTrk=15750.000000 sigTrk=241.055532
[02/14 12:51:50     74s] eee: l=3 avDens=0.024965 usedTrk=201.624106 availTrk=8076.393443 sigTrk=201.624106
[02/14 12:51:50     74s] eee: l=4 avDens=0.026071 usedTrk=1398.754808 availTrk=53651.707317 sigTrk=1398.754808
[02/14 12:51:50     74s] eee: l=5 avDens=0.157066 usedTrk=1421.319734 availTrk=9049.180328 sigTrk=1421.319734
[02/14 12:51:50     74s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:51:50     74s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:51:50     74s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263221 uaWl=0.000000 uaWlH=0.000500 aWlH=0.000000 lMod=0 pMax=0.819000 pMod=83 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:51:50     74s] eee: NetCapCache creation started. (Current Mem: 2832.457M) 
[02/14 12:51:50     74s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2832.500M) 
[02/14 12:51:50     74s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:51:50     74s] eee: Metal Layers Info:
[02/14 12:51:50     74s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:50     74s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:51:50     74s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:50     74s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:51:50     74s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:51:50     74s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:51:50     74s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:51:50     74s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:51:50     74s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:51:50     74s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:51:50     74s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:51:50     74s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:51:50     74s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/14 12:51:50     74s] ### Net info: total nets: 203
[02/14 12:51:50     74s] ### Net info: dirty nets: 21
[02/14 12:51:50     74s] ### Net info: marked as disconnected nets: 0
[02/14 12:51:50     74s] ### Net info: fully routed nets: 1
[02/14 12:51:50     74s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:51:50     74s] ### Net info: unrouted nets: 190
[02/14 12:51:50     74s] ### Net info: re-extraction nets: 0
[02/14 12:51:50     74s] ### Net info: ignored nets: 0
[02/14 12:51:50     74s] ### Net info: skip routing nets: 202
[02/14 12:51:50     74s] ### import design signature (2): route=2015032036 fixed_route=1305658099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1594195695 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133316031 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:51:50     74s] ### Time Record (DB Import) is uninstalled.
[02/14 12:51:50     74s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[02/14 12:51:50     74s] #Skip comparing routing design signature in db-snapshot flow
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:50     74s] ### Time Record (Global Routing) is installed.
[02/14 12:51:50     74s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:51:50     74s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:51:50     74s] #Total number of nets with skipped attribute = 190 (skipped).
[02/14 12:51:50     74s] #Total number of routable nets = 1.
[02/14 12:51:50     74s] #Total number of nets in the design = 203.
[02/14 12:51:50     74s] #1 routable net do not has any wires.
[02/14 12:51:50     74s] #190 skipped nets have only detail routed wires.
[02/14 12:51:50     74s] #1 net will be global routed.
[02/14 12:51:50     74s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:50     74s] #Start routing data preparation on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[02/14 12:51:50     74s] ### Time Record (Cell Pin Access) is installed.
[02/14 12:51:50     74s] #Rebuild pin access data for design.
[02/14 12:51:50     74s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[02/14 12:51:50     74s] #Initial pin access analysis.
[02/14 12:51:50     74s] #Detail pin access analysis.
[02/14 12:51:50     74s] ### Time Record (Cell Pin Access) is uninstalled.
[02/14 12:51:50     74s] #Done pin access analysis.
[02/14 12:51:50     74s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:51:50     74s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:51:50     74s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:51:50     74s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:51:50     74s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:51:50     74s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:51:50     74s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:51:50     74s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:51:50     74s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:51:50     74s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2845.71 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #Regenerating Ggrids automatically.
[02/14 12:51:50     74s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:51:50     74s] #Using automatically generated G-grids.
[02/14 12:51:50     74s] #Done routing data preparation.
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2855.84 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Finished routing data preparation on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Cpu time = 00:00:00
[02/14 12:51:50     74s] #Elapsed time = 00:00:00
[02/14 12:51:50     74s] #Increased memory = 20.02 (MB)
[02/14 12:51:50     74s] #Total memory = 2855.84 (MB)
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:50     74s] ### Time Record (Global Routing) is installed.
[02/14 12:51:50     74s] #Peak memory = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Start global routing on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Start global routing initialization on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Number of eco nets is 1
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Start global routing data preparation on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 14 12:51:50 2026 with memory = 2855.84 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #Start routing resource analysis on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### init_is_bin_blocked starts on Sat Feb 14 12:51:50 2026 with memory = 2855.84 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### adjust_flow_cap starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### set_via_blocked starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### copy_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #Routing resource analysis is done on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### report_flow_cap starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #  Resource Analysis:
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/14 12:51:50     74s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/14 12:51:50     74s] #  --------------------------------------------------------------
[02/14 12:51:50     74s] #  met1           H        2526         303       15651     0.05%
[02/14 12:51:50     74s] #  met2           V        1904         325       15651     0.00%
[02/14 12:51:50     74s] #  met3           H        1953         164       15651     0.00%
[02/14 12:51:50     74s] #  met4           V        1389         279       15651     0.00%
[02/14 12:51:50     74s] #  met5           H         234         121       15651    12.40%
[02/14 12:51:50     74s] #  --------------------------------------------------------------
[02/14 12:51:50     74s] #  Total                   8007      16.76%       78255     2.49%
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #  1 nets (0.49%) with 1 preferred extra spacing.
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### analyze_m2_tracks starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### report_initial_resource starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### mark_pg_pins_accessibility starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### set_net_region starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Global routing data preparation is done on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### prepare_level starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init level 1 starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### Level 1 hgrid = 111 X 141
[02/14 12:51:50     74s] ### prepare_level_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Global routing initialization is done on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### init_flow_edge starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.20 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #start global routing iteration 1...
[02/14 12:51:50     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### routing at level 1 (topmost level) iter 0
[02/14 12:51:50     74s] ### measure_qor starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### measure_congestion starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #start global routing iteration 2...
[02/14 12:51:50     74s] ### routing at level 1 (topmost level) iter 1
[02/14 12:51:50     74s] ### measure_qor starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### measure_congestion starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### route_end starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:51:50     74s] #Total number of nets with skipped attribute = 190 (skipped).
[02/14 12:51:50     74s] #Total number of routable nets = 1.
[02/14 12:51:50     74s] #Total number of nets in the design = 203.
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #1 routable net has routed wires.
[02/14 12:51:50     74s] #190 skipped nets have only detail routed wires.
[02/14 12:51:50     74s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Routed net constraints summary:
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #        Rules   Pref Extra Space   Unconstrained  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #      Default                  1               0  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #        Total                  1               0  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Routing constraints summary of the whole design:
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #        Rules   Pref Extra Space   Unconstrained  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #      Default                  1             190  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #        Total                  1             190  
[02/14 12:51:50     74s] #------------------------------------------------
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_base_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init_flow_edge starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### report_overcon starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #                 OverCon          
[02/14 12:51:50     74s] #                  #Gcell    %Gcell
[02/14 12:51:50     74s] #     Layer           (1)   OverCon  Flow/Cap
[02/14 12:51:50     74s] #  ----------------------------------------------
[02/14 12:51:50     74s] #  met1          0(0.00%)   (0.00%)     0.11  
[02/14 12:51:50     74s] #  met2          0(0.00%)   (0.00%)     0.15  
[02/14 12:51:50     74s] #  met3          0(0.00%)   (0.00%)     0.08  
[02/14 12:51:50     74s] #  met4          0(0.00%)   (0.00%)     0.00  
[02/14 12:51:50     74s] #  met5          0(0.00%)   (0.00%)     0.00  
[02/14 12:51:50     74s] #  ----------------------------------------------
[02/14 12:51:50     74s] #     Total      0(0.00%)   (0.00%)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/14 12:51:50     74s] #  Overflow after GR: 0.00% H + 0.00% V
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_base_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init_flow_edge starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_flow starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### generate_cong_map_content starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### update starts on Sat Feb 14 12:51:50 2026 with memory = 2857.61 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #Complete Global Routing.
[02/14 12:51:50     74s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #  Routing Statistics
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  Layer      | Length(um)| Vias|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  poly ( 0H) |          0|    0|
[02/14 12:51:50     74s] #  met1 ( 1H) |          0|   16|
[02/14 12:51:50     74s] #  met2 ( 2V) |         20|   18|
[02/14 12:51:50     74s] #  met3 ( 3H) |        159|   18|
[02/14 12:51:50     74s] #  met4 ( 4V) |         98|    0|
[02/14 12:51:50     74s] #  met5 ( 5H) |          0|    0|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  Total      |        277|   52|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] # Total half perimeter of net bounding box: 172 um.
[02/14 12:51:50     74s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### report_overcon starts on Sat Feb 14 12:51:50 2026 with memory = 2857.67 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### report_overcon starts on Sat Feb 14 12:51:50 2026 with memory = 2857.67 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #Max overcon = 0 track.
[02/14 12:51:50     74s] #Total overcon = 0.00%.
[02/14 12:51:50     74s] #Worst layer Gcell overcon rate = 0.00%.
[02/14 12:51:50     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### global_route design signature (5): route=1010169766 net_attr=1656372542
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Global routing statistics:
[02/14 12:51:50     74s] #Cpu time = 00:00:00
[02/14 12:51:50     74s] #Elapsed time = 00:00:00
[02/14 12:51:50     74s] #Increased memory = 1.83 (MB)
[02/14 12:51:50     74s] #Total memory = 2857.67 (MB)
[02/14 12:51:50     74s] #Peak memory = 2877.93 (MB)
[02/14 12:51:50     74s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Finished global routing on Sat Feb 14 12:51:50 2026
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:50     74s] ### track-assign external-init starts on Sat Feb 14 12:51:50 2026 with memory = 2856.40 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:50     74s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:50     74s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2856.40 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### track-assign engine-init starts on Sat Feb 14 12:51:50 2026 with memory = 2856.40 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:50     74s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### track-assign core-engine starts on Sat Feb 14 12:51:50 2026 with memory = 2856.40 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #Start Track Assignment.
[02/14 12:51:50     74s] #Done with 1 horizontal wires in 5 hboxes and 1 vertical wires in 4 hboxes.
[02/14 12:51:50     74s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 4 hboxes.
[02/14 12:51:50     74s] #Complete Track Assignment.
[02/14 12:51:50     74s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #  Routing Statistics
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  Layer      | Length(um)| Vias|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  poly ( 0H) |          0|    0|
[02/14 12:51:50     74s] #  met1 ( 1H) |          0|   16|
[02/14 12:51:50     74s] #  met2 ( 2V) |         20|   18|
[02/14 12:51:50     74s] #  met3 ( 3H) |        159|   18|
[02/14 12:51:50     74s] #  met4 ( 4V) |         98|    0|
[02/14 12:51:50     74s] #  met5 ( 5H) |          0|    0|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #  Total      |        277|   52|
[02/14 12:51:50     74s] #-------------+-----------+-----+
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] # Total half perimeter of net bounding box: 172 um.
[02/14 12:51:50     74s] ### track_assign design signature (8): route=465088014
[02/14 12:51:50     74s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.8 GB
[02/14 12:51:50     74s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:50     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2856.58 (MB), peak = 2877.93 (MB)
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/14 12:51:50     74s] #Cpu time = 00:00:00
[02/14 12:51:50     74s] #Elapsed time = 00:00:00
[02/14 12:51:50     74s] #Increased memory = 20.75 (MB)
[02/14 12:51:50     74s] #Total memory = 2856.58 (MB)
[02/14 12:51:50     74s] #Peak memory = 2877.93 (MB)
[02/14 12:51:50     74s] ### Time Record (Detail Routing) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:50     74s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:50     74s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:51:50     74s] #
[02/14 12:51:50     74s] #Start Detail Routing..
[02/14 12:51:50     74s] #start initial detail routing ...
[02/14 12:51:50     74s] ### Design has 1 dirty net, 139 dirty-areas)
[02/14 12:51:51     74s] # ECO: 0.48% of the total area was rechecked for DRC, and 0.72% required routing.
[02/14 12:51:51     74s] #   number of violations = 0
[02/14 12:51:51     74s] #134 out of 10937 instances (1.2%) need to be verified(marked ipoed), dirty area = 0.1%.
[02/14 12:51:51     74s] #1.53% of the total area is being checked for drcs
[02/14 12:51:51     74s] #1.5% of the total area was checked
[02/14 12:51:51     74s] ### Gcell dirty-map stats: routing = 0.85%, drc-check-only = 0.50%, dirty-area = 0.47%
[02/14 12:51:51     74s] ### Gcell ext dirty-map stats: fill = 15[0.10%] (met1 = 10[0.06%], met2 = 10[0.06%], met3 = 15[0.10%], met4 = 9[0.06%]), total gcell = 15651
[02/14 12:51:51     74s] #   number of violations = 0
[02/14 12:51:51     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.57 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     74s] #Complete Detail Routing.
[02/14 12:51:51     74s] #Total number of nets with non-default rule or having extra spacing = 1
[02/14 12:51:51     74s] #
[02/14 12:51:51     74s] #  Routing Statistics
[02/14 12:51:51     74s] #
[02/14 12:51:51     74s] #-------------+-----------+-----+
[02/14 12:51:51     74s] #  Layer      | Length(um)| Vias|
[02/14 12:51:51     74s] #-------------+-----------+-----+
[02/14 12:51:51     74s] #  poly ( 0H) |          0|    0|
[02/14 12:51:51     74s] #  met1 ( 1H) |          0|   16|
[02/14 12:51:51     74s] #  met2 ( 2V) |         20|   18|
[02/14 12:51:51     74s] #  met3 ( 3H) |        153|   18|
[02/14 12:51:51     74s] #  met4 ( 4V) |         97|    0|
[02/14 12:51:51     74s] #  met5 ( 5H) |          0|    0|
[02/14 12:51:51     74s] #-------------+-----------+-----+
[02/14 12:51:51     74s] #  Total      |        270|   52|
[02/14 12:51:51     74s] #-------------+-----------+-----+
[02/14 12:51:51     74s] #
[02/14 12:51:51     74s] # Total half perimeter of net bounding box: 172 um.
[02/14 12:51:51     74s] #Total number of DRC violations = 0
[02/14 12:51:51     74s] ### Time Record (Detail Routing) is uninstalled.
[02/14 12:51:51     74s] #Cpu time = 00:00:00
[02/14 12:51:51     74s] #Elapsed time = 00:00:00
[02/14 12:51:51     74s] #Increased memory = 4.98 (MB)
[02/14 12:51:51     74s] #Total memory = 2861.57 (MB)
[02/14 12:51:51     74s] #Peak memory = 2925.64 (MB)
[02/14 12:51:51     74s] #route_detail Statistics:
[02/14 12:51:51     74s] #Cpu time = 00:00:00
[02/14 12:51:51     74s] #Elapsed time = 00:00:00
[02/14 12:51:51     74s] #Increased memory = 4.98 (MB)
[02/14 12:51:51     74s] #Total memory = 2861.57 (MB)
[02/14 12:51:51     74s] #Peak memory = 2925.64 (MB)
[02/14 12:51:51     74s] ### global_detail_route design signature (16): route=1488390452 flt_obj=0 vio=1905142130 shield_wire=1
[02/14 12:51:51     74s] ### Time Record (DB Export) is installed.
[02/14 12:51:51     74s] ### export design design signature (17): route=1488390452 fixed_route=1305658099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1616019010 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133281727 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:51:51     75s] ### Time Record (DB Export) is uninstalled.
[02/14 12:51:51     75s] ### Time Record (Post Callback) is installed.
[02/14 12:51:51     75s] ### Time Record (Post Callback) is uninstalled.
[02/14 12:51:51     75s] #
[02/14 12:51:51     75s] #route_global_detail statistics:
[02/14 12:51:51     75s] #Cpu time = 00:00:01
[02/14 12:51:51     75s] #Elapsed time = 00:00:01
[02/14 12:51:51     75s] #Increased memory = 29.86 (MB)
[02/14 12:51:51     75s] ### Time Record (route_global_detail) is uninstalled.
[02/14 12:51:51     75s] #Total memory = 2858.75 (MB)
[02/14 12:51:51     75s] #Peak memory = 2925.64 (MB)
[02/14 12:51:51     75s] #Number of warnings = 3
[02/14 12:51:51     75s] #Total number of warnings = 3
[02/14 12:51:51     75s] #Number of fails = 0
[02/14 12:51:51     75s] #Total number of fails = 0
[02/14 12:51:51     75s] #Complete route_global_detail on Sat Feb 14 12:51:51 2026
[02/14 12:51:51     75s] #
[02/14 12:51:51     75s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/14 12:51:51     75s] 
[02/14 12:51:51     75s] route_global_detail
[02/14 12:51:51     75s] 
[02/14 12:51:51     75s] #Start route_global_detail on Sat Feb 14 12:51:51 2026
[02/14 12:51:51     75s] #
[02/14 12:51:51     75s] ### Time Record (route_global_detail) is installed.
[02/14 12:51:51     75s] ### Time Record (Pre Callback) is installed.
[02/14 12:51:51     75s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/14 12:51:51     75s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:51:51     75s] ### Time Record (Pre Callback) is uninstalled.
[02/14 12:51:51     75s] ### Time Record (DB Import) is installed.
[02/14 12:51:51     75s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:51:51     75s] #Generating timing data, please wait...
[02/14 12:51:51     75s] #201 total nets, 1 already routed, 1 will ignore in trialRoute
[02/14 12:51:51     75s] ### run_trial_route starts on Sat Feb 14 12:51:51 2026 with memory = 2858.32 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     75s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:51:51     75s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[02/14 12:51:51     75s] ### dump_timing_file starts on Sat Feb 14 12:51:51 2026 with memory = 2867.11 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     75s] ### extractRC starts on Sat Feb 14 12:51:51 2026 with memory = 2867.11 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     75s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:51:51     75s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
[02/14 12:51:51     75s] ### List of enabled active setup view(s) before pruning:
[02/14 12:51:51     75s] ###     tt_v1.8_25C_Nominal_25_func (ID=0)
[02/14 12:51:51     75s] ### Total 1 view(s).
[02/14 12:51:51     75s] ### Only one setup view is available. No pruning.
[02/14 12:51:51     75s] ### 0 out of 1 active view(s) are pruned
[02/14 12:51:51     75s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2867.11 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     75s] ### generate_preroute_timing_data starts on Sat Feb 14 12:51:51 2026 with memory = 2867.11 (MB), peak = 2925.64 (MB)
[02/14 12:51:51     75s] #Reporting timing...
[02/14 12:51:51     75s] ### report_timing starts on Sat Feb 14 12:51:51 2026 with memory = 2905.06 (MB), peak = 2940.91 (MB)
[02/14 12:51:52     76s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:52     76s] ###############################################################
[02/14 12:51:52     76s] #  Generated by:      Cadence Innovus 25.11-s102_1
[02/14 12:51:52     76s] #  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
[02/14 12:51:52     76s] #  Generated on:      Sat Feb 14 12:51:52 2026
[02/14 12:51:52     76s] #  Design:            counter_16bit
[02/14 12:51:52     76s] #  Command:           route_design
[02/14 12:51:52     76s] ###############################################################
[02/14 12:51:52     76s] #Normalized TNS: -0.922 -> -0.922, r2r -0.922 -> -0.922, unit 1000.000, clk period 1.000 (ns)
[02/14 12:51:52     76s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2962.09 (MB), peak = 2965.46 (MB)
[02/14 12:51:52     76s] #Library Standard Delay: 37.60ps
[02/14 12:51:52     76s] #Slack threshold: 75.20ps
[02/14 12:51:52     76s] ### generate_net_cdm_timing starts on Sat Feb 14 12:51:52 2026 with memory = 2962.09 (MB), peak = 2965.46 (MB)
[02/14 12:51:52     76s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:52     76s] #*** Analyzed 60 timing critical paths, and collected 32.
[02/14 12:51:52     76s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2962.60 (MB), peak = 2965.46 (MB)
[02/14 12:51:52     76s] 
[02/14 12:51:52     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:51:52     76s] TLC MultiMap info (StdDelay):
[02/14 12:51:52     76s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:51:52     76s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:51:52     76s]  Setting StdDelay to: 37.6ps
[02/14 12:51:52     76s] 
[02/14 12:51:52     76s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:51:52     76s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:51:52     76s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2969.84 (MB), peak = 2969.91 (MB)
[02/14 12:51:52     76s] #Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
[02/14 12:51:52     76s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2969.84 (MB), peak = 2969.91 (MB)
[02/14 12:51:52     76s] ### generate_preroute_timing_data cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:52     76s] #Current view: tt_v1.8_25C_Nominal_25_func 
[02/14 12:51:52     76s] #Current enabled view: tt_v1.8_25C_Nominal_25_func 
[02/14 12:51:52     76s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2969.11 (MB), peak = 2972.38 (MB)
[02/14 12:51:52     76s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:52     76s] #Done generating timing data.
[02/14 12:51:52     76s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:51:52     76s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/14 12:51:52     76s] ### Net info: total nets: 203
[02/14 12:51:52     76s] ### Net info: dirty nets: 0
[02/14 12:51:52     76s] ### Net info: marked as disconnected nets: 0
[02/14 12:51:52     76s] ### Net info: fully routed nets: 1
[02/14 12:51:52     76s] ### Net info: trivial (< 2 pins) nets: 12
[02/14 12:51:52     76s] ### Net info: unrouted nets: 190
[02/14 12:51:52     76s] ### Net info: re-extraction nets: 0
[02/14 12:51:52     76s] ### Net info: ignored nets: 0
[02/14 12:51:52     76s] ### Net info: skip routing nets: 0
[02/14 12:51:52     76s] ### import design signature (18): route=2141298997 fixed_route=1305658099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1783512155 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133281727 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:51:52     76s] ### Time Record (DB Import) is uninstalled.
[02/14 12:51:52     76s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[02/14 12:51:52     76s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:52     76s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:52     76s] ### Time Record (Global Routing) is installed.
[02/14 12:51:52     76s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:51:52     76s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:52     76s] #Start routing data preparation on Sat Feb 14 12:51:52 2026
[02/14 12:51:52     76s] #
[02/14 12:51:52     76s] ### Time Record (Cell Pin Access) is installed.
[02/14 12:51:52     76s] #Initial pin access analysis.
[02/14 12:51:52     76s] #Detail pin access analysis.
[02/14 12:51:52     76s] ### Time Record (Cell Pin Access) is uninstalled.
[02/14 12:51:52     76s] #Done pin access analysis.
[02/14 12:51:52     76s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:51:52     76s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[02/14 12:51:52     76s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[02/14 12:51:52     76s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[02/14 12:51:52     76s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[02/14 12:51:52     76s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
[02/14 12:51:52     76s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[02/14 12:51:52     76s] #pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
[02/14 12:51:52     76s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/14 12:51:52     76s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/14 12:51:52     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2978.72 (MB), peak = 2980.15 (MB)
[02/14 12:51:52     76s] #Regenerating Ggrids automatically.
[02/14 12:51:52     76s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[02/14 12:51:52     76s] #Using automatically generated G-grids.
[02/14 12:51:53     76s] #Done routing data preparation.
[02/14 12:51:53     76s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:53     76s] ### td_prevention_read_timing_data starts on Sat Feb 14 12:51:53 2026 with memory = 2988.47 (MB), peak = 2988.47 (MB)
[02/14 12:51:53     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2988.47 (MB), peak = 2988.47 (MB)
[02/14 12:51:53     76s] #
[02/14 12:51:53     76s] #Summary of active signal nets routing constraints set by OPT:
[02/14 12:51:53     76s] #	preferred routing layers      : 0
[02/14 12:51:53     76s] #	preferred routing layer effort: 0
[02/14 12:51:53     76s] #	preferred extra space         : 0
[02/14 12:51:53     76s] #	preferred multi-cut via       : 0
[02/14 12:51:53     76s] #	avoid detour                  : 0
[02/14 12:51:53     76s] #	expansion ratio               : 0
[02/14 12:51:53     76s] #	net priority                  : 0
[02/14 12:51:53     76s] #	s2s control                   : 0
[02/14 12:51:53     76s] #	avoid chaining                : 0
[02/14 12:51:53     76s] #	inst-based stacking via       : 0
[02/14 12:51:53     76s] #
[02/14 12:51:53     76s] #Summary of active signal nets routing constraints set by USER:
[02/14 12:51:53     76s] #	preferred routing layers      : 0
[02/14 12:51:53     76s] #	preferred routing layer effort     : 0
[02/14 12:51:53     76s] #	preferred extra space              : 0
[02/14 12:51:53     76s] #	preferred multi-cut via            : 0
[02/14 12:51:53     76s] #	avoid detour                       : 0
[02/14 12:51:53     76s] #	net weight                         : 0
[02/14 12:51:53     76s] #	avoid chaining                     : 0
[02/14 12:51:53     76s] #	cell-based stacking via (required) : 0
[02/14 12:51:53     76s] #	cell-based stacking via (optional) : 0
[02/14 12:51:53     76s] #
[02/14 12:51:53     76s] #Start timing driven prevention iteration...
[02/14 12:51:53     76s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:53     76s] #Setup timing driven global route constraints on 57 nets
[02/14 12:51:53     76s] #    Honor OPT layer assignment for 0 nets.
[02/14 12:51:53     76s] #    Honor USER layer assignment for 0 nets.
[02/14 12:51:53     76s] #    Remove OPT layer assignment for 0 nets.
[02/14 12:51:53     76s] #    Remove USER layer assignment for 0 nets.
[02/14 12:51:53     76s] #layer met1: Res =  0.892857 (ohm/um), Cap =  0.296823 (ff/um), RC =  0.265021
[02/14 12:51:53     76s] #layer met2: Res =  0.892857 (ohm/um), Cap =  0.292022 (ff/um), RC =  0.260734
[02/14 12:51:53     76s] #layer met3: Res =  0.156667 (ohm/um), Cap =     0.341 (ff/um), RC = 0.0534233
[02/14 12:51:53     76s] #layer met4: Res =  0.156667 (ohm/um), Cap =   0.32037 (ff/um), RC = 0.0501913
[02/14 12:51:53     76s] #layer met5: Res =  0.018125 (ohm/um), Cap =  0.283678 (ff/um), RC = 0.00514166
[02/14 12:51:53     76s] #Metal stack 1: met1 (1) - met2 (2)
[02/14 12:51:53     76s] #Metal stack 2: met3 (3) - met5 (5)
[02/14 12:51:53     76s] #Prevention stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
[02/14 12:51:53     77s] #0 nets (0 um) assigned to layer met3
[02/14 12:51:53     77s] #0 inserted nodes are removed
[02/14 12:51:53     77s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/14 12:51:53     77s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:53     77s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:53     77s] #    Honor OPT extra spacing for 0 nets.
[02/14 12:51:53     77s] #    Honor USER extra spacing for 0 nets.
[02/14 12:51:53     77s] #    Remove OPT extra spacing for 0 nets.
[02/14 12:51:53     77s] #    Remove USER extra spacing for 0 nets.
[02/14 12:51:53     77s] #2 critical nets are selected for extra spacing.
[02/14 12:51:53     77s] #    Honor OPT detour control for 0 nets.
[02/14 12:51:53     77s] #    Honor USER detour control for 0 nets.
[02/14 12:51:53     77s] #    Remove OPT detour control for 0 nets.
[02/14 12:51:53     77s] #    Remove USER detour control for 0 nets.
[02/14 12:51:53     77s] #3 critical nets are selected for detour control.
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #----------------------------------------------------
[02/14 12:51:53     77s] # Summary of active signal nets routing constraints
[02/14 12:51:53     77s] #+--------------------------+-----------+
[02/14 12:51:53     77s] #| Avoid Detour             |         3 |
[02/14 12:51:53     77s] #| Prefer Extra Space       |         2 |
[02/14 12:51:53     77s] #+--------------------------+-----------+
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #----------------------------------------------------
[02/14 12:51:53     77s] #Done timing-driven prevention.
[02/14 12:51:53     77s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3002.94 (MB), peak = 3005.36 (MB)
[02/14 12:51:53     77s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:51:53     77s] #Total number of routable nets = 191.
[02/14 12:51:53     77s] #Total number of nets in the design = 203.
[02/14 12:51:53     77s] #190 routable nets do not have any wires.
[02/14 12:51:53     77s] #1 routable net has routed wires.
[02/14 12:51:53     77s] #190 nets will be global routed.
[02/14 12:51:53     77s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:53     77s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:53     77s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Finished routing data preparation on Sat Feb 14 12:51:53 2026
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Cpu time = 00:00:00
[02/14 12:51:53     77s] #Elapsed time = 00:00:00
[02/14 12:51:53     77s] #Increased memory = 0.00 (MB)
[02/14 12:51:53     77s] #Total memory = 3002.94 (MB)
[02/14 12:51:53     77s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:53     77s] #Peak memory = 3005.36 (MB)
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] ### Time Record (Global Routing) is installed.
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Start global routing on Sat Feb 14 12:51:53 2026
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Start global routing initialization on Sat Feb 14 12:51:53 2026
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Number of eco nets is 0
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] #Start global routing data preparation on Sat Feb 14 12:51:53 2026
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 14 12:51:53 2026 with memory = 3002.94 (MB), peak = 3005.36 (MB)
[02/14 12:51:53     77s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:53     77s] #Start routing resource analysis on Sat Feb 14 12:51:53 2026
[02/14 12:51:53     77s] #
[02/14 12:51:53     77s] ### init_is_bin_blocked starts on Sat Feb 14 12:51:53 2026 with memory = 3002.94 (MB), peak = 3005.36 (MB)
[02/14 12:51:53     77s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:53     77s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 14 12:51:53 2026 with memory = 3003.95 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### adjust_flow_cap starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### set_via_blocked starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### copy_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #Routing resource analysis is done on Sat Feb 14 12:51:54 2026
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### report_flow_cap starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] #  Resource Analysis:
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/14 12:51:54     77s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/14 12:51:54     77s] #  --------------------------------------------------------------
[02/14 12:51:54     77s] #  met1           H        2526         303       15651     0.05%
[02/14 12:51:54     77s] #  met2           V        1904         325       15651     0.00%
[02/14 12:51:54     77s] #  met3           H        1952         165       15651     0.00%
[02/14 12:51:54     77s] #  met4           V        1389         279       15651     0.00%
[02/14 12:51:54     77s] #  met5           H         234         121       15651    12.40%
[02/14 12:51:54     77s] #  --------------------------------------------------------------
[02/14 12:51:54     77s] #  Total                   8006      16.77%       78255     2.49%
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #  3 nets (1.48%) with 1 preferred extra spacing.
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### analyze_m2_tracks starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### report_initial_resource starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### mark_pg_pins_accessibility starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### set_net_region starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Global routing data preparation is done on Sat Feb 14 12:51:54 2026
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### prepare_level starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### init level 1 starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### Level 1 hgrid = 111 X 141
[02/14 12:51:54     77s] ### prepare_level_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Global routing initialization is done on Sat Feb 14 12:51:54 2026
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### init_flow_edge starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Skip 1/2 round for no nets in the round...
[02/14 12:51:54     77s] #Route nets in 2/2 round...
[02/14 12:51:54     77s] #start global routing iteration 1...
[02/14 12:51:54     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3004.21 (MB), peak = 3005.36 (MB)
[02/14 12:51:54     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### routing at level 1 (topmost level) iter 0
[02/14 12:51:54     77s] ### measure_qor starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### measure_congestion starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #start global routing iteration 2...
[02/14 12:51:54     77s] ### routing at level 1 (topmost level) iter 1
[02/14 12:51:54     77s] ### measure_qor starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### measure_congestion starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### route_end starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
[02/14 12:51:54     77s] #Total number of routable nets = 191.
[02/14 12:51:54     77s] #Total number of nets in the design = 203.
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #191 routable nets have routed wires.
[02/14 12:51:54     77s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:54     77s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Routed nets constraints summary:
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #      Default                  2              1             187  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #        Total                  2              1             187  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Routing constraints summary of the whole design:
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #      Default                  3              1             187  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #        Total                  3              1             187  
[02/14 12:51:54     77s] #---------------------------------------------------------------
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### cal_base_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### init_flow_edge starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### report_overcon starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #                 OverCon          
[02/14 12:51:54     77s] #                  #Gcell    %Gcell
[02/14 12:51:54     77s] #     Layer           (1)   OverCon  Flow/Cap
[02/14 12:51:54     77s] #  ----------------------------------------------
[02/14 12:51:54     77s] #  met1          0(0.00%)   (0.00%)     0.11  
[02/14 12:51:54     77s] #  met2          0(0.00%)   (0.00%)     0.15  
[02/14 12:51:54     77s] #  met3          0(0.00%)   (0.00%)     0.08  
[02/14 12:51:54     77s] #  met4          0(0.00%)   (0.00%)     0.00  
[02/14 12:51:54     77s] #  met5          0(0.00%)   (0.00%)     0.00  
[02/14 12:51:54     77s] #  ----------------------------------------------
[02/14 12:51:54     77s] #     Total      0(0.00%)   (0.00%)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/14 12:51:54     77s] #  Overflow after GR: 0.00% H + 0.00% V
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_base_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### init_flow_edge starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_flow starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### generate_cong_map_content starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] ### Sync with Inovus CongMap starts on Sat Feb 14 12:51:54 2026 with memory = 3006.73 (MB), peak = 3006.73 (MB)
[02/14 12:51:54     77s] #Hotspot report including placement blocked areas
[02/14 12:51:54     77s] OPERPROF: Starting HotSpotCal at level 1, MEM:3006.9M, EPOCH TIME: 1771091514.100578
[02/14 12:51:54     77s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:51:54     77s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/14 12:51:54     77s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:51:54     77s] [hotspot] |     met1(H)    |              1.00 |              1.00 |    66.23    49.68    82.80    66.23 |
[02/14 12:51:54     77s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:51:54     77s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:51:54     77s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:51:54     77s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:51:54     77s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:51:54     77s] [hotspot] |      worst     |   (met1)     1.00 |   (met1)     1.00 |                                     |
[02/14 12:51:54     77s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:51:54     77s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:51:54     77s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:51:54     77s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/14 12:51:54     77s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:51:54     77s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:51:54     77s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.022, MEM:3007.4M, EPOCH TIME: 1771091514.122546
[02/14 12:51:54     77s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### update starts on Sat Feb 14 12:51:54 2026 with memory = 3006.56 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] #Complete Global Routing.
[02/14 12:51:54     77s] #Total number of nets with non-default rule or having extra spacing = 3
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #  Routing Statistics
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  Layer      | Length(um)| Vias|
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  poly ( 0H) |          0|    0|
[02/14 12:51:54     77s] #  met1 ( 1H) |       5149|  494|
[02/14 12:51:54     77s] #  met2 ( 2V) |      10492|  246|
[02/14 12:51:54     77s] #  met3 ( 3H) |       3346|   26|
[02/14 12:51:54     77s] #  met4 ( 4V) |        476|    4|
[02/14 12:51:54     77s] #  met5 ( 5H) |        129|    0|
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  Total      |      19593|  770|
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:51:54     77s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #Total number of involved regular nets 22
[02/14 12:51:54     77s] #Maximum src to sink distance  1784.0
[02/14 12:51:54     77s] #Average of max src_to_sink distance  294.3
[02/14 12:51:54     77s] #Average of ave src_to_sink distance  261.3
[02/14 12:51:54     77s] ### report_overcon starts on Sat Feb 14 12:51:54 2026 with memory = 3006.56 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### report_overcon starts on Sat Feb 14 12:51:54 2026 with memory = 3006.56 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] #Max overcon = 0 track.
[02/14 12:51:54     77s] #Total overcon = 0.00%.
[02/14 12:51:54     77s] #Worst layer Gcell overcon rate = 0.00%.
[02/14 12:51:54     77s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### global_route design signature (25): route=959624617 net_attr=2023760817
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Global routing statistics:
[02/14 12:51:54     77s] ### Time Record (Global Routing) is uninstalled.
[02/14 12:51:54     77s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:54     77s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:54     77s] #Cpu time = 00:00:00
[02/14 12:51:54     77s] #Elapsed time = 00:00:00
[02/14 12:51:54     77s] #Increased memory = 3.62 (MB)
[02/14 12:51:54     77s] #Total memory = 3006.56 (MB)
[02/14 12:51:54     77s] #Peak memory = 3007.41 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Finished global routing on Sat Feb 14 12:51:54 2026
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### track-assign external-init starts on Sat Feb 14 12:51:54 2026 with memory = 3005.29 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:54     77s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:54     77s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:54     77s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:54     77s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3005.29 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] ### track-assign engine-init starts on Sat Feb 14 12:51:54 2026 with memory = 3005.29 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:54     77s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### track-assign core-engine starts on Sat Feb 14 12:51:54 2026 with memory = 3005.29 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] #Start Track Assignment.
[02/14 12:51:54     77s] #Done with 159 horizontal wires in 5 hboxes and 156 vertical wires in 4 hboxes.
[02/14 12:51:54     77s] #Done with 28 horizontal wires in 5 hboxes and 26 vertical wires in 4 hboxes.
[02/14 12:51:54     77s] #Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Track assignment summary:
[02/14 12:51:54     77s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/14 12:51:54     77s] #------------------------------------------------------------------------
[02/14 12:51:54     77s] # met1        5166.47 	 42.32%  	  0.00% 	 42.32%
[02/14 12:51:54     77s] # met2       10402.83 	  0.00%  	  0.00% 	  0.00%
[02/14 12:51:54     77s] # met3        3157.16 	  0.09%  	  0.00% 	  0.00%
[02/14 12:51:54     77s] # met4         379.44 	  0.00%  	  0.00% 	  0.00%
[02/14 12:51:54     77s] # met5         133.99 	  0.00%  	  0.00% 	  0.00%
[02/14 12:51:54     77s] #------------------------------------------------------------------------
[02/14 12:51:54     77s] # All       19239.88  	 11.38% 	  0.00% 	  0.00%
[02/14 12:51:54     77s] #Complete Track Assignment.
[02/14 12:51:54     77s] #Total number of nets with non-default rule or having extra spacing = 3
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #  Routing Statistics
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  Layer      | Length(um)| Vias|
[02/14 12:51:54     77s] ### track_assign design signature (28): route=73177847
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  poly ( 0H) |          0|    0|
[02/14 12:51:54     77s] #  met1 ( 1H) |       5165|  494|
[02/14 12:51:54     77s] #  met2 ( 2V) |      10412|  246|
[02/14 12:51:54     77s] #  met3 ( 3H) |       3279|   26|
[02/14 12:51:54     77s] #  met4 ( 4V) |        474|    4|
[02/14 12:51:54     77s] #  met5 ( 5H) |        129|    0|
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #  Total      |      19458|  770|
[02/14 12:51:54     77s] #-------------+-----------+-----+
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:51:54     77s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     77s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:54     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.65 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #number of short segments in preferred routing layers
[02/14 12:51:54     77s] #	
[02/14 12:51:54     77s] #	
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Start post global route fixing for timing critical nets ...
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] ### update_timing_after_routing starts on Sat Feb 14 12:51:54 2026 with memory = 3002.65 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     77s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:51:54     77s] #* Updating design timing data...
[02/14 12:51:54     77s] #Extracting RC...
[02/14 12:51:54     77s] Un-suppress "**WARN ..." messages.
[02/14 12:51:54     77s] #
[02/14 12:51:54     77s] #Start tQuantus RC extraction...
[02/14 12:51:54     77s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[02/14 12:51:54     77s] #Extract in track assign mode
[02/14 12:51:54     77s] #Start extraction data preparation
[02/14 12:51:54     77s] #Start building rc corner(s)...
[02/14 12:51:54     77s] #Number of RC Corner = 1
[02/14 12:51:54     77s] #Corner Nominal_25C /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 (real) 
[02/14 12:51:54     77s] #(i=5, n=5 1000)
[02/14 12:51:54     77s] #metal1 -> met1 (1)
[02/14 12:51:54     77s] #metal2 -> met2 (2)
[02/14 12:51:54     77s] #metal3 -> met3 (3)
[02/14 12:51:54     77s] #metal4 -> met4 (4)
[02/14 12:51:54     77s] #metal5 -> met5 (5)
[02/14 12:51:54     77s] #SADV_On
[02/14 12:51:54     77s] # Corner(s) : 
[02/14 12:51:54     77s] #Nominal_25C [25.00]
[02/14 12:51:54     78s] # Corner id: 0
[02/14 12:51:54     78s] # Layout Scale: 1.000000
[02/14 12:51:54     78s] # Has Metal Fill model: yes
[02/14 12:51:54     78s] # Temperature was set
[02/14 12:51:54     78s] # Temperature : 25.000000
[02/14 12:51:54     78s] # Ref. Temp   : 25.000000
[02/14 12:51:54     78s] #SADV_Off
[02/14 12:51:54     78s] #
[02/14 12:51:54     78s] #layer[5] tech width 1600 != ict width 800.0
[02/14 12:51:54     78s] #
[02/14 12:51:54     78s] #layer[5] tech spc 1600 != ict spc 800.0
[02/14 12:51:54     78s] #total pattern=35 [5, 90]
[02/14 12:51:54     78s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/14 12:51:54     78s] #found CAPMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile by matching corner name
[02/14 12:51:54     78s] #found RESMODEL /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile 25.000000 by matching corner name
[02/14 12:51:54     78s] #CCE Version read = IQuantus/TQuantus 24.1.0-s290
[02/14 12:51:54     78s] #number model r/c [1,1] [5,90] read
[02/14 12:51:54     78s] #0 rcmodel(s) requires rebuild
[02/14 12:51:54     78s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2999.40 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     78s] #Finish check_net_pin_list step Enter extract
[02/14 12:51:54     78s] #Start init net ripin tree building
[02/14 12:51:54     78s] #Finish init net ripin tree building
[02/14 12:51:54     78s] ### track-assign external-init starts on Sat Feb 14 12:51:54 2026 with memory = 3003.63 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     78s] #Cpu time = 00:00:00
[02/14 12:51:54     78s] #Elapsed time = 00:00:00
[02/14 12:51:54     78s] #Increased memory = 0.03 (MB)
[02/14 12:51:54     78s] #Total memory = 3003.63 (MB)
[02/14 12:51:54     78s] #Peak memory = 3007.41 (MB)
[02/14 12:51:54     78s] #begin processing metal fill model file
[02/14 12:51:54     78s] #end processing metal fill model file
[02/14 12:51:54     78s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:54     78s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:54     78s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:54     78s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:54     78s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     78s] ### track-assign engine-init starts on Sat Feb 14 12:51:54 2026 with memory = 3003.65 (MB), peak = 3007.41 (MB)
[02/14 12:51:54     78s] ### Time Record (Track Assignment) is installed.
[02/14 12:51:54     78s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
[02/14 12:51:54     78s] #
[02/14 12:51:54     78s] #Start Post Track Assignment Wire Spread.
[02/14 12:51:55     78s] #Done with 29 horizontal wires in 5 hboxes and 27 vertical wires in 4 hboxes.
[02/14 12:51:55     78s] #Complete Post Track Assignment Wire Spread.
[02/14 12:51:55     78s] #
[02/14 12:51:55     78s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:51:55     78s] #Length limit = 200 pitches
[02/14 12:51:55     78s] #opt mode = 2
[02/14 12:51:55     78s] ### Time Record (Data Preparation) is installed.
[02/14 12:51:55     78s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:51:55     78s] #Finish check_net_pin_list step Fix net pin list
[02/14 12:51:55     78s] #Start generate extraction boxes.
[02/14 12:51:55     78s] #
[02/14 12:51:55     78s] #Extract using 30 x 30 Hboxes
[02/14 12:51:55     78s] #5x6 initial hboxes
[02/14 12:51:55     78s] #Use area based hbox pruning.
[02/14 12:51:55     78s] #0/0 hboxes pruned.
[02/14 12:51:55     78s] #Complete generating extraction boxes.
[02/14 12:51:55     78s] #Extract 18 hboxes with single thread on machine with  Xeon 2.80GHz 56320KB Cache 88CPU...
[02/14 12:51:55     78s] #Process 0 special clock nets for rc extraction
[02/14 12:51:55     78s] #Total 191 nets were built. 151 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/14 12:51:55     78s] #Start inst blockage merging.
[02/14 12:52:00     83s] #Run Statistics for Extraction:
[02/14 12:52:00     83s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[02/14 12:52:00     83s] #   Increased memory =    56.58 (MB), total memory =  3061.91 (MB), peak memory =  3061.91 (MB)
[02/14 12:52:00     83s] #
[02/14 12:52:00     83s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[02/14 12:52:00     83s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3011.07 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] #RC Statistics: 696 Res, 521 Ground Cap, 86 XCap (Edge to Edge)
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED8 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED3 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED6 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED7 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED2 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED5 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED0 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED1 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net UNCONNECTED4 is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net VDD is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #WARNING (NREX-102) Net VSS is not extracted due to Has no routing. The result of timing analysis involving such net is inaccurate.
[02/14 12:52:00     83s] #RC V/H edge ratio: 0.86, Avg V/H Edge Length: 14514.17 (527), Avg L-Edge Length: 15270.60 (84)
[02/14 12:52:00     83s] #Register nets and terms for rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d
[02/14 12:52:00     83s] #Finish registering nets and terms for rcdb.
[02/14 12:52:00     83s] #Start writing RC data.
[02/14 12:52:00     83s] #Finish writing RC data
[02/14 12:52:00     83s] #Finish writing rcdb with 1058 nodes, 867 edges, and 204 xcaps
[02/14 12:52:00     83s] #151 inserted nodes are removed
[02/14 12:52:00     83s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/14 12:52:00     83s] ### track-assign external-init starts on Sat Feb 14 12:52:00 2026 with memory = 3013.96 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:00     83s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:00     83s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:00     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:00     83s] ### track-assign engine-init starts on Sat Feb 14 12:52:00 2026 with memory = 3013.10 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:00     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:00     83s] #Remove Post Track Assignment Wire Spread
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:00     83s] Restoring parasitic data from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d' ...
[02/14 12:52:00     83s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d' for reading (mem: 3016.805M)
[02/14 12:52:00     83s] Reading RCDB with compressed RC data.
[02/14 12:52:00     83s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d' for content verification (mem: 3016.805M)
[02/14 12:52:00     83s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d': 0 access done (mem: 3016.805M)
[02/14 12:52:00     83s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d': 0 access done (mem: 3016.805M)
[02/14 12:52:00     83s] Reading RCDB with compressed RC data.
[02/14 12:52:00     83s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3017.555M)
[02/14 12:52:00     83s] Following multi-corner parasitics specified:
[02/14 12:52:00     83s] 	/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d (rcdb)
[02/14 12:52:00     83s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d' for reading (mem: 3017.555M)
[02/14 12:52:00     83s] Reading RCDB with compressed RC data.
[02/14 12:52:00     83s] 		Cell counter_16bit has rcdb /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d specified
[02/14 12:52:00     83s] Cell counter_16bit, hinst 
[02/14 12:52:00     83s] processing rcdb (/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d) for hinst (top) of cell (counter_16bit);
[02/14 12:52:00     83s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/nr0_47517_2c03a46f-302e-4384-bf16-455a49b2ae52Fu1A55.rcdb.d': 0 access done (mem: 3017.906M)
[02/14 12:52:00     83s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3014.203M)
[02/14 12:52:00     83s] Opening parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/counter_16bit_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_KSX83z.rcdb.d/counter_16bit.rcdb.d' for reading (mem: 3014.203M)
[02/14 12:52:00     83s] Reading RCDB with compressed RC data.
[02/14 12:52:00     83s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=3015.871M)
[02/14 12:52:00     83s] Closing parasitic data file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_ece-rschsrv.ece.gatech.edu_dkhalil8_lFDSIH/counter_16bit_47517_2c03a46f-302e-4384-bf16-455a49b2ae52_KSX83z.rcdb.d/counter_16bit.rcdb.d': 0 access done (mem: 3015.918M)
[02/14 12:52:00     83s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3015.918M)
[02/14 12:52:00     83s] #
[02/14 12:52:00     83s] #Restore RCDB.
[02/14 12:52:00     83s] ### track-assign external-init starts on Sat Feb 14 12:52:00 2026 with memory = 3015.92 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:00     83s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:00     83s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:00     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:00     83s] ### track-assign engine-init starts on Sat Feb 14 12:52:00 2026 with memory = 3015.92 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:00     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:00     83s] #Remove Post Track Assignment Wire Spread
[02/14 12:52:00     83s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:00     83s] #
[02/14 12:52:00     83s] #Complete tQuantus RC extraction.
[02/14 12:52:00     83s] #Cpu time = 00:00:06
[02/14 12:52:00     83s] #Elapsed time = 00:00:06
[02/14 12:52:00     83s] #Increased memory = 10.50 (MB)
[02/14 12:52:00     83s] #Total memory = 3013.15 (MB)
[02/14 12:52:00     83s] #Peak memory = 3061.91 (MB)
[02/14 12:52:00     83s] #
[02/14 12:52:00     83s] ### update_timing starts on Sat Feb 14 12:52:00 2026 with memory = 3013.15 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] Un-suppress "**WARN ..." messages.
[02/14 12:52:00     83s] #RC Extraction Completed...
[02/14 12:52:00     83s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[02/14 12:52:00     83s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[02/14 12:52:00     83s] ### generate_postroute_timing_data starts on Sat Feb 14 12:52:00 2026 with memory = 2999.01 (MB), peak = 3061.91 (MB)
[02/14 12:52:00     83s] #Reporting timing...
[02/14 12:52:00     83s] ### report_timing starts on Sat Feb 14 12:52:00 2026 with memory = 3000.20 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] ### report_timing cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:01     85s] ###############################################################
[02/14 12:52:01     85s] #  Generated by:      Cadence Innovus 25.11-s102_1
[02/14 12:52:01     85s] #  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
[02/14 12:52:01     85s] #  Generated on:      Sat Feb 14 12:52:01 2026
[02/14 12:52:01     85s] #  Design:            counter_16bit
[02/14 12:52:01     85s] #  Command:           route_design
[02/14 12:52:01     85s] ###############################################################
[02/14 12:52:01     85s] #Normalized TNS: -1.640 -> -1.640, r2r -1.525 -> -1.525, unit 1000.000, clk period 1.000 (ns)
[02/14 12:52:01     85s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3023.43 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] #Library Standard Delay: 37.60ps
[02/14 12:52:01     85s] #Slack threshold: 0.00ps
[02/14 12:52:01     85s] ### generate_net_cdm_timing starts on Sat Feb 14 12:52:01 2026 with memory = 3023.43 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:01     85s] #*** Analyzed 60 timing critical paths, and collected 32.
[02/14 12:52:01     85s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3023.43 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3024.10 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] Worst slack reported in the design = -0.108294 (late)
[02/14 12:52:01     85s] 
[02/14 12:52:01     85s] *** writeDesignTiming (0:00:00.0) ***
[02/14 12:52:01     85s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3024.64 (MB), peak = 3061.91 (MB)
[02/14 12:52:01     85s] Un-suppress "**WARN ..." messages.
[02/14 12:52:01     85s] ### generate_postroute_timing_data cpu:00:00:01, real:00:00:02, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     85s] #Number of victim nets: 0
[02/14 12:52:02     85s] #Number of aggressor nets: 0
[02/14 12:52:02     85s] #Number of weak nets: 41
[02/14 12:52:02     85s] #Number of critical nets: 52
[02/14 12:52:02     85s] #	level 1 [-148.7,  -34.9]: 48 nets
[02/14 12:52:02     85s] #	level 2 [-148.7, -122.7]: 2 nets
[02/14 12:52:02     85s] #	level 3 [-148.7, -148.7]: 2 nets
[02/14 12:52:02     85s] #Total number of nets: 191
[02/14 12:52:02     85s] ### update_timing cpu:00:00:01, real:00:00:02, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     85s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:52:02     85s] ### update_timing_after_routing cpu:00:00:07, real:00:00:08, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     85s] #Total number of significant detoured timing critical nets is 0
[02/14 12:52:02     85s] #Total number of selected detoured timing critical nets is 0
[02/14 12:52:02     85s] #Setup timing driven post global route constraints on 65 nets
[02/14 12:52:02     85s] #1 critical nets are selected for extra spacing.
[02/14 12:52:02     85s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=75.2 ps
[02/14 12:52:02     86s] #0 nets (0 um) assigned to layer met3
[02/14 12:52:02     86s] #0 inserted nodes are removed
[02/14 12:52:02     86s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/14 12:52:02     86s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:02     86s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:02     86s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_base_flow starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### init_flow_edge starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_flow starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### report_overcon starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #                 OverCon          
[02/14 12:52:02     86s] #                  #Gcell    %Gcell
[02/14 12:52:02     86s] #     Layer           (1)   OverCon  Flow/Cap
[02/14 12:52:02     86s] #  ----------------------------------------------
[02/14 12:52:02     86s] #  met1          0(0.00%)   (0.00%)     0.11  
[02/14 12:52:02     86s] #  met2          0(0.00%)   (0.00%)     0.15  
[02/14 12:52:02     86s] #  met3          0(0.00%)   (0.00%)     0.08  
[02/14 12:52:02     86s] #  met4          0(0.00%)   (0.00%)     0.00  
[02/14 12:52:02     86s] #  met5          0(0.00%)   (0.00%)     0.00  
[02/14 12:52:02     86s] #  ----------------------------------------------
[02/14 12:52:02     86s] #     Total      0(0.00%)   (0.00%)
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/14 12:52:02     86s] #  Overflow after GR: 0.00% H + 0.00% V
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_base_flow starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### init_flow_edge starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_flow starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### generate_cong_map_content starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### Sync with Inovus CongMap starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] #Hotspot report including placement blocked areas
[02/14 12:52:02     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:3026.4M, EPOCH TIME: 1771091522.950084
[02/14 12:52:02     86s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:52:02     86s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/14 12:52:02     86s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:52:02     86s] [hotspot] |     met1(H)    |              1.00 |              1.00 |    66.23    49.68    82.80    66.23 |
[02/14 12:52:02     86s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:52:02     86s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:52:02     86s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:52:02     86s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[02/14 12:52:02     86s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:52:02     86s] [hotspot] |      worst     |   (met1)     1.00 |   (met1)     1.00 |                                     |
[02/14 12:52:02     86s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:52:02     86s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:52:02     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:52:02     86s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/14 12:52:02     86s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/14 12:52:02     86s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:52:02     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.022, MEM:3026.4M, EPOCH TIME: 1771091522.971983
[02/14 12:52:02     86s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### update starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### update cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### report_overcon starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] ### report_overcon starts on Sat Feb 14 12:52:02 2026 with memory = 3026.41 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] #Max overcon = 0 track.
[02/14 12:52:02     86s] #Total overcon = 0.00%.
[02/14 12:52:02     86s] #Worst layer Gcell overcon rate = 0.00%.
[02/14 12:52:02     86s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.0 GB
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #----------------------------------------------------
[02/14 12:52:02     86s] # Summary of active signal nets routing constraints
[02/14 12:52:02     86s] #+--------------------------+-----------+
[02/14 12:52:02     86s] #| Avoid Detour             |         3 |
[02/14 12:52:02     86s] #| Prefer Extra Space       |         3 |
[02/14 12:52:02     86s] #+--------------------------+-----------+
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #----------------------------------------------------
[02/14 12:52:02     86s] #Complete Global Routing.
[02/14 12:52:02     86s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #  Routing Statistics
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] #-------------+-----------+-----+
[02/14 12:52:02     86s] #  Layer      | Length(um)| Vias|
[02/14 12:52:02     86s] #-------------+-----------+-----+
[02/14 12:52:02     86s] #  poly ( 0H) |          0|    0|
[02/14 12:52:02     86s] #  met1 ( 1H) |       5165|  494|
[02/14 12:52:02     86s] #  met2 ( 2V) |      10426|  246|
[02/14 12:52:02     86s] #  met3 ( 3H) |       3279|   26|
[02/14 12:52:02     86s] #  met4 ( 4V) |        474|    4|
[02/14 12:52:02     86s] #  met5 ( 5H) |        129|    0|
[02/14 12:52:02     86s] #-------------+-----------+-----+
[02/14 12:52:02     86s] #  Total      |      19473|  770|
[02/14 12:52:02     86s] #-------------+-----------+-----+
[02/14 12:52:02     86s] #
[02/14 12:52:02     86s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:02     86s] #Total number of involved regular nets 22
[02/14 12:52:02     86s] #Maximum src to sink distance  1790.6
[02/14 12:52:02     86s] #Average of max src_to_sink distance  293.1
[02/14 12:52:02     86s] #Average of ave src_to_sink distance  260.9
[02/14 12:52:02     86s] #Total number of involved priority nets 1
[02/14 12:52:02     86s] #Maximum src to sink distance for priority net 171.9
[02/14 12:52:02     86s] #Average of max src_to_sink distance for priority net 171.9
[02/14 12:52:02     86s] #Average of ave src_to_sink distance for priority net 113.4
[02/14 12:52:02     86s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3025.14 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### run_free_timing_graph starts on Sat Feb 14 12:52:02 2026 with memory = 3025.14 (MB), peak = 3061.91 (MB)
[02/14 12:52:02     86s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:52:03     86s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:52:03     86s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:3.0 GB
[02/14 12:52:03     86s] ### run_build_timing_graph starts on Sat Feb 14 12:52:03 2026 with memory = 2692.42 (MB), peak = 3061.91 (MB)
[02/14 12:52:03     86s] ### Time Record (Timing Data Generation) is installed.
[02/14 12:52:03     86s] Current (total cpu=0:01:28, real=0:01:31, peak res=3061.9M, current mem=2991.1M)
[02/14 12:52:03     86s] counter_16bit
[02/14 12:52:03     86s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3002.5M, current mem=3002.5M)
[02/14 12:52:03     87s] Current (total cpu=0:01:28, real=0:01:31, peak res=3061.9M, current mem=3002.5M)
[02/14 12:52:03     87s] ### Time Record (Timing Data Generation) is uninstalled.
[02/14 12:52:03     87s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:03     87s] ### track-assign external-init starts on Sat Feb 14 12:52:03 2026 with memory = 3002.52 (MB), peak = 3061.91 (MB)
[02/14 12:52:03     87s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:03     87s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:03     87s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:03     87s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:03     87s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:03     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.52 (MB), peak = 3061.91 (MB)
[02/14 12:52:03     87s] #* Importing design timing data...
[02/14 12:52:03     87s] #Number of victim nets: 0
[02/14 12:52:03     87s] #Number of aggressor nets: 0
[02/14 12:52:03     87s] #Number of weak nets: 41
[02/14 12:52:03     87s] #Number of critical nets: 52
[02/14 12:52:03     87s] #	level 1 [-148.7,  -34.9]: 48 nets
[02/14 12:52:03     87s] #	level 2 [-148.7, -122.7]: 2 nets
[02/14 12:52:03     87s] #	level 3 [-148.7, -148.7]: 2 nets
[02/14 12:52:03     87s] #Total number of nets: 191
[02/14 12:52:03     87s] ### track-assign engine-init starts on Sat Feb 14 12:52:03 2026 with memory = 3002.52 (MB), peak = 3061.91 (MB)
[02/14 12:52:03     87s] ### Time Record (Track Assignment) is installed.
[02/14 12:52:03     87s] #
[02/14 12:52:03     87s] #timing driven effort level: 3
[02/14 12:52:03     87s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:03     87s] ### track-assign core-engine starts on Sat Feb 14 12:52:03 2026 with memory = 3002.52 (MB), peak = 3061.91 (MB)
[02/14 12:52:03     87s] #Start Track Assignment With Timing Driven.
[02/14 12:52:03     87s] #Done with 6 horizontal wires in 5 hboxes and 5 vertical wires in 4 hboxes.
[02/14 12:52:04     87s] #Done with 1 horizontal wires in 5 hboxes and 1 vertical wires in 4 hboxes.
[02/14 12:52:04     87s] #Done with 5 horizontal wires in 5 hboxes and 4 vertical wires in 4 hboxes.
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] #Track assignment summary:
[02/14 12:52:04     87s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/14 12:52:04     87s] #------------------------------------------------------------------------
[02/14 12:52:04     87s] # met1        5166.47 	 42.32%  	  0.00% 	 42.32%
[02/14 12:52:04     87s] # met2       10403.44 	  0.00%  	  0.00% 	  0.00%
[02/14 12:52:04     87s] # met3        3155.78 	  0.07%  	  0.00% 	  0.00%
[02/14 12:52:04     87s] # met4         378.83 	  0.00%  	  0.00% 	  0.00%
[02/14 12:52:04     87s] # met5         133.99 	  0.00%  	  0.00% 	  0.00%
[02/14 12:52:04     87s] #------------------------------------------------------------------------
[02/14 12:52:04     87s] # All       19238.50  	 11.38% 	  0.00% 	  0.00%
[02/14 12:52:04     87s] #Complete Track Assignment With Timing Driven.
[02/14 12:52:04     87s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] #  Routing Statistics
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] #-------------+-----------+-----+
[02/14 12:52:04     87s] #  Layer      | Length(um)| Vias|
[02/14 12:52:04     87s] #-------------+-----------+-----+
[02/14 12:52:04     87s] #  poly ( 0H) |          0|    0|
[02/14 12:52:04     87s] #  met1 ( 1H) |       5165|  494|
[02/14 12:52:04     87s] #  met2 ( 2V) |      10412|  246|
[02/14 12:52:04     87s] #  met3 ( 3H) |       3279|   26|
[02/14 12:52:04     87s] #  met4 ( 4V) |        474|    4|
[02/14 12:52:04     87s] #  met5 ( 5H) |        129|    0|
[02/14 12:52:04     87s] #-------------+-----------+-----+
[02/14 12:52:04     87s] #  Total      |      19459|  770|
[02/14 12:52:04     87s] #-------------+-----------+-----+
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:04     87s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.0 GB
[02/14 12:52:04     87s] ### Time Record (Track Assignment) is uninstalled.
[02/14 12:52:04     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3002.63 (MB), peak = 3061.91 (MB)
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/14 12:52:04     87s] #Cpu time = 00:00:11
[02/14 12:52:04     87s] #Elapsed time = 00:00:11
[02/14 12:52:04     87s] #Increased memory = 31.66 (MB)
[02/14 12:52:04     87s] #Total memory = 3002.63 (MB)
[02/14 12:52:04     87s] #Peak memory = 3061.91 (MB)
[02/14 12:52:04     87s] ### Time Record (Detail Routing) is installed.
[02/14 12:52:04     87s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:04     87s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:04     87s] #Start reading timing information from file .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz ...
[02/14 12:52:04     87s] #Read in timing information for 19 ports, 182 instances from timing file .timing_file_47517_2c03a46f-302e-4384-bf16-455a49b2ae52.tif.gz.
[02/14 12:52:04     87s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:04     87s] #
[02/14 12:52:04     87s] #Start Detail Routing..
[02/14 12:52:04     87s] #start initial detail routing ...
[02/14 12:52:04     87s] ### Design has 0 dirty nets, 101 dirty-areas), has valid drcs
[02/14 12:52:07     90s] ### Gcell dirty-map stats: routing = 10.11%, drc-check-only = 33.50%, dirty-area = 10.60%
[02/14 12:52:07     90s] ### Gcell ext dirty-map stats: fill = 396[2.53%] (met1 = 179[1.14%], met2 = 223[1.42%], met3 = 189[1.21%], met4 = 36[0.23%], met5 = 19[0.12%]), total gcell = 15651
[02/14 12:52:07     90s] #   number of violations = 0
[02/14 12:52:07     90s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3010.27 (MB), peak = 3150.79 (MB)
[02/14 12:52:07     90s] #Complete Detail Routing.
[02/14 12:52:07     90s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:07     90s] #
[02/14 12:52:07     90s] #  Routing Statistics
[02/14 12:52:07     90s] #
[02/14 12:52:07     90s] #-------------+-----------+-----+
[02/14 12:52:07     90s] #  Layer      | Length(um)| Vias|
[02/14 12:52:07     90s] #-------------+-----------+-----+
[02/14 12:52:07     90s] #  poly ( 0H) |          0|    0|
[02/14 12:52:07     90s] #  met1 ( 1H) |       5603|  515|
[02/14 12:52:07     90s] #  met2 ( 2V) |      10739|  187|
[02/14 12:52:07     90s] #  met3 ( 3H) |       3076|   26|
[02/14 12:52:07     90s] #  met4 ( 4V) |        442|    4|
[02/14 12:52:07     90s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:07     90s] #-------------+-----------+-----+
[02/14 12:52:07     90s] #  Total      |      19913|  732|
[02/14 12:52:07     90s] #-------------+-----------+-----+
[02/14 12:52:07     90s] #
[02/14 12:52:07     90s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:07     90s] #Total number of DRC violations = 0
[02/14 12:52:07     90s] ### Time Record (Detail Routing) is uninstalled.
[02/14 12:52:07     90s] ### Time Record (Antenna Fixing) is installed.
[02/14 12:52:07     90s] #Cpu time = 00:00:04
[02/14 12:52:07     90s] #Elapsed time = 00:00:04
[02/14 12:52:07     90s] #Increased memory = 7.64 (MB)
[02/14 12:52:07     90s] #Total memory = 3010.27 (MB)
[02/14 12:52:07     90s] #Peak memory = 3150.79 (MB)
[02/14 12:52:07     90s] #
[02/14 12:52:07     90s] #start routing for process antenna violation fix ...
[02/14 12:52:07     90s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:07     90s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:07     90s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:07     90s] #- start antenna fix number of process antenna vio = 2.
[02/14 12:52:07     90s] #- start antenna fix number of net violated process antenna rule = 2.
[02/14 12:52:07     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3010.28 (MB), peak = 3150.79 (MB)
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #  Routing Statistics
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  Layer      | Length(um)| Vias|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  poly ( 0H) |          0|    0|
[02/14 12:52:07     91s] #  met1 ( 1H) |       5603|  515|
[02/14 12:52:07     91s] #  met2 ( 2V) |      10737|  191|
[02/14 12:52:07     91s] #  met3 ( 3H) |       3079|   32|
[02/14 12:52:07     91s] #  met4 ( 4V) |        449|    4|
[02/14 12:52:07     91s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  Total      |      19922|  742|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:07     91s] #Total number of DRC violations = 0
[02/14 12:52:07     91s] #Total number of process antenna violations = 0
[02/14 12:52:07     91s] #Total number of net violated process antenna rule = 0
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] ### Gcell dirty-map stats: routing = 10.11%, drc-check-only = 33.50%, dirty-area = 10.60%
[02/14 12:52:07     91s] ### Gcell ext dirty-map stats: fill = 396[2.53%] (met1 = 179[1.14%], met2 = 223[1.42%], met3 = 193[1.23%], met4 = 38[0.24%], met5 = 19[0.12%]), total gcell = 15651
[02/14 12:52:07     91s] ### Time Record (Antenna Fixing) is uninstalled.
[02/14 12:52:07     91s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #  Routing Statistics
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  Layer      | Length(um)| Vias|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  poly ( 0H) |          0|    0|
[02/14 12:52:07     91s] #  met1 ( 1H) |       5603|  515|
[02/14 12:52:07     91s] #  met2 ( 2V) |      10737|  191|
[02/14 12:52:07     91s] #  met3 ( 3H) |       3079|   32|
[02/14 12:52:07     91s] #  met4 ( 4V) |        449|    4|
[02/14 12:52:07     91s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #  Total      |      19922|  742|
[02/14 12:52:07     91s] #-------------+-----------+-----+
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:07     91s] #Total number of DRC violations = 0
[02/14 12:52:07     91s] #Total number of process antenna violations = 0
[02/14 12:52:07     91s] #Total number of net violated process antenna rule = 0
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:07     91s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:07     91s] ### Time Record (Post Route Via Swapping) is installed.
[02/14 12:52:07     91s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:07     91s] #
[02/14 12:52:07     91s] #Start Post Route via swapping...
[02/14 12:52:07     91s] #10.11% of area are rerouted by ECO routing.
[02/14 12:52:08     91s] #   number of violations = 0
[02/14 12:52:08     91s] ### Gcell dirty-map stats: routing = 10.11%, drc-check-only = 33.50%, dirty-area = 10.60%
[02/14 12:52:08     91s] ### Gcell ext dirty-map stats: fill = 396[2.53%] (met1 = 179[1.14%], met2 = 223[1.42%], met3 = 193[1.23%], met4 = 38[0.24%], met5 = 19[0.12%]), total gcell = 15651
[02/14 12:52:08     91s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/14 12:52:08     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3012.64 (MB), peak = 3150.79 (MB)
[02/14 12:52:08     91s] #CELL_VIEW counter_16bit,init has no DRC violation.
[02/14 12:52:08     91s] #Total number of DRC violations = 0
[02/14 12:52:08     91s] #Total number of process antenna violations = 0
[02/14 12:52:08     91s] #Total number of net violated process antenna rule = 0
[02/14 12:52:08     91s] #No via is swapped.
[02/14 12:52:08     91s] #Post Route via swapping is done.
[02/14 12:52:08     91s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:08     91s] #
[02/14 12:52:08     91s] #  Routing Statistics
[02/14 12:52:08     91s] #
[02/14 12:52:08     91s] #-------------+-----------+-----+
[02/14 12:52:08     91s] #  Layer      | Length(um)| Vias|
[02/14 12:52:08     91s] #-------------+-----------+-----+
[02/14 12:52:08     91s] #  poly ( 0H) |          0|    0|
[02/14 12:52:08     91s] #  met1 ( 1H) |       5603|  515|
[02/14 12:52:08     91s] #  met2 ( 2V) |      10737|  191|
[02/14 12:52:08     91s] #  met3 ( 3H) |       3079|   32|
[02/14 12:52:08     91s] #  met4 ( 4V) |        449|    4|
[02/14 12:52:08     91s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:08     91s] #-------------+-----------+-----+
[02/14 12:52:08     91s] #  Total      |      19922|  742|
[02/14 12:52:08     91s] #-------------+-----------+-----+
[02/14 12:52:08     91s] #
[02/14 12:52:08     91s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:08     91s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:08     91s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:08     91s] ### Time Record (Post Route Wire Spreading) is installed.
[02/14 12:52:08     91s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:08     91s] #
[02/14 12:52:08     91s] #Start Post Route wire spreading..
[02/14 12:52:08     91s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:08     91s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:08     91s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:08     91s] #
[02/14 12:52:08     91s] #Start DRC checking..
[02/14 12:52:09     92s] #   number of violations = 0
[02/14 12:52:09     92s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3010.87 (MB), peak = 3150.79 (MB)
[02/14 12:52:09     92s] #CELL_VIEW counter_16bit,init has no DRC violation.
[02/14 12:52:09     92s] #Total number of DRC violations = 0
[02/14 12:52:09     92s] #Total number of process antenna violations = 0
[02/14 12:52:09     92s] #Total number of net violated process antenna rule = 0
[02/14 12:52:09     92s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:09     92s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #Start data preparation for wire spreading...
[02/14 12:52:09     92s] ### track-assign engine-init starts on Sat Feb 14 12:52:09 2026 with memory = 3005.43 (MB), peak = 3150.79 (MB)
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #Data preparation is done on Sat Feb 14 12:52:09 2026
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #Start Post Route Wire Spread.
[02/14 12:52:09     92s] #Done with 15 horizontal wires in 9 hboxes and 42 vertical wires in 7 hboxes.
[02/14 12:52:09     92s] #Complete Post Route Wire Spread.
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #  Routing Statistics
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #-------------+-----------+-----+
[02/14 12:52:09     92s] #  Layer      | Length(um)| Vias|
[02/14 12:52:09     92s] #-------------+-----------+-----+
[02/14 12:52:09     92s] #  poly ( 0H) |          0|    0|
[02/14 12:52:09     92s] #  met1 ( 1H) |       5604|  515|
[02/14 12:52:09     92s] #  met2 ( 2V) |      10767|  191|
[02/14 12:52:09     92s] #  met3 ( 3H) |       3092|   32|
[02/14 12:52:09     92s] #  met4 ( 4V) |        450|    4|
[02/14 12:52:09     92s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:09     92s] #-------------+-----------+-----+
[02/14 12:52:09     92s] #  Total      |      19967|  742|
[02/14 12:52:09     92s] #-------------+-----------+-----+
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:09     92s] ### Time Record (Data Preparation) is installed.
[02/14 12:52:09     92s] ### Time Record (Data Preparation) is uninstalled.
[02/14 12:52:09     92s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[02/14 12:52:09     92s] #
[02/14 12:52:09     92s] #Start DRC checking..
[02/14 12:52:11     94s] #   number of violations = 0
[02/14 12:52:11     94s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3010.85 (MB), peak = 3150.79 (MB)
[02/14 12:52:11     94s] #CELL_VIEW counter_16bit,init has no DRC violation.
[02/14 12:52:11     94s] #Total number of DRC violations = 0
[02/14 12:52:11     94s] #Total number of process antenna violations = 0
[02/14 12:52:11     94s] #Total number of net violated process antenna rule = 0
[02/14 12:52:11     94s] #   number of violations = 0
[02/14 12:52:11     94s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/14 12:52:11     94s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3006.63 (MB), peak = 3150.79 (MB)
[02/14 12:52:11     94s] #CELL_VIEW counter_16bit,init has no DRC violation.
[02/14 12:52:11     94s] #Total number of DRC violations = 0
[02/14 12:52:11     94s] #Total number of process antenna violations = 0
[02/14 12:52:11     94s] #Total number of net violated process antenna rule = 0
[02/14 12:52:11     94s] #Post Route wire spread is done.
[02/14 12:52:11     94s] #Total number of nets with non-default rule or having extra spacing = 4
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #  Routing Statistics
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #-------------+-----------+-----+
[02/14 12:52:11     94s] #  Layer      | Length(um)| Vias|
[02/14 12:52:11     94s] #-------------+-----------+-----+
[02/14 12:52:11     94s] #  poly ( 0H) |          0|    0|
[02/14 12:52:11     94s] #  met1 ( 1H) |       5604|  515|
[02/14 12:52:11     94s] #  met2 ( 2V) |      10767|  191|
[02/14 12:52:11     94s] #  met3 ( 3H) |       3092|   32|
[02/14 12:52:11     94s] #  met4 ( 4V) |        450|    4|
[02/14 12:52:11     94s] #  met5 ( 5H) |         53|    0|
[02/14 12:52:11     94s] #-------------+-----------+-----+
[02/14 12:52:11     94s] #  Total      |      19967|  742|
[02/14 12:52:11     94s] #-------------+-----------+-----+
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] # Total half perimeter of net bounding box: 20127 um.
[02/14 12:52:11     94s] #route_detail Statistics:
[02/14 12:52:11     94s] #Cpu time = 00:00:07
[02/14 12:52:11     94s] #Elapsed time = 00:00:07
[02/14 12:52:11     94s] #Increased memory = 2.07 (MB)
[02/14 12:52:11     94s] #Total memory = 3004.70 (MB)
[02/14 12:52:11     94s] #Peak memory = 3150.79 (MB)
[02/14 12:52:11     94s] ### global_detail_route design signature (133): route=1312839793 flt_obj=0 vio=1905142130 shield_wire=1
[02/14 12:52:11     94s] ### Time Record (DB Export) is installed.
[02/14 12:52:11     94s] ### export design design signature (134): route=1312839793 fixed_route=1305658099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1046915799 dirty_area=0 del_dirty_area=0 cell=502474709 placement=133281727 pin_access=2047909104 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1305658099 sns=1305658099 ppa_info=2119878818
[02/14 12:52:11     94s] ### Time Record (DB Export) is uninstalled.
[02/14 12:52:11     94s] ### Time Record (Post Callback) is installed.
[02/14 12:52:11     94s] ### Time Record (Post Callback) is uninstalled.
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #route_global_detail statistics:
[02/14 12:52:11     94s] #Cpu time = 00:00:19
[02/14 12:52:11     94s] #Elapsed time = 00:00:20
[02/14 12:52:11     94s] #Increased memory = 127.29 (MB)
[02/14 12:52:11     94s] ### Time Record (route_global_detail) is uninstalled.
[02/14 12:52:11     94s] #Total memory = 2986.01 (MB)
[02/14 12:52:11     94s] #Peak memory = 3150.79 (MB)
[02/14 12:52:11     94s] #Number of warnings = 14
[02/14 12:52:11     94s] #Total number of warnings = 18
[02/14 12:52:11     94s] #Number of fails = 0
[02/14 12:52:11     94s] #Total number of fails = 0
[02/14 12:52:11     94s] #Complete route_global_detail on Sat Feb 14 12:52:11 2026
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
[02/14 12:52:11     94s] #Default setup view is reset to tt_v1.8_25C_Nominal_25_func.
[02/14 12:52:11     94s] ### Time Record (route_design) is uninstalled.
[02/14 12:52:11     94s] AAE_INFO: Post Route call back at the end of routeDesign
[02/14 12:52:11     94s] #route_design: cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2978.14 (MB), peak = 3150.79 (MB)
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #  Scalability Statistics
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #----------------------------+---------+-------------+------------+
[02/14 12:52:11     94s] #  route_design              | cpu time| elapsed time| scalability|
[02/14 12:52:11     94s] #----------------------------+---------+-------------+------------+
[02/14 12:52:11     94s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
[02/14 12:52:11     94s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Detail Routing            | 00:00:04|     00:00:04|         1.0|
[02/14 12:52:11     94s] #  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
[02/14 12:52:11     94s] #  (-) Signature             | 00:00:00|     00:00:00|         1.0|
[02/14 12:52:11     94s] #  Entire Command            | 00:00:21|     00:00:21|         1.0|
[02/14 12:52:11     94s] #----------------------------+---------+-------------+------------+
[02/14 12:52:11     94s] #
[02/14 12:52:11     94s] #% End route_design (date=02/14 12:52:11, total cpu=0:00:20.6, real=0:00:22.0, peak res=3150.8M, current mem=2978.1M)
[02/14 12:52:11     94s] #@ End verbose flow_step implementation.route.run_route
[02/14 12:52:13     96s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:52:13     96s] UM:          28.18             28                                      run_route
[02/14 12:52:19    102s] #@ Begin verbose flow_step implementation.route.block_finish
[02/14 12:52:19    102s] @flow 2: apply {{} {
[02/14 12:52:19    102s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[02/14 12:52:19    102s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[02/14 12:52:19    102s]     #- Set DB for handoff to Innovus
[02/14 12:52:19    102s]     if {[is_flow -inside flow:syn_opt]} {
[02/14 12:52:19    102s]       set_db flow_write_db_common true
[02/14 12:52:19    102s]     }
[02/14 12:52:19    102s]   
[02/14 12:52:19    102s]     #- Set value for SPEF output file generation
[02/14 12:52:19    102s]     if {[get_db flow_branch] ne ""} {
[02/14 12:52:19    102s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:52:19    102s]     } else {
[02/14 12:52:19    102s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:52:19    102s]     }
[02/14 12:52:19    102s]     set_db flow_spef_directory $out_dir
[02/14 12:52:19    102s]   
[02/14 12:52:19    102s]     #- Store non-default root attributes to metrics
[02/14 12:52:19    102s]     catch {report_obj -tcl} flow_root_config
[02/14 12:52:19    102s]     if {[dict exists $flow_root_config root:/]} {
[02/14 12:52:19    102s]       set flow_root_config [dict get $flow_root_config root:/]
[02/14 12:52:19    102s]     } elseif {[dict exists $flow_root_config root:]} {
[02/14 12:52:19    102s]       set flow_root_config [dict get $flow_root_config root:]
[02/14 12:52:19    102s]     } else {
[02/14 12:52:19    102s]     }
[02/14 12:52:19    102s]     foreach key [dict keys $flow_root_config] {
[02/14 12:52:19    102s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[02/14 12:52:19    102s]         dict set flow_root_config $key "\[long value truncated\]"
[02/14 12:52:19    102s]       }
[02/14 12:52:19    102s]     }
[02/14 12:52:19    102s]     set_metric -name flow.root_config -value $flow_root_config
[02/14 12:52:19    102s]   }}
[02/14 12:52:19    102s] #@ End verbose flow_step implementation.route.block_finish
[02/14 12:52:21    103s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:52:21    103s] UM:           7.61              7                                      block_finish
[02/14 12:52:21    103s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:52:21    103s] #% Begin save design ... (date=02/14 12:52:21, mem=3059.5M)
[02/14 12:52:21    104s] % Begin Save ccopt configuration ... (date=02/14 12:52:21, mem=3059.5M)
[02/14 12:52:21    104s] % End Save ccopt configuration ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3060.3M, current mem=3060.3M)
[02/14 12:52:21    104s] % Begin Save netlist data ... (date=02/14 12:52:21, mem=3060.3M)
[02/14 12:52:21    104s] Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.v.bin in single-threaded mode...
[02/14 12:52:21    104s] % End Save netlist data ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3060.3M, current mem=3060.3M)
[02/14 12:52:21    104s] Saving symbol-table file ...
[02/14 12:52:21    104s] Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:52:21    104s] % Begin Save AAE data ... (date=02/14 12:52:21, mem=3060.8M)
[02/14 12:52:21    104s] Saving AAE Data ...
[02/14 12:52:21    104s] AAE DB initialization (MEM=3121.789062 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:52:21    104s] % End Save AAE data ... (date=02/14 12:52:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3061.3M, current mem=3061.3M)
[02/14 12:52:21    104s] Saving /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/postcts.enc_3/scheduling_file.cts in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3.dat/scheduling_file.cts
[02/14 12:52:21    104s] Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/gui.pref.tcl ...
[02/14 12:52:22    104s] Saving mode setting ...
[02/14 12:52:22    104s] Saving root attributes to be loaded post write_db ...
[02/14 12:52:22    105s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/14 12:52:22    105s] Saving global file ...
[02/14 12:52:22    105s] Saving root attributes to be loaded previous write_db ...
[02/14 12:52:23    106s] % Begin Save floorplan data ... (date=02/14 12:52:23, mem=3065.6M)
[02/14 12:52:23    106s] Saving floorplan file ...
[02/14 12:52:23    106s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:52:24    106s] % End Save floorplan data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=3066.2M, current mem=3066.2M)
[02/14 12:52:24    106s] Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:52:24 2026)
[02/14 12:52:24    106s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3066.2M) ***
[02/14 12:52:24    106s] *info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.bbox.lef
[02/14 12:52:24    106s] Saving Drc markers ...
[02/14 12:52:24    106s] ... No Drc file written since there is no markers found.
[02/14 12:52:24    106s] % Begin Save placement data ... (date=02/14 12:52:24, mem=3066.4M)
[02/14 12:52:24    106s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/14 12:52:24    106s] Save Adaptive View Pruning View Names to Binary file
[02/14 12:52:24    106s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3067.0M) ***
[02/14 12:52:24    106s] % End Save placement data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=3066.6M, current mem=3066.6M)
[02/14 12:52:24    106s] % Begin Save routing data ... (date=02/14 12:52:24, mem=3066.6M)
[02/14 12:52:24    106s] Saving route file ...
[02/14 12:52:24    106s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3067.8M) ***
[02/14 12:52:24    106s] % End Save routing data ... (date=02/14 12:52:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=3066.9M, current mem=3066.9M)
[02/14 12:52:24    106s] Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.prop
[02/14 12:52:24    106s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3070.4M) ***
[02/14 12:52:24    106s] #Saving pin access data to file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.apa ...
[02/14 12:52:24    106s] #
[02/14 12:52:24    106s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/counter_16bit.techData.gz' ...
[02/14 12:52:24    106s] Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/route.enc_3/extraction/' ...
[02/14 12:52:24    106s] eee: Checksum of RC Grid density data=60
[02/14 12:52:25    106s] % Begin Save power constraints data ... (date=02/14 12:52:25, mem=3065.7M)
[02/14 12:52:25    106s] % End Save power constraints data ... (date=02/14 12:52:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=3065.7M, current mem=3065.7M)
[02/14 12:52:25    107s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:52:25    107s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:52:25    107s] Generated self-contained design route.enc_3
[02/14 12:52:25    107s] #% End save design ... (date=02/14 12:52:25, total cpu=0:00:03.3, real=0:00:04.0, peak res=3066.9M, current mem=3066.5M)
[02/14 12:52:25    107s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:52:25    107s] 
[02/14 12:52:25    107s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:52:25    107s] Severity  ID               Count  Summary                                  
[02/14 12:52:25    107s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:52:25    107s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:52:25    107s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:52:25    107s] 
[02/14 12:52:26    107s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:52:26    107s] UM:*                                                                   write_db
[02/14 12:52:32    113s] #@ Begin verbose flow_step implementation.route.write_output_screenshot
[02/14 12:52:32    113s] @flow 2: set inputstring [get_db flow_starting_db]
[02/14 12:52:32    113s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[02/14 12:52:32    113s] @flow 4: set filename [file tail $stepname]
[02/14 12:52:32    113s] @flow 5: set rootname [file rootname $filename]
[02/14 12:52:32    113s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[02/14 12:52:32    113s] @flow 7: # Define the directory name
[02/14 12:52:32    113s] @flow 8: set dirName "output/screenshots"
[02/14 12:52:32    113s] @flow 10: # Check if the directory exists
[02/14 12:52:32    113s] @flow 11: if {![file exists $dirName]} {...
[02/14 12:52:32    113s] @flow 15: } else {
[02/14 12:52:32    113s] @flow 16: puts "Directory '$dirName' already exists."
[02/14 12:52:32    113s] Directory 'output/screenshots' already exists.
[02/14 12:52:32    113s] @flow 17: }
[02/14 12:52:32    113s] @@flow 18: write_to_gif $outfile
[02/14 12:52:32    113s] #@ End verbose flow_step implementation.route.write_output_screenshot
[02/14 12:52:34    115s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:52:34    115s] UM:           7.25              7                                      write_output_screenshot
[02/14 12:52:40    121s] #@ Begin verbose flow_step implementation.route.schedule_route_report_postroute
[02/14 12:52:40    121s] @@flow 2: schedule_flow -flow report_postroute -include_in_metrics
[02/14 12:52:40    121s] #@ End verbose flow_step implementation.route.schedule_route_report_postroute
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] Program version = 25.11-s102_1
[02/14 12:52:47    128s] Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:52:47    128s] Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
[02/14 12:52:47    128s] Starting time = Feb 14, 2026 12:51:18
[02/14 12:52:47    128s] Ending time = Feb 14, 2026 12:52:46
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] Run Flow Summary
[02/14 12:52:47    128s] ---------------------
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] Steps run:  implementation.route.block_start implementation.route.init_innovus.init_innovus_yaml implementation.route.init_innovus.init_innovus_user implementation.route.add_fillers implementation.route.run_route implementation.route.block_finish implementation.route.write_output_screenshot implementation.route.schedule_route_report_postroute
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] Step status:
[02/14 12:52:47    128s]      implementation.route.block_start                             success
[02/14 12:52:47    128s]      implementation.route.init_innovus.init_innovus_yaml          success
[02/14 12:52:47    128s]      implementation.route.init_innovus.init_innovus_user          success
[02/14 12:52:47    128s]      implementation.route.add_fillers                             success
[02/14 12:52:47    128s]      implementation.route.run_route                               success
[02/14 12:52:47    128s]      implementation.route.block_finish                            success
[02/14 12:52:47    128s]      implementation.route.write_output_screenshot                 success
[02/14 12:52:47    128s]      implementation.route.schedule_route_report_postroute         success
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:52:47    128s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[02/14 12:52:47    128s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[02/14 12:52:47    128s] | syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
[02/14 12:52:47    128s] | syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
[02/14 12:52:47    128s] | syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
[02/14 12:52:47    128s] | floorplan   | 0:02:25          | 0:02:31           |                       |                       |
[02/14 12:52:47    128s] | prects      | 0:03:54          | 0:04:44           |                    -1 |                -0.086 |
[02/14 12:52:47    128s] | cts         | 0:02:39          | 0:03:23           |                    -1 |                -0.098 |
[02/14 12:52:47    128s] | postcts     | 0:01:29          | 0:01:33           |                    -1 |                -0.095 |
[02/14 12:52:47    128s] | route       | 0:01:51          | 0:01:52           |                       |                       |
[02/14 12:52:47    128s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:52:47    128s] Severity  ID               Count  Summary                                  
[02/14 12:52:47    128s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:52:47    128s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:52:47    128s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:52:47    128s] WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
[02/14 12:52:47    128s] WARNING   IMPPTN-1250          1  Pin placement has been enabled on metal ...
[02/14 12:52:47    128s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[02/14 12:52:47    128s] WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
[02/14 12:52:47    128s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:52:47    128s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:52:47    128s] WARNING   NREX-102            12  Net %s is not extracted due to %s. The r...
[02/14 12:52:47    128s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/14 12:52:47    128s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[02/14 12:52:47    128s] WARNING   NRIF-82              1  When route_detail_post_route_swap_via is...
[02/14 12:52:47    128s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:52:47    128s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:52:47    128s] *** Message Summary: 168 warning(s), 0 error(s)
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] 
[02/14 12:52:47    128s] *** Memory Usage v#1 (Current mem = 3273.047M, initial mem = 916.480M) ***
[02/14 12:52:47    128s] --- Ending "Innovus" (totcpu=0:02:09, real=0:02:15, mem=3273.0M) ---
