stencil_refsrc_0_Isrc_11_21_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_11_21_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_12_7_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_12_7_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_13_21_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_13_21_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_14_10_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_14_10_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_14_1_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_14_1_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_16_28_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_16_28_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_17_16_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_17_16_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_17_18_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_17_18_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_18_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_18_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_1_16_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_1_16_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_1_25_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_1_25_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_20_12_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_20_12_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_23_30_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_23_30_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_24_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_24_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_25_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_25_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_25_9_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_25_9_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_26_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_26_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_27_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_27_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_27_8_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
stencil_refsrc_0_Isrc_27_8_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
stencil_refsrc_0_Isrc_2_29_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_2_29_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_2_5_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_2_5_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_31_15_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_31_15_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_31_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_31_19_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_32_30_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_32_30_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_3_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (B0 * 6)))
stencil_refsrc_0_Isrc_3_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (B0 * 6)))
stencil_refsrc_0_Isrc_3_6_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_3_6_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_4_15_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_4_15_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_4_25_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_4_25_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_5_1_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_5_1_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_5_22_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_5_22_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_6_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (B0 * 6)))
stencil_refsrc_0_Isrc_6_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (3 + (B0 * 6)))
stencil_refsrc_0_Isrc_7_11_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_7_11_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_7_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_7_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_8_10_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else Isrc0)
stencil_refsrc_0_Isrc_8_10_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else Isrc0)
stencil_refsrc_0_Isrc_8_29_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else Isrc0)
stencil_refsrc_0_Isrc_8_29_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else Isrc0)
stencil_refsrc_0_Isrc_8_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else Isrc0)
stencil_refsrc_0_Isrc_8_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else Isrc0)
stencil_refsrc_0_Isrc_9_13_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_13_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_2_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_2_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_3_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_9_4_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (4 * 2))
stencil_refsrc_0_Isrc_9_6_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_0_Isrc_9_6_Psrc_0_refsnk_2.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else (2 * 4))
stencil_refsrc_1_Isrc_10_16_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 5)
stencil_refsrc_1_Isrc_10_16_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (Isrc1 < B0) then 0 else 5)
stencil_refsrc_1_Isrc_10_20_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_10_20_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_11_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_11_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_14_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_14_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_16_3_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_16_3_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_17_29_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_17_29_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_26_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_26_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_32_5_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_32_5_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_26_16_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_26_16_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_32_23_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_32_23_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_21_15_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_21_15_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_25_13_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_25_13_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_27_9_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_27_9_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_18_15_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_18_15_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_18_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_18_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_32_11_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_32_11_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_3_27_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_3_27_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_30_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_30_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_1_17_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_1_17_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_21_9_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_21_9_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_3_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_3_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_1_25_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_1_25_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_31_24_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_31_24_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_3_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_3_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_23_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_23_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_2_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_2_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_20_18_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_20_18_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_28_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_28_22_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_25_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_25_14_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_4_5_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_4_5_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_7_20_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_7_20_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_8_26_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_8_26_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_8_27_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_8_27_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_8_3_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_8_3_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_8_4_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_1_Isrc_8_4_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else 5)
stencil_refsrc_2_Isrc_26_18_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_26_18_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_5_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_5_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_12_10_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_12_10_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_14_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_14_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_17_10_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_17_10_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_1_Isrc_9_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_9_19_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_2_Isrc_10_24_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_24_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_20_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_20_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_23_9_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_23_9_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_12_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_12_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_14_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_14_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_24_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_24_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_11_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_11_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_16_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_16_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_28_21_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_28_21_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_21_16_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_21_16_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_26_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_26_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_1_Isrc_9_11_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_9_11_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_9_23_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_9_23_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_2_Isrc_10_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_10_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_21_26_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_21_26_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_23_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_23_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_22_3_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_22_3_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_16_18_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_16_18_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_22_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_18_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_18_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_20_2_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_20_2_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_8_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_6_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_29_6_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_15_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_15_15_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_18_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_18_32_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_25_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_25_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_1_Isrc_9_30_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_1_Isrc_9_30_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else 5)
stencil_refsrc_2_Isrc_12_5_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_12_5_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_5_30_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_5_30_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_9_23_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_9_23_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_3_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_3_7_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_7_11_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_7_11_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_3_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: ((B0 * 6) - 5)
stencil_refsrc_2_Isrc_3_4_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: ((B0 * 6) - 5)
stencil_refsrc_2_Isrc_5_27_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_2_Isrc_5_27_Psrc_0_refsnk_3.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - 5))
stencil_refsrc_4_Isrc_11_19_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_11_19_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_10_28_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_10_28_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_11_29_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_11_29_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_11_4_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_11_4_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_13_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_13_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_14_16_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_14_16_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_14_27_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_14_27_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_15_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_15_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_16_21_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_16_21_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_16_30_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_16_30_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_17_26_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_17_26_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_17_6_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_17_6_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_18_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_18_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_19_31_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_19_31_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_1_13_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_1_13_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_20_30_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_20_30_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_21_31_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_21_31_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_21_23_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_21_23_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_22_6_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_22_6_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_22_8_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_22_8_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_23_15_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_23_15_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_25_1_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 4))
stencil_refsrc_4_Isrc_25_1_Psrc_0_refsnk_0.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - 4))
stencil_refsrc_4_Isrc_25_32_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_25_32_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_26_11_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_26_11_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_26_3_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_26_3_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_27_28_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_27_28_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_27_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_27_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_28_13_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_28_13_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_28_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_28_7_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_2_20_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_2_20_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_30_24_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_30_24_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_30_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_30_2_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc0) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_31_32_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_31_32_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_7_27_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_7_27_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_8_11_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_8_11_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_4_25_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_4_25_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_7_8_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_7_8_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_5_18_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_5_18_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_6_17_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
stencil_refsrc_4_Isrc_6_17_Psrc_0_refsnk_1.RI.ELM.ris_refsrc_Isrc_Psrc_refsnk Prog: (if (B0 < Isrc1) then 0 else ((B0 * 6) - (3 * 3)))
