# --------------------------------------------------------------------------
#
# MiSTer project
#
# WARNING WARNING WARNING:
# Do not add files to project in Quartus IDE! It will mess this file!
# Add the files manually to files.qip file.
#
# --------------------------------------------------------------------------

set_global_assignment -name TOP_LEVEL_ENTITY sys_top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Standard Edition"

set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name SAVE_DISK_SPACE OFF
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE ON
set_global_assignment -name QII_AUTO_PACKED_REGISTERS AUTO
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name MUX_RESTRUCTURE ON
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
set_global_assignment -name PRE_MAPPING_RESYNTHESIS ON
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name ECO_OPTIMIZE_TIMING ON
set_global_assignment -name PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT MEDIUM

#set_global_assignment -name VERILOG_MACRO "ARCADE_SYS=1"
#set_global_assignment -name VERILOG_MACRO "USE_FB=1"
#set_global_assignment -name VERILOG_MACRO "USE_SDRAM=1"
#set_global_assignment -name VERILOG_MACRO "USE_DDRAM=1"

#do not enable DEBUG_NOHDMI in release!
#set_global_assignment -name VERILOG_MACRO "DEBUG_NOHDMI=1"

source sys/sys.tcl
set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:sys/build_id.tcl"
set_global_assignment -name CDF_FILE jtag.cdf
set_global_assignment -name QIP_FILE sys/sys.qip
source sys/sys_analog.tcl

source files.qip

set_global_assignment -name VERILOG_FILE sys/I2C_Controller.v
set_global_assignment -name VERILOG_FILE sys/I2C_AV_Config.v

set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ

set_global_assignment -name SDC_FILE ZXNext.sdc
set_global_assignment -name SYSTEMVERILOG_FILE ZXNext.sv
set_global_assignment -name VHDL_FILE rtl/audio/ym2149.vhd
set_global_assignment -name VHDL_FILE rtl/audio/turbosound.vhd
set_global_assignment -name VHDL_FILE rtl/audio/soundrive.vhd
set_global_assignment -name VHDL_FILE rtl/audio/pwm.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s_transmitter.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s.vhd
set_global_assignment -name VHDL_FILE rtl/audio/dac.vhd
set_global_assignment -name VHDL_FILE rtl/audio/audio_mixer.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s/i2s_transmit.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s/i2s_slave.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s/i2s_receive.vhd
set_global_assignment -name VHDL_FILE rtl/audio/i2s/i2s_master.vhd
set_global_assignment -name VHDL_FILE rtl/ram/dpram2.vhd
set_global_assignment -name VHDL_FILE rtl/cpu/t80na.vhd
set_global_assignment -name VHDL_FILE rtl/cpu/t80n_pack.vhd
set_global_assignment -name VHDL_FILE rtl/cpu/t80n_mcode.vhd
set_global_assignment -name VHDL_FILE rtl/cpu/t80n_alu.vhd
set_global_assignment -name VHDL_FILE rtl/cpu/t80n.vhd
set_global_assignment -name VHDL_FILE rtl/device/multiface.vhd
set_global_assignment -name VHDL_FILE rtl/device/dma.vhd
set_global_assignment -name VHDL_FILE rtl/device/divmmc.vhd
set_global_assignment -name VHDL_FILE rtl/device/copper.vhd
set_global_assignment -name VERILOG_FILE rtl/input/ps2_mouse.v
set_global_assignment -name VHDL_FILE rtl/input/membrane/membrane.vhd
set_global_assignment -name VHDL_FILE rtl/input/membrane/emu_fnkeys.vhd
set_global_assignment -name VHDL_FILE rtl/input/keyboard/ps2_keyb.vhd
set_global_assignment -name VHDL_FILE rtl/input/keyboard/ps2_iobase.vhd
set_global_assignment -name VHDL_FILE rtl/input/keyboard/keymaps.vhd
set_global_assignment -name VHDL_FILE rtl/misc/synchronize.vhd
set_global_assignment -name VHDL_FILE rtl/misc/debounce.vhd
set_global_assignment -name VHDL_FILE rtl/misc/asymmetrical_debounce.vhd
set_global_assignment -name VHDL_FILE rtl/video/vga/scan_convert.vhd
set_global_assignment -name VHDL_FILE rtl/video/zxula_timing.vhd
set_global_assignment -name VHDL_FILE rtl/video/zxula.vhd
set_global_assignment -name VHDL_FILE rtl/video/tilemap.vhd
set_global_assignment -name VHDL_FILE rtl/video/sprites.vhd
set_global_assignment -name VHDL_FILE rtl/video/lores.vhd
set_global_assignment -name VHDL_FILE rtl/video/layer2.vhd
set_global_assignment -name VHDL_FILE rtl/serial/uart.vhd
set_global_assignment -name VHDL_FILE rtl/serial/spi_master.vhd
set_global_assignment -name VHDL_FILE rtl/serial/fifop.vhd
set_global_assignment -name VHDL_FILE rtl/rom/bootrom.vhd
set_global_assignment -name VHDL_FILE rtl/ram/tdpram.vhd
set_global_assignment -name VHDL_FILE rtl/ram/spram.vhd
set_global_assignment -name VHDL_FILE rtl/ram/sdpram.vhd
set_global_assignment -name VHDL_FILE rtl/ram/dpram.vhd
set_global_assignment -name VERILOG_FILE rtl/ram/sram.v
set_global_assignment -name VHDL_FILE rtl/ram/BUFGMUX1.vhd
set_global_assignment -name VHDL_FILE rtl/zxnext.vhd
set_global_assignment -name VHDL_FILE rtl/zxnext_Mister.vhd
set_global_assignment -name VHDL_FILE rtl/device/ctc_chan.vhd
set_global_assignment -name VHDL_FILE rtl/device/ctc.vhd
set_global_assignment -name SYSTEMVERILOG_FILE rtl/misc/compressor.sv
set_global_assignment -name VERILOG_FILE rtl/ds1307/DS1307.v
set_global_assignment -name VERILOG_FILE rtl/ds1307/i2cSlave.v
set_global_assignment -name VERILOG_FILE rtl/ds1307/registerInterface.v
set_global_assignment -name VERILOG_FILE rtl/ds1307/serialInterface.v
set_global_assignment -name USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT 0000

# The following assignments have been added by quartus_dse for group ZXnext
set_global_assignment -tag dse_compilation -name SEED 12


set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

# The following assignments have been added by quartus_dse for group ZXnext
set_global_assignment -tag dse_compilation -name SEED 5

