{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685003202817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685003202817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 09:26:42 2023 " "Processing started: Thu May 25 09:26:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685003202817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003202817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetolsd -c projetolsd " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetolsd -c projetolsd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003202817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685003203188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685003203188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_temp-Behavioral " "Found design unit 1: Rom_temp-Behavioral" {  } { { "Rom_temp.vhd" "" { Text "C:/SENSOR_GOD_MODE/Rom_temp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_temp " "Found entity 1: Rom_temp" {  } { { "Rom_temp.vhd" "" { Text "C:/SENSOR_GOD_MODE/Rom_temp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempSelect-Behavioral " "Found design unit 1: TempSelect-Behavioral" {  } { { "TempSelect.vhd" "" { Text "C:/SENSOR_GOD_MODE/TempSelect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209205 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempSelect " "Found entity 1: TempSelect" {  } { { "TempSelect.vhd" "" { Text "C:/SENSOR_GOD_MODE/TempSelect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder_invert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder_invert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder_invert-RTL " "Found design unit 1: Bin7SegDecoder_invert-RTL" {  } { { "Bin7SegDecoder_invert.vhd" "" { Text "C:/SENSOR_GOD_MODE/Bin7SegDecoder_invert.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder_invert " "Found entity 1: Bin7SegDecoder_invert" {  } { { "Bin7SegDecoder_invert.vhd" "" { Text "C:/SENSOR_GOD_MODE/Bin7SegDecoder_invert.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_join.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour_join.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hour_join-Behavioral " "Found design unit 1: Hour_join-Behavioral" {  } { { "Hour_join.vhd" "" { Text "C:/SENSOR_GOD_MODE/Hour_join.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hour_join " "Found entity 1: Hour_join" {  } { { "Hour_join.vhd" "" { Text "C:/SENSOR_GOD_MODE/Hour_join.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicWatch-Structural " "Found design unit 1: BasicWatch-Structural" {  } { { "BasicWatch.vhd" "" { Text "C:/SENSOR_GOD_MODE/BasicWatch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicWatch " "Found entity 1: BasicWatch" {  } { { "BasicWatch.vhd" "" { Text "C:/SENSOR_GOD_MODE/BasicWatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-RTL " "Found design unit 1: Bin7SegDecoder-RTL" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/SENSOR_GOD_MODE/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/SENSOR_GOD_MODE/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/SENSOR_GOD_MODE/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/SENSOR_GOD_MODE/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkenablegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkenablegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkEnableGenerator-RTL " "Found design unit 1: ClkEnableGenerator-RTL" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/SENSOR_GOD_MODE/ClkEnableGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209235 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkEnableGenerator " "Found entity 1: ClkEnableGenerator" {  } { { "ClkEnableGenerator.vhd" "" { Text "C:/SENSOR_GOD_MODE/ClkEnableGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "C:/SENSOR_GOD_MODE/Counter4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "C:/SENSOR_GOD_MODE/Counter4Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetolsd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetolsd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetolsd " "Found entity 1: projetolsd" {  } { { "projetolsd.bdf" "" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685003209244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003209244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetolsd " "Elaborating entity \"projetolsd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685003209282 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "projetolsd.bdf" "" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 80 -40 128 96 "SW\[17..11\]" "" } { 288 -40 128 304 "SW\[6..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1685003209282 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17..11\] SW17..11 " "Converted element name(s) from \"SW\[17..11\]\" to \"SW17..11\"" {  } { { "projetolsd.bdf" "" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 80 -40 128 96 "SW\[17..11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685003209282 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[6..0\] SW6..0 " "Converted element name(s) from \"SW\[6..0\]\" to \"SW6..0\"" {  } { { "projetolsd.bdf" "" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 288 -40 128 304 "SW\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685003209282 ""}  } { { "projetolsd.bdf" "" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 80 -40 128 96 "SW\[17..11\]" "" } { 288 -40 128 304 "SW\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685003209282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_temp Rom_temp:inst2 " "Elaborating entity \"Rom_temp\" for hierarchy \"Rom_temp:inst2\"" {  } { { "projetolsd.bdf" "inst2" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 224 1272 1480 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685003209282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hour_join Hour_join:inst1 " "Elaborating entity \"Hour_join\" for hierarchy \"Hour_join:inst1\"" {  } { { "projetolsd.bdf" "inst1" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 224 1016 1232 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685003209298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder_invert Bin7SegDecoder_invert:inst3 " "Elaborating entity \"Bin7SegDecoder_invert\" for hierarchy \"Bin7SegDecoder_invert:inst3\"" {  } { { "projetolsd.bdf" "inst3" { Schematic "C:/SENSOR_GOD_MODE/projetolsd.bdf" { { 160 640 848 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685003209298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685003209817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685003210416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685003210416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685003210543 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685003210543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685003210543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685003210543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685003210559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 09:26:50 2023 " "Processing ended: Thu May 25 09:26:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685003210559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685003210559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685003210559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685003210559 ""}
