<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.703</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.703</CP_FINAL>
  <CP_ROUTE>5.703</CP_ROUTE>
  <CP_SYNTH>5.689</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.297</SLACK_FINAL>
  <SLACK_ROUTE>4.297</SLACK_ROUTE>
  <SLACK_SYNTH>4.311</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.297</WNS_FINAL>
  <WNS_ROUTE>4.297</WNS_ROUTE>
  <WNS_SYNTH>4.311</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>1</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1254</FF>
    <LATCH>0</LATCH>
    <LUT>844</LUT>
    <SLICE>322</SLICE>
    <SRL>51</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>150</BRAM>
    <CLB>0</CLB>
    <DSP>120</DSP>
    <FF>65200</FF>
    <LUT>32600</LUT>
    <SLICE>8150</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="array_summer" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">control_s_axi_U flow_control_loop_delay_pipe_U gmem0_m_axi_U</SubModules>
    <Resources BRAM="1" FF="1254" LUT="844" LogicLUT="793" RAMB18="1" SRL="51"/>
    <LocalResources FF="206" LUT="36" LogicLUT="33" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_control_s_axi">
    <Resources FF="182" LUT="219" LogicLUT="219"/>
  </RtlModule>
  <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_flow_control_loop_delay_pipe">
  </RtlModule>
  <RtlModule CELL="inst/gmem0_m_axi_U" DEPTH="1" FILE_NAME="array_summer.v" ORIG_REF_NAME="array_summer_gmem0_m_axi">
    <Resources BRAM="1" FF="864" LUT="554" LogicLUT="506" RAMB18="1" SRL="48"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.212" DATAPATH_LOGIC_DELAY="0.978" DATAPATH_NET_DELAY="4.234" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[38]/CE" LOGIC_LEVELS="4" MAX_FANOUT="168" SLACK="4.297" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1768"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_cnt[51]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[38]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1805"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.212" DATAPATH_LOGIC_DELAY="0.978" DATAPATH_NET_DELAY="4.234" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[41]/CE" LOGIC_LEVELS="4" MAX_FANOUT="168" SLACK="4.297" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1768"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_cnt[51]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[41]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1805"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.212" DATAPATH_LOGIC_DELAY="0.978" DATAPATH_NET_DELAY="4.234" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[42]/CE" LOGIC_LEVELS="4" MAX_FANOUT="168" SLACK="4.297" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1768"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_cnt[51]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[42]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1805"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.212" DATAPATH_LOGIC_DELAY="0.978" DATAPATH_NET_DELAY="4.234" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[43]/CE" LOGIC_LEVELS="4" MAX_FANOUT="168" SLACK="4.297" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1768"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_cnt[51]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[43]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1805"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.212" DATAPATH_LOGIC_DELAY="0.978" DATAPATH_NET_DELAY="4.234" ENDPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[44]/CE" LOGIC_LEVELS="4" MAX_FANOUT="168" SLACK="4.297" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_total_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1768"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_total[19]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/sect_cnt[51]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="array_summer_control_s_axi.v" LINE_NUMBER="144"/>
    <CELL NAME="bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_cnt_reg[44]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_summer_gmem0_m_axi.v" LINE_NUMBER="1805"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/array_summer_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/array_summer_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/array_summer_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/array_summer_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/array_summer_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/array_summer_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/array_summer_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/array_summer_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
