

================================================================
== Vitis HLS Report for 'C_IO_L2_in_4_x1'
================================================================
* Date:           Sun Sep 18 13:54:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3152380|  78695932|  10.507 ms|  0.262 sec|  3152380|  78695932|     none|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+
        |                                                                                                    |  Latency (cycles)  |   Iteration   |  Initiation Interval  |   Trip  |          |
        |                                              Loop Name                                             |   min   |    max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+
        |- C_IO_L2_in_4_x1_loop_1_C_IO_L2_in_4_x1_loop_2                                                     |     6648|  75550200|  277 ~ 3147925|          -|          -|       24|        no|
        | + C_IO_L2_in_4_x1_loop_3                                                                           |      274|      2192|            274|          -|          -|    1 ~ 8|        no|
        |  ++ C_IO_L2_in_4_x1_loop_4                                                                         |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_5                                                                       |       32|        32|              2|          -|          -|       16|        no|
        |  ++ C_IO_L2_in_4_x1_loop_6                                                                         |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_7                                                                       |       32|        32|              2|          -|          -|       16|        no|
        | + C_IO_L2_in_4_x1_loop_8_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_C_IO_L2_in_4_x1_loop_12   |  3145729|   3145729|              4|          3|          3|  1048576|       yes|
        | + C_IO_L2_in_4_x1_loop_14                                                                          |      274|      2192|            274|          -|          -|    1 ~ 8|        no|
        |  ++ C_IO_L2_in_4_x1_loop_15                                                                        |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_16                                                                      |       32|        32|              2|          -|          -|       16|        no|
        |  ++ C_IO_L2_in_4_x1_loop_17                                                                        |      272|       272|             34|          -|          -|        8|        no|
        |   +++ C_IO_L2_in_4_x1_loop_18                                                                      |       32|        32|              2|          -|          -|       16|        no|
        | + C_IO_L2_in_4_x1_loop_19_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_C_IO_L2_in_4_x1_loop_23  |  3145729|   3145729|              4|          3|          3|  1048576|       yes|
        |- C_IO_L2_in_4_x1_loop_25_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_C_IO_L2_in_4_x1_loop_29   |  3145729|   3145729|              4|          3|          3|  1048576|       yes|
        +----------------------------------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 3
  Pipeline-0 : II = 3, D = 4, States = { 9 10 11 12 }
  Pipeline-1 : II = 3, D = 4, States = { 20 21 22 23 }
  Pipeline-2 : II = 3, D = 4, States = { 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 24 
3 --> 4 13 9 
4 --> 5 7 3 
5 --> 6 4 
6 --> 5 
7 --> 8 4 
8 --> 7 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 9 
13 --> 2 
14 --> 15 13 20 
15 --> 16 18 14 
16 --> 17 15 
17 --> 16 
18 --> 19 15 
19 --> 18 
20 --> 21 
21 --> 13 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 28 26 
26 --> 27 
27 --> 24 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_4_x1121, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_4_x121, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_4_x1121, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_4_x121, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18109]   --->   Operation 35 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18110]   --->   Operation 36 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln18109 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18109]   --->   Operation 37 'specmemcore' 'specmemcore_ln18109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln18110 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18110]   --->   Operation 38 'specmemcore' 'specmemcore_ln18110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln18119 = br void" [./dut.cpp:18119]   --->   Operation 39 'br' 'br_ln18119' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten205 = phi i5 0, void, i5 %add_ln890_148, void %.loopexit1220"   --->   Operation 40 'phi' 'indvar_flatten205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1066, void %.loopexit1220"   --->   Operation 41 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220"   --->   Operation 42 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arb_7 = phi i1 0, void, i1 %arb, void %.loopexit1220"   --->   Operation 43 'phi' 'arb_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln890_148 = add i5 %indvar_flatten205, i5 1"   --->   Operation 44 'add' 'add_ln890_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten205, i5 24"   --->   Operation 45 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader71.preheader.preheader"   --->   Operation 46 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_1_C_IO_L2_in_4_x1_loop_2_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.49ns)   --->   "%icmp_ln890401 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 49 'icmp' 'icmp_ln890401' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln18119 = select i1 %icmp_ln890401, i3 0, i3 %c1_V" [./dut.cpp:18119]   --->   Operation 50 'select' 'select_ln18119' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%or_ln18119 = or i1 %icmp_ln890401, i1 %intra_trans_en" [./dut.cpp:18119]   --->   Operation 51 'or' 'or_ln18119' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln18119)   --->   "%xor_ln18119 = xor i1 %icmp_ln890401, i1 1" [./dut.cpp:18119]   --->   Operation 52 'xor' 'xor_ln18119' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18119 = and i1 %arb_7, i1 %xor_ln18119" [./dut.cpp:18119]   --->   Operation 53 'and' 'and_ln18119' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln18120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_303" [./dut.cpp:18120]   --->   Operation 54 'specloopname' 'specloopname_ln18120' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18119, i3 0" [./dut.cpp:18119]   --->   Operation 55 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18119]   --->   Operation 56 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln18124 = br i1 %and_ln18119, void %.preheader15.preheader, void %.preheader9.preheader" [./dut.cpp:18124]   --->   Operation 57 'br' 'br_ln18124' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln18126 = br void %.preheader15" [./dut.cpp:18126]   --->   Operation 58 'br' 'br_ln18126' <Predicate = (!icmp_ln890 & !and_ln18119)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln18200 = br void %.preheader9" [./dut.cpp:18200]   --->   Operation 59 'br' 'br_ln18200' <Predicate = (!icmp_ln890 & and_ln18119)> <Delay = 0.38>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln18292 = br void %.preheader71.preheader" [./dut.cpp:18292]   --->   Operation 60 'br' 'br_ln18292' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%c3_31 = phi i4 %c3_33, void %.loopexit1216, i4 4, void %.preheader15.preheader"   --->   Operation 61 'phi' 'c3_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_31, i32 3" [./dut.cpp:18126]   --->   Operation 62 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18126 = br i1 %tmp_610, void %.split49, void %.loopexit" [./dut.cpp:18126]   --->   Operation 63 'br' 'br_ln18126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_610)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_563"   --->   Operation 65 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_610)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln886_5 = zext i4 %c3_31"   --->   Operation 66 'zext' 'zext_ln886_5' <Predicate = (!tmp_610)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln886_5 = icmp_ugt  i6 %zext_ln886_5, i6 %add_i_i780_cast"   --->   Operation 67 'icmp' 'icmp_ln886_5' <Predicate = (!tmp_610)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln18128 = br i1 %icmp_ln886_5, void, void %.loopexit" [./dut.cpp:18128]   --->   Operation 68 'br' 'br_ln18128' <Predicate = (!tmp_610)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln18131 = icmp_eq  i4 %c3_31, i4 4" [./dut.cpp:18131]   --->   Operation 69 'icmp' 'icmp_ln18131' <Predicate = (!tmp_610 & !icmp_ln886_5)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18131 = br i1 %icmp_ln18131, void %.preheader12.preheader, void %.preheader13.preheader" [./dut.cpp:18131]   --->   Operation 70 'br' 'br_ln18131' <Predicate = (!tmp_610 & !icmp_ln886_5)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader12"   --->   Operation 71 'br' 'br_ln890' <Predicate = (!tmp_610 & !icmp_ln886_5 & !icmp_ln18131)> <Delay = 0.38>
ST_3 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln18141 = br void %.preheader13" [./dut.cpp:18141]   --->   Operation 72 'br' 'br_ln18141' <Predicate = (!tmp_610 & !icmp_ln886_5 & icmp_ln18131)> <Delay = 0.38>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln18166 = br i1 %or_ln18119, void %.loopexit1220, void %.preheader10.preheader.preheader" [./dut.cpp:18166]   --->   Operation 73 'br' 'br_ln18166' <Predicate = (icmp_ln886_5) | (tmp_610)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln18174 = br void %.preheader10.preheader" [./dut.cpp:18174]   --->   Operation 74 'br' 'br_ln18174' <Predicate = (icmp_ln886_5 & or_ln18119) | (tmp_610 & or_ln18119)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%c4_V_17 = phi i4 %add_ln691_1073, void, i4 0, void %.preheader12.preheader"   --->   Operation 75 'phi' 'c4_V_17' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_1073 = add i4 %c4_V_17, i4 1"   --->   Operation 76 'add' 'add_ln691_1073' <Predicate = (!icmp_ln18131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.65ns)   --->   "%icmp_ln890_1049 = icmp_eq  i4 %c4_V_17, i4 8"   --->   Operation 77 'icmp' 'icmp_ln890_1049' <Predicate = (!icmp_ln18131)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18146 = br i1 %icmp_ln890_1049, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18146]   --->   Operation 79 'br' 'br_ln18146' <Predicate = (!icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln18146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_243" [./dut.cpp:18146]   --->   Operation 80 'specloopname' 'specloopname_ln18146' <Predicate = (!icmp_ln18131 & !icmp_ln890_1049)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln18148 = br void" [./dut.cpp:18148]   --->   Operation 81 'br' 'br_ln18148' <Predicate = (!icmp_ln18131 & !icmp_ln890_1049)> <Delay = 0.38>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln18131 & icmp_ln890_1049)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%c4_V_16 = phi i4 %add_ln691_1071, void, i4 0, void %.preheader13.preheader"   --->   Operation 83 'phi' 'c4_V_16' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln691_1071 = add i4 %c4_V_16, i4 1"   --->   Operation 84 'add' 'add_ln691_1071' <Predicate = (icmp_ln18131)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln18141 = trunc i4 %c4_V_16" [./dut.cpp:18141]   --->   Operation 85 'trunc' 'trunc_ln18141' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_672_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18141, i4 0"   --->   Operation 86 'bitconcatenate' 'tmp_672_cast' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.65ns)   --->   "%icmp_ln890_1048 = icmp_eq  i4 %c4_V_16, i4 8"   --->   Operation 87 'icmp' 'icmp_ln890_1048' <Predicate = (icmp_ln18131)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln18132 = br i1 %icmp_ln890_1048, void %.split47, void %.loopexit1216.loopexit453" [./dut.cpp:18132]   --->   Operation 89 'br' 'br_ln18132' <Predicate = (icmp_ln18131)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln18132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_969" [./dut.cpp:18132]   --->   Operation 90 'specloopname' 'specloopname_ln18132' <Predicate = (icmp_ln18131 & !icmp_ln890_1048)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln18134 = br void" [./dut.cpp:18134]   --->   Operation 91 'br' 'br_ln18134' <Predicate = (icmp_ln18131 & !icmp_ln890_1048)> <Delay = 0.38>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 92 'br' 'br_ln0' <Predicate = (icmp_ln18131 & icmp_ln890_1048)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.70ns)   --->   "%c3_33 = add i4 %c3_31, i4 1" [./dut.cpp:18126]   --->   Operation 93 'add' 'c3_33' <Predicate = (icmp_ln18131 & icmp_ln890_1048) | (!icmp_ln18131 & icmp_ln890_1049)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 94 'br' 'br_ln0' <Predicate = (icmp_ln18131 & icmp_ln890_1048) | (!icmp_ln18131 & icmp_ln890_1049)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%c5_V_65 = phi i5 %add_ln691_1074, void %.split41, i5 0, void %.split43"   --->   Operation 95 'phi' 'c5_V_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln691_1074 = add i5 %c5_V_65, i5 1"   --->   Operation 96 'add' 'add_ln691_1074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.63ns)   --->   "%icmp_ln890_1061 = icmp_eq  i5 %c5_V_65, i5 16"   --->   Operation 97 'icmp' 'icmp_ln890_1061' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln18148 = br i1 %icmp_ln890_1061, void %.split41, void" [./dut.cpp:18148]   --->   Operation 99 'br' 'br_ln18148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln890_1061)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_567" [./dut.cpp:18148]   --->   Operation 101 'specloopname' 'specloopname_ln18148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.21ns)   --->   "%tmp_616 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'tmp_616' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_616" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%c5_V_64 = phi i5 %add_ln691_1072, void %.split45, i5 0, void %.split47"   --->   Operation 105 'phi' 'c5_V_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln691_1072 = add i5 %c5_V_64, i5 1"   --->   Operation 106 'add' 'add_ln691_1072' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln18141 = zext i5 %c5_V_64" [./dut.cpp:18141]   --->   Operation 107 'zext' 'zext_ln18141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln18141 = add i7 %tmp_672_cast, i7 %zext_ln18141" [./dut.cpp:18141]   --->   Operation 108 'add' 'add_ln18141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln18141_1 = zext i7 %add_ln18141" [./dut.cpp:18141]   --->   Operation 109 'zext' 'zext_ln18141_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18141_1" [./dut.cpp:18141]   --->   Operation 110 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.63ns)   --->   "%icmp_ln890_1060 = icmp_eq  i5 %c5_V_64, i5 16"   --->   Operation 111 'icmp' 'icmp_ln890_1060' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln18134 = br i1 %icmp_ln890_1060, void %.split45, void" [./dut.cpp:18134]   --->   Operation 113 'br' 'br_ln18134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 114 'br' 'br_ln0' <Predicate = (icmp_ln890_1060)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln18134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_703" [./dut.cpp:18134]   --->   Operation 115 'specloopname' 'specloopname_ln18134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.21ns)   --->   "%tmp_615 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'tmp_615' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 117 [1/1] (1.20ns)   --->   "%store_ln18141 = store i512 %tmp_615, i7 %local_C_pong_V_addr" [./dut.cpp:18141]   --->   Operation 117 'store' 'store_ln18141' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten94 = phi i21 %add_ln18167, void %.preheader10, i21 0, void %.preheader10.preheader.preheader" [./dut.cpp:18167]   --->   Operation 119 'phi' 'indvar_flatten94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten52 = phi i15 %select_ln890_145, void %.preheader10, i15 0, void %.preheader10.preheader.preheader"   --->   Operation 120 'phi' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 %select_ln890_144, void %.preheader10, i14 0, void %.preheader10.preheader.preheader"   --->   Operation 121 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%c6_V_78 = phi i6 %select_ln890_140, void %.preheader10, i6 0, void %.preheader10.preheader.preheader"   --->   Operation 122 'phi' 'c6_V_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 %select_ln890_143, void %.preheader10, i9 0, void %.preheader10.preheader.preheader"   --->   Operation 123 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%c7_V_76 = phi i4 %select_ln890_142, void %.preheader10, i4 0, void %.preheader10.preheader.preheader"   --->   Operation 124 'phi' 'c7_V_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%c8_V_6 = phi i5 %select_ln691_6, void %.preheader10, i5 0, void %.preheader10.preheader.preheader"   --->   Operation 125 'phi' 'c8_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.81ns)   --->   "%add_ln18167 = add i21 %indvar_flatten94, i21 1" [./dut.cpp:18167]   --->   Operation 126 'add' 'add_ln18167' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%div_i_i3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_78, i32 1, i32 4"   --->   Operation 127 'partselect' 'div_i_i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_78"   --->   Operation 128 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_2448 = trunc i4 %c7_V_76"   --->   Operation 129 'trunc' 'empty_2448' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln18167 = icmp_eq  i21 %indvar_flatten94, i21 1048576" [./dut.cpp:18167]   --->   Operation 130 'icmp' 'icmp_ln18167' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln18167 = br i1 %icmp_ln18167, void %.preheader10, void %.loopexit1220.loopexit452" [./dut.cpp:18167]   --->   Operation 131 'br' 'br_ln18167' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.66ns)   --->   "%icmp_ln890_1054 = icmp_eq  i15 %indvar_flatten52, i15 8192"   --->   Operation 132 'icmp' 'icmp_ln890_1054' <Predicate = (!icmp_ln18167)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.12ns)   --->   "%xor_ln18167 = xor i1 %icmp_ln890_1054, i1 1" [./dut.cpp:18167]   --->   Operation 133 'xor' 'xor_ln18167' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln18174_1)   --->   "%and_ln18167 = and i1 %empty, i1 %xor_ln18167" [./dut.cpp:18167]   --->   Operation 134 'and' 'and_ln18167' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.63ns)   --->   "%icmp_ln890_1055 = icmp_eq  i5 %c8_V_6, i5 16"   --->   Operation 135 'icmp' 'icmp_ln890_1055' <Predicate = (!icmp_ln18167)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln18174)   --->   "%and_ln18167_1 = and i1 %icmp_ln890_1055, i1 %xor_ln18167" [./dut.cpp:18167]   --->   Operation 136 'and' 'and_ln18167_1' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.59ns)   --->   "%icmp_ln890_1056 = icmp_eq  i9 %indvar_flatten, i9 128"   --->   Operation 137 'icmp' 'icmp_ln890_1056' <Predicate = (!icmp_ln18167)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln18173_2)   --->   "%and_ln18167_2 = and i1 %icmp_ln890_1056, i1 %xor_ln18167" [./dut.cpp:18167]   --->   Operation 138 'and' 'and_ln18167_2' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.65ns)   --->   "%icmp_ln890_1057 = icmp_eq  i14 %indvar_flatten18, i14 4096"   --->   Operation 139 'icmp' 'icmp_ln890_1057' <Predicate = (!icmp_ln18167)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.12ns)   --->   "%and_ln18167_3 = and i1 %icmp_ln890_1057, i1 %xor_ln18167" [./dut.cpp:18167]   --->   Operation 140 'and' 'and_ln18167_3' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln18173 = or i1 %and_ln18167_3, i1 %icmp_ln890_1054" [./dut.cpp:18173]   --->   Operation 141 'or' 'or_ln18173' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.29ns)   --->   "%select_ln18173 = select i1 %or_ln18173, i6 0, i6 %c6_V_78" [./dut.cpp:18173]   --->   Operation 142 'select' 'select_ln18173' <Predicate = (!icmp_ln18167)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln18173_1)   --->   "%xor_ln18173 = xor i1 %icmp_ln890_1057, i1 1" [./dut.cpp:18173]   --->   Operation 143 'xor' 'xor_ln18173' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18173_1 = or i1 %icmp_ln890_1054, i1 %xor_ln18173" [./dut.cpp:18173]   --->   Operation 144 'or' 'or_ln18173_1' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln18174_1)   --->   "%and_ln18173 = and i1 %and_ln18167, i1 %or_ln18173_1" [./dut.cpp:18173]   --->   Operation 145 'and' 'and_ln18173' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln18174)   --->   "%and_ln18173_1 = and i1 %and_ln18167_1, i1 %or_ln18173_1" [./dut.cpp:18173]   --->   Operation 146 'and' 'and_ln18173_1' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18173_2 = and i1 %and_ln18167_2, i1 %or_ln18173_1" [./dut.cpp:18173]   --->   Operation 147 'and' 'and_ln18173_2' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln691_1063 = add i6 %select_ln18173, i6 1"   --->   Operation 148 'add' 'add_ln691_1063' <Predicate = (!icmp_ln18167)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln18174_1)   --->   "%or_ln18174 = or i1 %and_ln18173_2, i1 %and_ln18167_3" [./dut.cpp:18174]   --->   Operation 149 'or' 'or_ln18174' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18174_1 = or i1 %or_ln18174, i1 %icmp_ln890_1054" [./dut.cpp:18174]   --->   Operation 150 'or' 'or_ln18174_1' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.35ns)   --->   "%select_ln18174 = select i1 %or_ln18174_1, i4 0, i4 %c7_V_76" [./dut.cpp:18174]   --->   Operation 151 'select' 'select_ln18174' <Predicate = (!icmp_ln18167)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%div_i_i639_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1063, i32 1, i32 4"   --->   Operation 152 'partselect' 'div_i_i639_mid1' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln18174_1)   --->   "%empty_2449 = trunc i6 %add_ln691_1063"   --->   Operation 153 'trunc' 'empty_2449' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18174_1 = select i1 %and_ln18173_2, i1 %empty_2449, i1 %and_ln18173" [./dut.cpp:18174]   --->   Operation 154 'select' 'select_ln18174_1' <Predicate = (!icmp_ln18167)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln18174)   --->   "%xor_ln18174 = xor i1 %and_ln18173_2, i1 1" [./dut.cpp:18174]   --->   Operation 155 'xor' 'xor_ln18174' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18174 = and i1 %and_ln18173_1, i1 %xor_ln18174" [./dut.cpp:18174]   --->   Operation 156 'and' 'and_ln18174' <Predicate = (!icmp_ln18167)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.29ns)   --->   "%select_ln890_140 = select i1 %and_ln18173_2, i6 %add_ln691_1063, i6 %select_ln18173"   --->   Operation 157 'select' 'select_ln890_140' <Predicate = (!icmp_ln18167)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln691_1065 = add i5 %c8_V_6, i5 1"   --->   Operation 158 'add' 'add_ln691_1065' <Predicate = (!icmp_ln18167)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.71ns)   --->   "%add_ln890_145 = add i9 %indvar_flatten, i9 1"   --->   Operation 159 'add' 'add_ln890_145' <Predicate = (!icmp_ln18167)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.30ns)   --->   "%select_ln890_143 = select i1 %or_ln18174_1, i9 1, i9 %add_ln890_145"   --->   Operation 160 'select' 'select_ln890_143' <Predicate = (!icmp_ln18167)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.76ns)   --->   "%add_ln890_146 = add i14 %indvar_flatten18, i14 1"   --->   Operation 161 'add' 'add_ln890_146' <Predicate = (!icmp_ln18167)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.77ns)   --->   "%add_ln890_147 = add i15 %indvar_flatten52, i15 1"   --->   Operation 162 'add' 'add_ln890_147' <Predicate = (!icmp_ln18167)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.29ns)   --->   "%select_ln890_145 = select i1 %icmp_ln890_1054, i15 1, i15 %add_ln890_147"   --->   Operation 163 'select' 'select_ln890_145' <Predicate = (!icmp_ln18167)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 4> <Delay = 2.25>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_666_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2448, i4 %div_i_i3" [./dut.cpp:18176]   --->   Operation 164 'bitconcatenate' 'tmp_666_cast' <Predicate = (!or_ln18173 & !and_ln18173_2 & !and_ln18174)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln18174_2)   --->   "%select_ln18173_1 = select i1 %or_ln18173, i7 0, i7 %tmp_666_cast" [./dut.cpp:18173]   --->   Operation 165 'select' 'select_ln18173_1' <Predicate = (!icmp_ln18167 & !and_ln18173_2 & !and_ln18174)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln18174_2)   --->   "%zext_ln18174 = zext i4 %div_i_i639_mid1" [./dut.cpp:18174]   --->   Operation 166 'zext' 'zext_ln18174' <Predicate = (!icmp_ln18167 & and_ln18173_2 & !and_ln18174)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18174_2 = select i1 %and_ln18173_2, i7 %zext_ln18174, i7 %select_ln18173_1" [./dut.cpp:18174]   --->   Operation 167 'select' 'select_ln18174_2' <Predicate = (!icmp_ln18167 & !and_ln18174)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln691_1064 = add i4 %select_ln18174, i4 1"   --->   Operation 168 'add' 'add_ln691_1064' <Predicate = (!icmp_ln18167)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_141)   --->   "%select_ln18173_2 = select i1 %or_ln18173, i4 0, i4 %div_i_i3" [./dut.cpp:18173]   --->   Operation 169 'select' 'select_ln18173_2' <Predicate = (!icmp_ln18167 & !and_ln18173_2 & and_ln18174)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_141)   --->   "%select_ln18174_3 = select i1 %and_ln18173_2, i4 %div_i_i639_mid1, i4 %select_ln18173_2" [./dut.cpp:18174]   --->   Operation 170 'select' 'select_ln18174_3' <Predicate = (!icmp_ln18167 & and_ln18174)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_141)   --->   "%trunc_ln890_6 = trunc i4 %add_ln691_1064"   --->   Operation 171 'trunc' 'trunc_ln890_6' <Predicate = (!icmp_ln18167 & and_ln18174)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_141)   --->   "%tmp_676_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_6, i4 %select_ln18174_3"   --->   Operation 172 'bitconcatenate' 'tmp_676_cast' <Predicate = (!icmp_ln18167 & and_ln18174)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_141 = select i1 %and_ln18174, i7 %tmp_676_cast, i7 %select_ln18174_2"   --->   Operation 173 'select' 'select_ln890_141' <Predicate = (!icmp_ln18167)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%select_ln890_149_cast = zext i7 %select_ln890_141"   --->   Operation 174 'zext' 'select_ln890_149_cast' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_19 = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_149_cast"   --->   Operation 175 'getelementptr' 'local_C_ping_V_addr_19' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (1.20ns)   --->   "%local_C_ping_V_load_18 = load i7 %local_C_ping_V_addr_19"   --->   Operation 176 'load' 'local_C_ping_V_load_18' <Predicate = (!icmp_ln18167)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_10 : Operation 177 [1/1] (0.35ns)   --->   "%select_ln890_142 = select i1 %and_ln18174, i4 %add_ln691_1064, i4 %select_ln18174"   --->   Operation 177 'select' 'select_ln890_142' <Predicate = (!icmp_ln18167)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_6)   --->   "%or_ln691_14 = or i1 %and_ln18174, i1 %and_ln18173_2"   --->   Operation 178 'or' 'or_ln691_14' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_6)   --->   "%or_ln691_15 = or i1 %or_ln691_14, i1 %or_ln18173"   --->   Operation 179 'or' 'or_ln691_15' <Predicate = (!icmp_ln18167)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691_6 = select i1 %or_ln691_15, i5 1, i5 %add_ln691_1065"   --->   Operation 180 'select' 'select_ln691_6' <Predicate = (!icmp_ln18167)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.34ns)   --->   "%select_ln890_144 = select i1 %or_ln18173, i14 1, i14 %add_ln890_146"   --->   Operation 181 'select' 'select_ln890_144' <Predicate = (!icmp_ln18167)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 5> <Delay = 1.62>
ST_11 : Operation 182 [1/2] (1.20ns)   --->   "%local_C_ping_V_load_18 = load i7 %local_C_ping_V_addr_19"   --->   Operation 182 'load' 'local_C_ping_V_load_18' <Predicate = (!icmp_ln18167)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln18190)   --->   "%data_split_V_0_99 = trunc i512 %local_C_ping_V_load_18"   --->   Operation 183 'trunc' 'data_split_V_0_99' <Predicate = (!icmp_ln18167 & !select_ln18174_1)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln18190)   --->   "%data_split_V_1_99 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load_18, i32 256, i32 511"   --->   Operation 184 'partselect' 'data_split_V_1_99' <Predicate = (!icmp_ln18167 & select_ln18174_1)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln18190 = select i1 %select_ln18174_1, i256 %data_split_V_1_99, i256 %data_split_V_0_99" [./dut.cpp:18190]   --->   Operation 185 'select' 'select_ln18190' <Predicate = (!icmp_ln18167)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 6> <Delay = 1.21>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_8_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_C_IO_L2_in_4_x1_loop_12_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_9_C_IO_L2_in_4_x1_loop_11_C_IO_L2_in_4_x1_loop_12_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_C_IO_L2_in_4_x1_loop_12_str"   --->   Operation 189 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_11_C_IO_L2_in_4_x1_loop_12_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln18178 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:18178]   --->   Operation 191 'specpipeline' 'specpipeline_ln18178' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_363" [./dut.cpp:18178]   --->   Operation 192 'specloopname' 'specloopname_ln18178' <Predicate = (!icmp_ln18167)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18190" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = (!icmp_ln18167)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10.preheader"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!icmp_ln18167)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.57>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!and_ln18119 & or_ln18119)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 196 'br' 'br_ln0' <Predicate = (and_ln18119 & or_ln18119)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln18274 = xor i1 %arb_7, i1 1" [./dut.cpp:18274]   --->   Operation 197 'xor' 'xor_ln18274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890401, i1 %xor_ln18274" [./dut.cpp:18274]   --->   Operation 198 'or' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.57ns)   --->   "%add_ln691_1066 = add i3 %select_ln18119, i3 1"   --->   Operation 199 'add' 'add_ln691_1066' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.74>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_32, void %.loopexit1218, i4 4, void %.preheader9.preheader"   --->   Operation 201 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18200]   --->   Operation 202 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln18200 = br i1 %tmp, void %.split26, void %.loopexit1135" [./dut.cpp:18200]   --->   Operation 203 'br' 'br_ln18200' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_750"   --->   Operation 205 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 206 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 207 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln18202 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18202]   --->   Operation 208 'br' 'br_ln18202' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.65ns)   --->   "%icmp_ln18205 = icmp_eq  i4 %c3, i4 4" [./dut.cpp:18205]   --->   Operation 209 'icmp' 'icmp_ln18205' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln18205 = br i1 %icmp_ln18205, void %.preheader6.preheader, void %.preheader7.preheader" [./dut.cpp:18205]   --->   Operation 210 'br' 'br_ln18205' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 211 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln18205)> <Delay = 0.38>
ST_14 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln18215 = br void %.preheader7" [./dut.cpp:18215]   --->   Operation 212 'br' 'br_ln18215' <Predicate = (!tmp & !icmp_ln886 & icmp_ln18205)> <Delay = 0.38>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln18240 = br i1 %or_ln18119, void %.loopexit1220, void %.preheader.preheader.preheader" [./dut.cpp:18240]   --->   Operation 213 'br' 'br_ln18240' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln18248 = br void %.preheader.preheader" [./dut.cpp:18248]   --->   Operation 214 'br' 'br_ln18248' <Predicate = (or_ln18119 & icmp_ln886) | (or_ln18119 & tmp)> <Delay = 0.38>

State 15 <SV = 3> <Delay = 0.70>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%c4_V_15 = phi i4 %add_ln691_1069, void, i4 0, void %.preheader6.preheader"   --->   Operation 215 'phi' 'c4_V_15' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln691_1069 = add i4 %c4_V_15, i4 1"   --->   Operation 216 'add' 'add_ln691_1069' <Predicate = (!icmp_ln18205)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.65ns)   --->   "%icmp_ln890_1047 = icmp_eq  i4 %c4_V_15, i4 8"   --->   Operation 217 'icmp' 'icmp_ln890_1047' <Predicate = (!icmp_ln18205)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln18220 = br i1 %icmp_ln890_1047, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18220]   --->   Operation 219 'br' 'br_ln18220' <Predicate = (!icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln18220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_514" [./dut.cpp:18220]   --->   Operation 220 'specloopname' 'specloopname_ln18220' <Predicate = (!icmp_ln18205 & !icmp_ln890_1047)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln18222 = br void" [./dut.cpp:18222]   --->   Operation 221 'br' 'br_ln18222' <Predicate = (!icmp_ln18205 & !icmp_ln890_1047)> <Delay = 0.38>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!icmp_ln18205 & icmp_ln890_1047)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1067, void, i4 0, void %.preheader7.preheader"   --->   Operation 223 'phi' 'c4_V' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln691_1067 = add i4 %c4_V, i4 1"   --->   Operation 224 'add' 'add_ln691_1067' <Predicate = (icmp_ln18205)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln18215 = trunc i4 %c4_V" [./dut.cpp:18215]   --->   Operation 225 'trunc' 'trunc_ln18215' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_667_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18215, i4 0"   --->   Operation 226 'bitconcatenate' 'tmp_667_cast' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.65ns)   --->   "%icmp_ln890_1046 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 227 'icmp' 'icmp_ln890_1046' <Predicate = (icmp_ln18205)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln18206 = br i1 %icmp_ln890_1046, void %.split24, void %.loopexit1218.loopexit451" [./dut.cpp:18206]   --->   Operation 229 'br' 'br_ln18206' <Predicate = (icmp_ln18205)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln18206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_565" [./dut.cpp:18206]   --->   Operation 230 'specloopname' 'specloopname_ln18206' <Predicate = (icmp_ln18205 & !icmp_ln890_1046)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.38ns)   --->   "%br_ln18208 = br void" [./dut.cpp:18208]   --->   Operation 231 'br' 'br_ln18208' <Predicate = (icmp_ln18205 & !icmp_ln890_1046)> <Delay = 0.38>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 232 'br' 'br_ln0' <Predicate = (icmp_ln18205 & icmp_ln890_1046)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.70ns)   --->   "%c3_32 = add i4 %c3, i4 1" [./dut.cpp:18200]   --->   Operation 233 'add' 'c3_32' <Predicate = (icmp_ln18205 & icmp_ln890_1046) | (!icmp_ln18205 & icmp_ln890_1047)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 234 'br' 'br_ln0' <Predicate = (icmp_ln18205 & icmp_ln890_1046) | (!icmp_ln18205 & icmp_ln890_1047)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.70>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%c5_V_63 = phi i5 %add_ln691_1070, void %.split18, i5 0, void %.split20"   --->   Operation 235 'phi' 'c5_V_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.70ns)   --->   "%add_ln691_1070 = add i5 %c5_V_63, i5 1"   --->   Operation 236 'add' 'add_ln691_1070' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.63ns)   --->   "%icmp_ln890_1059 = icmp_eq  i5 %c5_V_63, i5 16"   --->   Operation 237 'icmp' 'icmp_ln890_1059' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln18222 = br i1 %icmp_ln890_1059, void %.split18, void" [./dut.cpp:18222]   --->   Operation 239 'br' 'br_ln18222' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 240 'br' 'br_ln0' <Predicate = (icmp_ln890_1059)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.43>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln18222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_569" [./dut.cpp:18222]   --->   Operation 241 'specloopname' 'specloopname_ln18222' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (1.21ns)   --->   "%tmp_618 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 242 'read' 'tmp_618' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 243 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_618" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 243 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 244 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 4> <Delay = 0.70>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1068, void %.split22, i5 0, void %.split24"   --->   Operation 245 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.70ns)   --->   "%add_ln691_1068 = add i5 %c5_V, i5 1"   --->   Operation 246 'add' 'add_ln691_1068' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln18215 = zext i5 %c5_V" [./dut.cpp:18215]   --->   Operation 247 'zext' 'zext_ln18215' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.70ns)   --->   "%add_ln18215 = add i7 %tmp_667_cast, i7 %zext_ln18215" [./dut.cpp:18215]   --->   Operation 248 'add' 'add_ln18215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln18215_1 = zext i7 %add_ln18215" [./dut.cpp:18215]   --->   Operation 249 'zext' 'zext_ln18215_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_13 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18215_1" [./dut.cpp:18215]   --->   Operation 250 'getelementptr' 'local_C_ping_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.63ns)   --->   "%icmp_ln890_1058 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 251 'icmp' 'icmp_ln890_1058' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln18208 = br i1 %icmp_ln890_1058, void %.split22, void" [./dut.cpp:18208]   --->   Operation 253 'br' 'br_ln18208' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 254 'br' 'br_ln0' <Predicate = (icmp_ln890_1058)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 2.41>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln18208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_564" [./dut.cpp:18208]   --->   Operation 255 'specloopname' 'specloopname_ln18208' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (1.21ns)   --->   "%tmp_617 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 256 'read' 'tmp_617' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 257 [1/1] (1.20ns)   --->   "%store_ln18215 = store i512 %tmp_617, i7 %local_C_ping_V_addr_13" [./dut.cpp:18215]   --->   Operation 257 'store' 'store_ln18215' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 258 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 2.32>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%indvar_flatten197 = phi i21 %add_ln18241, void %.preheader, i21 0, void %.preheader.preheader.preheader" [./dut.cpp:18241]   --->   Operation 259 'phi' 'indvar_flatten197' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%indvar_flatten155 = phi i15 %select_ln890_139, void %.preheader, i15 0, void %.preheader.preheader.preheader"   --->   Operation 260 'phi' 'indvar_flatten155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%indvar_flatten121 = phi i14 %select_ln890_138, void %.preheader, i14 0, void %.preheader.preheader.preheader"   --->   Operation 261 'phi' 'indvar_flatten121' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%c6_V_77 = phi i6 %select_ln890_134, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 262 'phi' 'c6_V_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i9 %select_ln890_137, void %.preheader, i9 0, void %.preheader.preheader.preheader"   --->   Operation 263 'phi' 'indvar_flatten103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%c7_V_75 = phi i4 %select_ln890_136, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 264 'phi' 'c7_V_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%c8_V_5 = phi i5 %select_ln691_5, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 265 'phi' 'c8_V_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.81ns)   --->   "%add_ln18241 = add i21 %indvar_flatten197, i21 1" [./dut.cpp:18241]   --->   Operation 266 'add' 'add_ln18241' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%div_i_i2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_77, i32 1, i32 4"   --->   Operation 267 'partselect' 'div_i_i2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%empty_2450 = trunc i6 %c6_V_77"   --->   Operation 268 'trunc' 'empty_2450' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%empty_2451 = trunc i4 %c7_V_75"   --->   Operation 269 'trunc' 'empty_2451' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.73ns)   --->   "%icmp_ln18241 = icmp_eq  i21 %indvar_flatten197, i21 1048576" [./dut.cpp:18241]   --->   Operation 270 'icmp' 'icmp_ln18241' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln18241 = br i1 %icmp_ln18241, void %.preheader, void %.loopexit1220.loopexit" [./dut.cpp:18241]   --->   Operation 271 'br' 'br_ln18241' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.66ns)   --->   "%icmp_ln890_1050 = icmp_eq  i15 %indvar_flatten155, i15 8192"   --->   Operation 272 'icmp' 'icmp_ln890_1050' <Predicate = (!icmp_ln18241)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.12ns)   --->   "%xor_ln18241 = xor i1 %icmp_ln890_1050, i1 1" [./dut.cpp:18241]   --->   Operation 273 'xor' 'xor_ln18241' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln18248_1)   --->   "%and_ln18241 = and i1 %empty_2450, i1 %xor_ln18241" [./dut.cpp:18241]   --->   Operation 274 'and' 'and_ln18241' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.63ns)   --->   "%icmp_ln890_1051 = icmp_eq  i5 %c8_V_5, i5 16"   --->   Operation 275 'icmp' 'icmp_ln890_1051' <Predicate = (!icmp_ln18241)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln18248)   --->   "%and_ln18241_1 = and i1 %icmp_ln890_1051, i1 %xor_ln18241" [./dut.cpp:18241]   --->   Operation 276 'and' 'and_ln18241_1' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.59ns)   --->   "%icmp_ln890_1052 = icmp_eq  i9 %indvar_flatten103, i9 128"   --->   Operation 277 'icmp' 'icmp_ln890_1052' <Predicate = (!icmp_ln18241)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln18247_2)   --->   "%and_ln18241_2 = and i1 %icmp_ln890_1052, i1 %xor_ln18241" [./dut.cpp:18241]   --->   Operation 278 'and' 'and_ln18241_2' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.65ns)   --->   "%icmp_ln890_1053 = icmp_eq  i14 %indvar_flatten121, i14 4096"   --->   Operation 279 'icmp' 'icmp_ln890_1053' <Predicate = (!icmp_ln18241)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.12ns)   --->   "%and_ln18241_3 = and i1 %icmp_ln890_1053, i1 %xor_ln18241" [./dut.cpp:18241]   --->   Operation 280 'and' 'and_ln18241_3' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.12ns)   --->   "%or_ln18247 = or i1 %and_ln18241_3, i1 %icmp_ln890_1050" [./dut.cpp:18247]   --->   Operation 281 'or' 'or_ln18247' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.29ns)   --->   "%select_ln18247 = select i1 %or_ln18247, i6 0, i6 %c6_V_77" [./dut.cpp:18247]   --->   Operation 282 'select' 'select_ln18247' <Predicate = (!icmp_ln18241)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln18247_1)   --->   "%xor_ln18247 = xor i1 %icmp_ln890_1053, i1 1" [./dut.cpp:18247]   --->   Operation 283 'xor' 'xor_ln18247' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18247_1 = or i1 %icmp_ln890_1050, i1 %xor_ln18247" [./dut.cpp:18247]   --->   Operation 284 'or' 'or_ln18247_1' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln18248_1)   --->   "%and_ln18247 = and i1 %and_ln18241, i1 %or_ln18247_1" [./dut.cpp:18247]   --->   Operation 285 'and' 'and_ln18247' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln18248)   --->   "%and_ln18247_1 = and i1 %and_ln18241_1, i1 %or_ln18247_1" [./dut.cpp:18247]   --->   Operation 286 'and' 'and_ln18247_1' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18247_2 = and i1 %and_ln18241_2, i1 %or_ln18247_1" [./dut.cpp:18247]   --->   Operation 287 'and' 'and_ln18247_2' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln691_1060 = add i6 %select_ln18247, i6 1"   --->   Operation 288 'add' 'add_ln691_1060' <Predicate = (!icmp_ln18241)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln18248_1)   --->   "%or_ln18248 = or i1 %and_ln18247_2, i1 %and_ln18241_3" [./dut.cpp:18248]   --->   Operation 289 'or' 'or_ln18248' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18248_1 = or i1 %or_ln18248, i1 %icmp_ln890_1050" [./dut.cpp:18248]   --->   Operation 290 'or' 'or_ln18248_1' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.35ns)   --->   "%select_ln18248 = select i1 %or_ln18248_1, i4 0, i4 %c7_V_75" [./dut.cpp:18248]   --->   Operation 291 'select' 'select_ln18248' <Predicate = (!icmp_ln18241)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%div_i_i383_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1060, i32 1, i32 4"   --->   Operation 292 'partselect' 'div_i_i383_mid1' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln18248_1)   --->   "%empty_2452 = trunc i6 %add_ln691_1060"   --->   Operation 293 'trunc' 'empty_2452' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18248_1 = select i1 %and_ln18247_2, i1 %empty_2452, i1 %and_ln18247" [./dut.cpp:18248]   --->   Operation 294 'select' 'select_ln18248_1' <Predicate = (!icmp_ln18241)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln18248)   --->   "%xor_ln18248 = xor i1 %and_ln18247_2, i1 1" [./dut.cpp:18248]   --->   Operation 295 'xor' 'xor_ln18248' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18248 = and i1 %and_ln18247_1, i1 %xor_ln18248" [./dut.cpp:18248]   --->   Operation 296 'and' 'and_ln18248' <Predicate = (!icmp_ln18241)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/1] (0.29ns)   --->   "%select_ln890_134 = select i1 %and_ln18247_2, i6 %add_ln691_1060, i6 %select_ln18247"   --->   Operation 297 'select' 'select_ln890_134' <Predicate = (!icmp_ln18241)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.70ns)   --->   "%add_ln691_1062 = add i5 %c8_V_5, i5 1"   --->   Operation 298 'add' 'add_ln691_1062' <Predicate = (!icmp_ln18241)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (0.71ns)   --->   "%add_ln890_142 = add i9 %indvar_flatten103, i9 1"   --->   Operation 299 'add' 'add_ln890_142' <Predicate = (!icmp_ln18241)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.30ns)   --->   "%select_ln890_137 = select i1 %or_ln18248_1, i9 1, i9 %add_ln890_142"   --->   Operation 300 'select' 'select_ln890_137' <Predicate = (!icmp_ln18241)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 301 [1/1] (0.76ns)   --->   "%add_ln890_143 = add i14 %indvar_flatten121, i14 1"   --->   Operation 301 'add' 'add_ln890_143' <Predicate = (!icmp_ln18241)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.77ns)   --->   "%add_ln890_144 = add i15 %indvar_flatten155, i15 1"   --->   Operation 302 'add' 'add_ln890_144' <Predicate = (!icmp_ln18241)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (0.29ns)   --->   "%select_ln890_139 = select i1 %icmp_ln890_1050, i15 1, i15 %add_ln890_144"   --->   Operation 303 'select' 'select_ln890_139' <Predicate = (!icmp_ln18241)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 4> <Delay = 2.25>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_665_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2451, i4 %div_i_i2" [./dut.cpp:18250]   --->   Operation 304 'bitconcatenate' 'tmp_665_cast' <Predicate = (!or_ln18247 & !and_ln18247_2 & !and_ln18248)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln18248_2)   --->   "%select_ln18247_1 = select i1 %or_ln18247, i7 0, i7 %tmp_665_cast" [./dut.cpp:18247]   --->   Operation 305 'select' 'select_ln18247_1' <Predicate = (!icmp_ln18241 & !and_ln18247_2 & !and_ln18248)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln18248_2)   --->   "%zext_ln18248 = zext i4 %div_i_i383_mid1" [./dut.cpp:18248]   --->   Operation 306 'zext' 'zext_ln18248' <Predicate = (!icmp_ln18241 & and_ln18247_2 & !and_ln18248)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18248_2 = select i1 %and_ln18247_2, i7 %zext_ln18248, i7 %select_ln18247_1" [./dut.cpp:18248]   --->   Operation 307 'select' 'select_ln18248_2' <Predicate = (!icmp_ln18241 & !and_ln18248)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln691_1061 = add i4 %select_ln18248, i4 1"   --->   Operation 308 'add' 'add_ln691_1061' <Predicate = (!icmp_ln18241)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_135)   --->   "%select_ln18247_2 = select i1 %or_ln18247, i4 0, i4 %div_i_i2" [./dut.cpp:18247]   --->   Operation 309 'select' 'select_ln18247_2' <Predicate = (!icmp_ln18241 & !and_ln18247_2 & and_ln18248)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_135)   --->   "%select_ln18248_3 = select i1 %and_ln18247_2, i4 %div_i_i383_mid1, i4 %select_ln18247_2" [./dut.cpp:18248]   --->   Operation 310 'select' 'select_ln18248_3' <Predicate = (!icmp_ln18241 & and_ln18248)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_135)   --->   "%trunc_ln890_5 = trunc i4 %add_ln691_1061"   --->   Operation 311 'trunc' 'trunc_ln890_5' <Predicate = (!icmp_ln18241 & and_ln18248)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_135)   --->   "%tmp_671_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_5, i4 %select_ln18248_3"   --->   Operation 312 'bitconcatenate' 'tmp_671_cast' <Predicate = (!icmp_ln18241 & and_ln18248)> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_135 = select i1 %and_ln18248, i7 %tmp_671_cast, i7 %select_ln18248_2"   --->   Operation 313 'select' 'select_ln890_135' <Predicate = (!icmp_ln18241)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%select_ln890_142_cast = zext i7 %select_ln890_135"   --->   Operation 314 'zext' 'select_ln890_142_cast' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_12 = getelementptr i512 %local_C_pong_V, i64 0, i64 %select_ln890_142_cast"   --->   Operation 315 'getelementptr' 'local_C_pong_V_addr_12' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_21 : Operation 316 [2/2] (1.20ns)   --->   "%local_C_pong_V_load = load i7 %local_C_pong_V_addr_12"   --->   Operation 316 'load' 'local_C_pong_V_load' <Predicate = (!icmp_ln18241)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_21 : Operation 317 [1/1] (0.35ns)   --->   "%select_ln890_136 = select i1 %and_ln18248, i4 %add_ln691_1061, i4 %select_ln18248"   --->   Operation 317 'select' 'select_ln890_136' <Predicate = (!icmp_ln18241)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_5)   --->   "%or_ln691_12 = or i1 %and_ln18248, i1 %and_ln18247_2"   --->   Operation 318 'or' 'or_ln691_12' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_5)   --->   "%or_ln691_13 = or i1 %or_ln691_12, i1 %or_ln18247"   --->   Operation 319 'or' 'or_ln691_13' <Predicate = (!icmp_ln18241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691_5 = select i1 %or_ln691_13, i5 1, i5 %add_ln691_1062"   --->   Operation 320 'select' 'select_ln691_5' <Predicate = (!icmp_ln18241)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.34ns)   --->   "%select_ln890_138 = select i1 %or_ln18247, i14 1, i14 %add_ln890_143"   --->   Operation 321 'select' 'select_ln890_138' <Predicate = (!icmp_ln18241)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 5> <Delay = 1.62>
ST_22 : Operation 322 [1/2] (1.20ns)   --->   "%local_C_pong_V_load = load i7 %local_C_pong_V_addr_12"   --->   Operation 322 'load' 'local_C_pong_V_load' <Predicate = (!icmp_ln18241)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_22 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln18264)   --->   "%data_split_V_0_98 = trunc i512 %local_C_pong_V_load"   --->   Operation 323 'trunc' 'data_split_V_0_98' <Predicate = (!icmp_ln18241 & !select_ln18248_1)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln18264)   --->   "%data_split_V_1_98 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_pong_V_load, i32 256, i32 511"   --->   Operation 324 'partselect' 'data_split_V_1_98' <Predicate = (!icmp_ln18241 & select_ln18248_1)> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln18264 = select i1 %select_ln18248_1, i256 %data_split_V_1_98, i256 %data_split_V_0_98" [./dut.cpp:18264]   --->   Operation 325 'select' 'select_ln18264' <Predicate = (!icmp_ln18241)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 6> <Delay = 1.21>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_19_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_C_IO_L2_in_4_x1_loop_23_str"   --->   Operation 326 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 327 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_20_C_IO_L2_in_4_x1_loop_22_C_IO_L2_in_4_x1_loop_23_str"   --->   Operation 328 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_C_IO_L2_in_4_x1_loop_23_str"   --->   Operation 329 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_22_C_IO_L2_in_4_x1_loop_23_str"   --->   Operation 330 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%specpipeline_ln18252 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:18252]   --->   Operation 331 'specpipeline' 'specpipeline_ln18252' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln18252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_994" [./dut.cpp:18252]   --->   Operation 332 'specloopname' 'specloopname_ln18252' <Predicate = (!icmp_ln18241)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18264" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 333 'write' 'write_ln174' <Predicate = (!icmp_ln18241)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 334 'br' 'br_ln0' <Predicate = (!icmp_ln18241)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 2.32>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%indvar_flatten308 = phi i21 %add_ln18285, void %.preheader71, i21 0, void %.preheader71.preheader.preheader" [./dut.cpp:18285]   --->   Operation 335 'phi' 'indvar_flatten308' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten266 = phi i15 %select_ln890_133, void %.preheader71, i15 0, void %.preheader71.preheader.preheader"   --->   Operation 336 'phi' 'indvar_flatten266' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%indvar_flatten232 = phi i14 %select_ln890_132, void %.preheader71, i14 0, void %.preheader71.preheader.preheader"   --->   Operation 337 'phi' 'indvar_flatten232' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890, void %.preheader71, i6 0, void %.preheader71.preheader.preheader"   --->   Operation 338 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%indvar_flatten214 = phi i9 %select_ln890_131, void %.preheader71, i9 0, void %.preheader71.preheader.preheader"   --->   Operation 339 'phi' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_130, void %.preheader71, i4 0, void %.preheader71.preheader.preheader"   --->   Operation 340 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %select_ln691, void %.preheader71, i5 0, void %.preheader71.preheader.preheader"   --->   Operation 341 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.81ns)   --->   "%add_ln18285 = add i21 %indvar_flatten308, i21 1" [./dut.cpp:18285]   --->   Operation 342 'add' 'add_ln18285' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 343 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%empty_2453 = trunc i6 %c6_V"   --->   Operation 344 'trunc' 'empty_2453' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%empty_2454 = trunc i4 %c7_V"   --->   Operation 345 'trunc' 'empty_2454' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.73ns)   --->   "%icmp_ln18285 = icmp_eq  i21 %indvar_flatten308, i21 1048576" [./dut.cpp:18285]   --->   Operation 346 'icmp' 'icmp_ln18285' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln18285 = br i1 %icmp_ln18285, void %.preheader71, void %.loopexit1214" [./dut.cpp:18285]   --->   Operation 347 'br' 'br_ln18285' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.66ns)   --->   "%icmp_ln890_1042 = icmp_eq  i15 %indvar_flatten266, i15 8192"   --->   Operation 348 'icmp' 'icmp_ln890_1042' <Predicate = (!icmp_ln18285)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.12ns)   --->   "%xor_ln18285 = xor i1 %icmp_ln890_1042, i1 1" [./dut.cpp:18285]   --->   Operation 349 'xor' 'xor_ln18285' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln18292_1)   --->   "%and_ln18285 = and i1 %empty_2453, i1 %xor_ln18285" [./dut.cpp:18285]   --->   Operation 350 'and' 'and_ln18285' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.63ns)   --->   "%icmp_ln890_1043 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 351 'icmp' 'icmp_ln890_1043' <Predicate = (!icmp_ln18285)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln18292)   --->   "%and_ln18285_1 = and i1 %icmp_ln890_1043, i1 %xor_ln18285" [./dut.cpp:18285]   --->   Operation 352 'and' 'and_ln18285_1' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (0.59ns)   --->   "%icmp_ln890_1044 = icmp_eq  i9 %indvar_flatten214, i9 128"   --->   Operation 353 'icmp' 'icmp_ln890_1044' <Predicate = (!icmp_ln18285)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln18291_2)   --->   "%and_ln18285_2 = and i1 %icmp_ln890_1044, i1 %xor_ln18285" [./dut.cpp:18285]   --->   Operation 354 'and' 'and_ln18285_2' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.65ns)   --->   "%icmp_ln890_1045 = icmp_eq  i14 %indvar_flatten232, i14 4096"   --->   Operation 355 'icmp' 'icmp_ln890_1045' <Predicate = (!icmp_ln18285)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.12ns)   --->   "%and_ln18285_3 = and i1 %icmp_ln890_1045, i1 %xor_ln18285" [./dut.cpp:18285]   --->   Operation 356 'and' 'and_ln18285_3' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 357 [1/1] (0.12ns)   --->   "%or_ln18291 = or i1 %and_ln18285_3, i1 %icmp_ln890_1042" [./dut.cpp:18291]   --->   Operation 357 'or' 'or_ln18291' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.29ns)   --->   "%select_ln18291 = select i1 %or_ln18291, i6 0, i6 %c6_V" [./dut.cpp:18291]   --->   Operation 358 'select' 'select_ln18291' <Predicate = (!icmp_ln18285)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln18291_1)   --->   "%xor_ln18291 = xor i1 %icmp_ln890_1045, i1 1" [./dut.cpp:18291]   --->   Operation 359 'xor' 'xor_ln18291' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18291_1 = or i1 %icmp_ln890_1042, i1 %xor_ln18291" [./dut.cpp:18291]   --->   Operation 360 'or' 'or_ln18291_1' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln18292_1)   --->   "%and_ln18291 = and i1 %and_ln18285, i1 %or_ln18291_1" [./dut.cpp:18291]   --->   Operation 361 'and' 'and_ln18291' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln18292)   --->   "%and_ln18291_1 = and i1 %and_ln18285_1, i1 %or_ln18291_1" [./dut.cpp:18291]   --->   Operation 362 'and' 'and_ln18291_1' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18291_2 = and i1 %and_ln18285_2, i1 %or_ln18291_1" [./dut.cpp:18291]   --->   Operation 363 'and' 'and_ln18291_2' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln18291, i6 1"   --->   Operation 364 'add' 'add_ln691' <Predicate = (!icmp_ln18285)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln18292_1)   --->   "%or_ln18292 = or i1 %and_ln18291_2, i1 %and_ln18285_3" [./dut.cpp:18292]   --->   Operation 365 'or' 'or_ln18292' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18292_1 = or i1 %or_ln18292, i1 %icmp_ln890_1042" [./dut.cpp:18292]   --->   Operation 366 'or' 'or_ln18292_1' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (0.35ns)   --->   "%select_ln18292 = select i1 %or_ln18292_1, i4 0, i4 %c7_V" [./dut.cpp:18292]   --->   Operation 367 'select' 'select_ln18292' <Predicate = (!icmp_ln18285)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%div_i_i214_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 368 'partselect' 'div_i_i214_mid1' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln18292_1)   --->   "%empty_2455 = trunc i6 %add_ln691"   --->   Operation 369 'trunc' 'empty_2455' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18292_1 = select i1 %and_ln18291_2, i1 %empty_2455, i1 %and_ln18291" [./dut.cpp:18292]   --->   Operation 370 'select' 'select_ln18292_1' <Predicate = (!icmp_ln18285)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln18292)   --->   "%xor_ln18292 = xor i1 %and_ln18291_2, i1 1" [./dut.cpp:18292]   --->   Operation 371 'xor' 'xor_ln18292' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 372 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18292 = and i1 %and_ln18291_1, i1 %xor_ln18292" [./dut.cpp:18292]   --->   Operation 372 'and' 'and_ln18292' <Predicate = (!icmp_ln18285)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln18291_2, i6 %add_ln691, i6 %select_ln18291"   --->   Operation 373 'select' 'select_ln890' <Predicate = (!icmp_ln18285)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 374 [1/1] (0.70ns)   --->   "%add_ln691_1059 = add i5 %c8_V, i5 1"   --->   Operation 374 'add' 'add_ln691_1059' <Predicate = (!icmp_ln18285)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln18292, i1 %and_ln18291_2"   --->   Operation 375 'or' 'or_ln691' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691_11 = or i1 %or_ln691, i1 %or_ln18291"   --->   Operation 376 'or' 'or_ln691_11' <Predicate = (!icmp_ln18285)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 377 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691_11, i5 1, i5 %add_ln691_1059"   --->   Operation 377 'select' 'select_ln691' <Predicate = (!icmp_ln18285)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 378 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten214, i9 1"   --->   Operation 378 'add' 'add_ln890' <Predicate = (!icmp_ln18285)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 379 [1/1] (0.30ns)   --->   "%select_ln890_131 = select i1 %or_ln18292_1, i9 1, i9 %add_ln890"   --->   Operation 379 'select' 'select_ln890_131' <Predicate = (!icmp_ln18285)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 380 [1/1] (0.76ns)   --->   "%add_ln890_140 = add i14 %indvar_flatten232, i14 1"   --->   Operation 380 'add' 'add_ln890_140' <Predicate = (!icmp_ln18285)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [1/1] (0.77ns)   --->   "%add_ln890_141 = add i15 %indvar_flatten266, i15 1"   --->   Operation 381 'add' 'add_ln890_141' <Predicate = (!icmp_ln18285)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 382 [1/1] (0.29ns)   --->   "%select_ln890_133 = select i1 %icmp_ln890_1042, i15 1, i15 %add_ln890_141"   --->   Operation 382 'select' 'select_ln890_133' <Predicate = (!icmp_ln18285)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 3> <Delay = 2.25>
ST_25 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_660_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2454, i4 %div_i_i" [./dut.cpp:18294]   --->   Operation 383 'bitconcatenate' 'tmp_660_cast' <Predicate = (!or_ln18291 & !and_ln18291_2 & !and_ln18292)> <Delay = 0.00>
ST_25 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln18292_2)   --->   "%select_ln18291_1 = select i1 %or_ln18291, i7 0, i7 %tmp_660_cast" [./dut.cpp:18291]   --->   Operation 384 'select' 'select_ln18291_1' <Predicate = (!icmp_ln18285 & !and_ln18291_2 & !and_ln18292)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln18292_2)   --->   "%zext_ln18292 = zext i4 %div_i_i214_mid1" [./dut.cpp:18292]   --->   Operation 385 'zext' 'zext_ln18292' <Predicate = (!icmp_ln18285 & and_ln18291_2 & !and_ln18292)> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln18292_2 = select i1 %and_ln18291_2, i7 %zext_ln18292, i7 %select_ln18291_1" [./dut.cpp:18292]   --->   Operation 386 'select' 'select_ln18292_2' <Predicate = (!icmp_ln18285 & !and_ln18292)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 387 [1/1] (0.70ns)   --->   "%add_ln691_1058 = add i4 %select_ln18292, i4 1"   --->   Operation 387 'add' 'add_ln691_1058' <Predicate = (!icmp_ln18285)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_129)   --->   "%select_ln18291_2 = select i1 %or_ln18291, i4 0, i4 %div_i_i" [./dut.cpp:18291]   --->   Operation 388 'select' 'select_ln18291_2' <Predicate = (!icmp_ln18285 & !and_ln18291_2 & and_ln18292)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_129)   --->   "%select_ln18292_3 = select i1 %and_ln18291_2, i4 %div_i_i214_mid1, i4 %select_ln18291_2" [./dut.cpp:18292]   --->   Operation 389 'select' 'select_ln18292_3' <Predicate = (!icmp_ln18285 & and_ln18292)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_129)   --->   "%trunc_ln890 = trunc i4 %add_ln691_1058"   --->   Operation 390 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln18285 & and_ln18292)> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_129)   --->   "%tmp_664_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890, i4 %select_ln18292_3"   --->   Operation 391 'bitconcatenate' 'tmp_664_cast' <Predicate = (!icmp_ln18285 & and_ln18292)> <Delay = 0.00>
ST_25 : Operation 392 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln890_129 = select i1 %and_ln18292, i7 %tmp_664_cast, i7 %select_ln18292_2"   --->   Operation 392 'select' 'select_ln890_129' <Predicate = (!icmp_ln18285)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 393 [1/1] (0.00ns)   --->   "%select_ln890_135_cast = zext i7 %select_ln890_129"   --->   Operation 393 'zext' 'select_ln890_135_cast' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_25 : Operation 394 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_135_cast"   --->   Operation 394 'getelementptr' 'local_C_ping_V_addr' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_25 : Operation 395 [2/2] (1.20ns)   --->   "%local_C_ping_V_load = load i7 %local_C_ping_V_addr"   --->   Operation 395 'load' 'local_C_ping_V_load' <Predicate = (!icmp_ln18285)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_25 : Operation 396 [1/1] (0.35ns)   --->   "%select_ln890_130 = select i1 %and_ln18292, i4 %add_ln691_1058, i4 %select_ln18292"   --->   Operation 396 'select' 'select_ln890_130' <Predicate = (!icmp_ln18285)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 397 [1/1] (0.34ns)   --->   "%select_ln890_132 = select i1 %or_ln18291, i14 1, i14 %add_ln890_140"   --->   Operation 397 'select' 'select_ln890_132' <Predicate = (!icmp_ln18285)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 4> <Delay = 1.62>
ST_26 : Operation 398 [1/2] (1.20ns)   --->   "%local_C_ping_V_load = load i7 %local_C_ping_V_addr"   --->   Operation 398 'load' 'local_C_ping_V_load' <Predicate = (!icmp_ln18285)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_26 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln18308)   --->   "%data_split_V_0 = trunc i512 %local_C_ping_V_load"   --->   Operation 399 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln18285 & !select_ln18292_1)> <Delay = 0.00>
ST_26 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln18308)   --->   "%data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load, i32 256, i32 511"   --->   Operation 400 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln18285 & select_ln18292_1)> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln18308 = select i1 %select_ln18292_1, i256 %data_split_V_1, i256 %data_split_V_0" [./dut.cpp:18308]   --->   Operation 401 'select' 'select_ln18308' <Predicate = (!icmp_ln18285)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 5> <Delay = 1.21>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_25_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_C_IO_L2_in_4_x1_loop_29_str"   --->   Operation 402 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 403 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 403 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_26_C_IO_L2_in_4_x1_loop_28_C_IO_L2_in_4_x1_loop_29_str"   --->   Operation 404 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_C_IO_L2_in_4_x1_loop_29_str"   --->   Operation 405 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_28_C_IO_L2_in_4_x1_loop_29_str"   --->   Operation 406 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln18296 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:18296]   --->   Operation 407 'specpipeline' 'specpipeline_ln18296' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%specloopname_ln18296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1416" [./dut.cpp:18296]   --->   Operation 408 'specloopname' 'specloopname_ln18296' <Predicate = (!icmp_ln18285)> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18308" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 409 'write' 'write_ln174' <Predicate = (!icmp_ln18285)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_27 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader71.preheader"   --->   Operation 410 'br' 'br_ln0' <Predicate = (!icmp_ln18285)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 0.00>
ST_28 : Operation 411 [1/1] (0.00ns)   --->   "%ret_ln18355 = ret" [./dut.cpp:18355]   --->   Operation 411 'ret' 'ret_ln18355' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten205') with incoming values : ('add_ln890_148') [16]  (0.387 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1066') [17]  (0 ns)
	'icmp' operation ('icmp_ln890401') [26]  (0.5 ns)
	'select' operation ('select_ln18119', ./dut.cpp:18119) [27]  (0.278 ns)
	'sub' operation ('add_i_i780_cast', ./dut.cpp:18119) [33]  (0.706 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18126) [38]  (0 ns)
	'icmp' operation ('icmp_ln18131', ./dut.cpp:18131) [48]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18126) [109]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1074') [62]  (0 ns)
	'add' operation ('add_ln691_1074') [63]  (0.707 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [69]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [70]  (1.22 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1072') [90]  (0 ns)
	'add' operation ('add_ln691_1072') [91]  (0.707 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [101]  (1.22 ns)
	'store' operation ('store_ln18141', ./dut.cpp:18141) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18110 [102]  (1.2 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten52') with incoming values : ('select_ln890_145') [117]  (0 ns)
	'icmp' operation ('icmp_ln890_1054') [133]  (0.664 ns)
	'xor' operation ('xor_ln18167', ./dut.cpp:18167) [134]  (0.122 ns)
	'and' operation ('and_ln18167_3', ./dut.cpp:18167) [141]  (0.122 ns)
	'or' operation ('or_ln18173', ./dut.cpp:18173) [143]  (0.122 ns)
	'select' operation ('select_ln18173', ./dut.cpp:18173) [144]  (0.293 ns)
	'add' operation ('add_ln691_1063') [151]  (0.706 ns)
	'select' operation ('select_ln890_140') [163]  (0.293 ns)

 <State 10>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1064') [164]  (0.708 ns)
	'select' operation ('select_ln890_141') [170]  (0.351 ns)
	'getelementptr' operation ('local_C_ping_V_addr_19') [172]  (0 ns)
	'load' operation ('local_C_ping_V_load_18') on array 'local_C_ping.V', ./dut.cpp:18109 [173]  (1.2 ns)

 <State 11>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_C_ping_V_load_18') on array 'local_C_ping.V', ./dut.cpp:18109 [173]  (1.2 ns)
	'select' operation ('select_ln18190', ./dut.cpp:18190) [179]  (0.426 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [180]  (1.22 ns)

 <State 13>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_1066') [356]  (0.572 ns)

 <State 14>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18200) [197]  (0 ns)
	'icmp' operation ('icmp_ln18205', ./dut.cpp:18205) [207]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 15>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18200) [268]  (0.708 ns)

 <State 16>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1070') [221]  (0 ns)
	'add' operation ('add_ln691_1070') [222]  (0.707 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [228]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [229]  (1.22 ns)

 <State 18>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1068') [249]  (0 ns)
	'add' operation ('add_ln691_1068') [250]  (0.707 ns)

 <State 19>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_4_x121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [260]  (1.22 ns)
	'store' operation ('store_ln18215', ./dut.cpp:18215) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18109 [261]  (1.2 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten155') with incoming values : ('select_ln890_139') [276]  (0 ns)
	'icmp' operation ('icmp_ln890_1050') [292]  (0.664 ns)
	'xor' operation ('xor_ln18241', ./dut.cpp:18241) [293]  (0.122 ns)
	'and' operation ('and_ln18241_3', ./dut.cpp:18241) [300]  (0.122 ns)
	'or' operation ('or_ln18247', ./dut.cpp:18247) [302]  (0.122 ns)
	'select' operation ('select_ln18247', ./dut.cpp:18247) [303]  (0.293 ns)
	'add' operation ('add_ln691_1060') [310]  (0.706 ns)
	'select' operation ('select_ln890_134') [322]  (0.293 ns)

 <State 21>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1061') [323]  (0.708 ns)
	'select' operation ('select_ln890_135') [329]  (0.351 ns)
	'getelementptr' operation ('local_C_pong_V_addr_12') [331]  (0 ns)
	'load' operation ('local_C_pong_V_load') on array 'local_C_pong.V', ./dut.cpp:18110 [332]  (1.2 ns)

 <State 22>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_C_pong_V_load') on array 'local_C_pong.V', ./dut.cpp:18110 [332]  (1.2 ns)
	'select' operation ('select_ln18264', ./dut.cpp:18264) [338]  (0.426 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [339]  (1.22 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten266') with incoming values : ('select_ln890_133') [362]  (0 ns)
	'icmp' operation ('icmp_ln890_1042') [378]  (0.664 ns)
	'xor' operation ('xor_ln18285', ./dut.cpp:18285) [379]  (0.122 ns)
	'and' operation ('and_ln18285_3', ./dut.cpp:18285) [386]  (0.122 ns)
	'or' operation ('or_ln18291', ./dut.cpp:18291) [388]  (0.122 ns)
	'select' operation ('select_ln18291', ./dut.cpp:18291) [389]  (0.293 ns)
	'add' operation ('add_ln691') [396]  (0.706 ns)
	'select' operation ('select_ln890') [408]  (0.293 ns)

 <State 25>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln691_1058') [409]  (0.708 ns)
	'select' operation ('select_ln890_129') [415]  (0.351 ns)
	'getelementptr' operation ('local_C_ping_V_addr') [417]  (0 ns)
	'load' operation ('local_C_ping_V_load') on array 'local_C_ping.V', ./dut.cpp:18109 [418]  (1.2 ns)

 <State 26>: 1.63ns
The critical path consists of the following:
	'load' operation ('local_C_ping_V_load') on array 'local_C_ping.V', ./dut.cpp:18109 [418]  (1.2 ns)
	'select' operation ('select_ln18308', ./dut.cpp:18308) [424]  (0.426 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_4_x1121' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [425]  (1.22 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
