// Seed: 2799189095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge id_20) begin : LABEL_0
    $unsigned(93);
    ;
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2
    , id_60,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    output logic id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input wor id_14,
    output supply0 id_15,
    input wire id_16,
    output wor id_17,
    input tri1 id_18,
    input tri0 id_19,
    output tri0 id_20,
    output uwire id_21,
    output tri1 id_22,
    input tri0 id_23,
    output wire id_24,
    input wire id_25,
    output wand id_26,
    input tri0 id_27,
    input supply0 id_28,
    output tri1 id_29,
    input wor id_30,
    output tri0 id_31,
    input supply1 id_32,
    output tri id_33,
    input tri0 id_34,
    input wor id_35,
    output supply0 id_36,
    output tri1 id_37,
    input tri0 id_38,
    input wor id_39,
    output supply0 id_40,
    input supply1 id_41,
    input tri id_42,
    input supply1 id_43,
    output wor id_44,
    input tri id_45,
    output uwire id_46,
    output tri0 id_47,
    output wand id_48,
    input tri0 id_49,
    output wand id_50,
    input wire id_51,
    input wor id_52,
    input tri0 id_53,
    input supply1 id_54,
    output tri1 id_55,
    output uwire id_56,
    input tri id_57,
    output tri0 id_58
);
  assign id_10 = 1 - {id_38{-1}};
  always @(posedge -1 or posedge -1) begin : LABEL_0
    assert (id_49);
    $signed(34);
    ;
    id_8 <= (-1'b0);
  end
  module_0 modCall_1 (
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60,
      id_60
  );
  integer id_61 = 1 == -1 >= id_41;
endmodule
