

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Dec  1 23:20:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3390|     3390|  33.900 us|  33.900 us|  3391|  3391|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 9 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1"   --->   Operation 10 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2"   --->   Operation 11 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 12 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernel_load"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 14 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 15 [2/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 15 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3"   --->   Operation 16 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4"   --->   Operation 17 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 18 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %kernel_load_1"   --->   Operation 19 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 20 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %kernel_load_2"   --->   Operation 21 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 22 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 23 [2/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 23 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5"   --->   Operation 24 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6"   --->   Operation 25 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 26 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %kernel_load_3"   --->   Operation 27 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 28 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %kernel_load_4"   --->   Operation 29 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 30 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 31 [2/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 31 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7"   --->   Operation 32 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8"   --->   Operation 33 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 34 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %kernel_load_5"   --->   Operation 35 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 36 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %kernel_load_6"   --->   Operation 37 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 38 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 39 [2/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 39 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 40 [1/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 40 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %kernel_load_7"   --->   Operation 41 'trunc' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 42 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %kernel_load_8" [MNIST/src/convolution.cpp:9]   --->   Operation 43 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9" [MNIST/src/convolution.cpp:9]   --->   Operation 44 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MNIST/src/convolution.cpp:4]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9" [MNIST/src/convolution.cpp:9]   --->   Operation 52 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [MNIST/src/convolution.cpp:27]   --->   Operation 53 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('kernel_addr') [4]  (0.000 ns)
	'load' operation 32 bit ('kernel_load') on array 'kernel' [20]  (0.730 ns)

 <State 2>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load') on array 'kernel' [20]  (0.730 ns)

 <State 3>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_1') on array 'kernel' [22]  (0.730 ns)

 <State 4>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_3') on array 'kernel' [26]  (0.730 ns)

 <State 5>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_5') on array 'kernel' [30]  (0.730 ns)

 <State 6>: 0.730ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_7') on array 'kernel' [34]  (0.730 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
