###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Nov  9 03:41:10 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_cts/timing_setup_post_cts.rpt
###############################################################
Path 1: MET Setup Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.225
+ Phase Shift                  15.500
= Required Time                15.476
- Arrival Time                 12.625
= Slack Time                    2.851
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.045 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    3.523 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    4.006 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    4.290 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    4.651 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    4.805 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    4.937 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    5.253 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    5.489 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    5.574 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    5.661 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    5.847 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    5.938 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    6.458 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    6.726 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    7.300 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    7.644 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    7.864 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    8.034 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    8.198 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    8.621 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |    9.023 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |    9.315 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |    9.574 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |    9.843 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   10.106 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   10.390 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   10.562 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   10.833 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   11.083 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   11.341 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   11.597 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   11.833 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   12.009 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   12.253 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   12.477 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   12.743 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   12.966 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   13.217 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   13.434 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   13.679 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   13.890 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   14.153 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   14.378 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.250 |  11.777 |   14.628 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.001 |   14.851 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.269 |  12.270 |   15.121 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.218 |  12.488 |   15.339 | 
     | csa_tree_add_158_58_groupi/g1527 | A1 v -> Y ^  | OAI21X1   | 0.137 |  12.625 |   15.476 | 
     | total_power_consumed_reg[31]     | D ^          | SDFFRHQX1 | 0.000 |  12.625 |   15.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin total_power_consumed_reg[30]/CK 
Endpoint:   total_power_consumed_reg[30]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                 12.641
= Slack Time                    2.936
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.130 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    3.608 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    4.091 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    4.375 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    4.736 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    4.890 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    5.022 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    5.338 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    5.574 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    5.659 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    5.746 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    5.932 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    6.023 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    6.543 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    6.811 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    7.385 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    7.729 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    7.949 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    8.119 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    8.283 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    8.706 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |    9.108 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |    9.400 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |    9.659 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |    9.928 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   10.191 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   10.475 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   10.647 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   10.918 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   11.168 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   11.426 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   11.682 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   11.918 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   12.094 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   12.338 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   12.562 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   12.828 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   13.051 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   13.302 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   13.519 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   13.764 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   13.975 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   14.238 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   14.463 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.250 |  11.777 |   14.713 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.001 |   14.936 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.269 |  12.270 |   15.206 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.218 |  12.488 |   15.424 | 
     | csa_tree_add_158_58_groupi/g1529 | B0 v -> Y v  | OA21XL    | 0.153 |  12.641 |   15.577 | 
     | total_power_consumed_reg[30]     | D v          | SDFFRHQX1 | 0.000 |  12.641 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin total_power_consumed_reg[29]/CK 
Endpoint:   total_power_consumed_reg[29]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 12.339
= Slack Time                    3.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.434 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    3.912 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    4.395 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    4.679 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    5.040 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    5.194 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    5.326 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    5.642 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    5.878 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    5.963 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    6.050 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    6.236 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    6.327 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    6.847 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    7.115 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    7.689 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    8.033 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    8.253 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    8.423 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    8.587 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    9.010 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |    9.412 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |    9.704 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |    9.963 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   10.232 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   10.495 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   10.779 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   10.951 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   11.222 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   11.472 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   11.730 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   11.986 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   12.222 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   12.398 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   12.642 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   12.866 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   13.132 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   13.355 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   13.606 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   13.823 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   14.068 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   14.279 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   14.542 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   14.767 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.250 |  11.777 |   15.017 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.001 |   15.240 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.269 |  12.270 |   15.510 | 
     | csa_tree_add_158_58_groupi/g1531 | B0 ^ -> Y v  | AOI21X1   | 0.069 |  12.339 |   15.579 | 
     | total_power_consumed_reg[29]     | D v          | SDFFRHQX1 | 0.000 |  12.339 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin total_power_consumed_reg[28]/CK 
Endpoint:   total_power_consumed_reg[28]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                 12.161
= Slack Time                    3.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.615 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    4.094 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    4.576 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    4.860 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    5.221 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    5.375 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    5.507 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    5.823 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    6.059 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    6.145 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    6.231 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    6.417 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    6.508 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    7.028 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    7.297 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    7.871 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    8.214 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    8.434 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    8.604 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    8.769 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    9.191 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |    9.593 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |    9.885 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   10.145 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   10.414 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   10.676 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   10.961 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   11.132 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   11.403 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   11.653 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   11.911 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   12.167 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   12.403 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   12.579 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   12.824 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   13.047 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   13.313 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   13.536 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   13.788 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   14.004 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   14.249 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   14.460 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   14.723 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   14.948 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.250 |  11.777 |   15.198 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.224 |  12.001 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1533 | B0 v -> Y v  | OA21XL    | 0.160 |  12.161 |   15.582 | 
     | total_power_consumed_reg[28]     | D v          | SDFFRHQX1 | 0.000 |  12.161 |   15.582 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin total_power_consumed_reg[27]/CK 
Endpoint:   total_power_consumed_reg[27]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                 11.848
= Slack Time                    3.733
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    3.927 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    4.406 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    4.889 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    5.172 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    5.533 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    5.687 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    5.820 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    6.135 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    6.371 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    6.457 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    6.543 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    6.729 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    6.821 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    7.340 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    7.609 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    8.183 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    8.526 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    8.746 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    8.917 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    9.081 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    9.503 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |    9.905 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   10.197 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   10.457 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   10.726 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   10.988 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   11.273 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   11.444 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   11.715 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   11.965 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   12.223 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   12.479 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   12.715 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   12.891 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   13.136 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   13.360 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   13.625 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   13.848 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   14.100 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   14.316 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   14.561 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   14.773 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   15.035 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   15.260 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.250 |  11.777 |   15.510 | 
     | csa_tree_add_158_58_groupi/g1535 | B0 ^ -> Y v  | AOI21X1   | 0.071 |  11.848 |   15.581 | 
     | total_power_consumed_reg[27]     | D v          | SDFFRHQX1 | 0.000 |  11.848 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin total_power_consumed_reg[26]/CK 
Endpoint:   total_power_consumed_reg[26]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                 11.686
= Slack Time                    3.894
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.088 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    4.567 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    5.050 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    5.333 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    5.694 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    5.848 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    5.981 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    6.296 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    6.532 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    6.618 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    6.704 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    6.890 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    6.982 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    7.502 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    7.770 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    8.344 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    8.687 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    8.907 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    9.078 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    9.242 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    9.664 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   10.066 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   10.358 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   10.618 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   10.887 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   11.149 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   11.434 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   11.605 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   11.876 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   12.126 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   12.384 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   12.640 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   12.876 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   13.052 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   13.297 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   13.521 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   13.786 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   14.009 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   14.261 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   14.477 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   14.722 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   14.934 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   15.197 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.225 |  11.527 |   15.421 | 
     | csa_tree_add_158_58_groupi/g1537 | B0 v -> Y v  | OA21XL    | 0.158 |  11.686 |   15.580 | 
     | total_power_consumed_reg[26]     | D v          | SDFFRHQX1 | 0.000 |  11.686 |   15.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin total_power_consumed_reg[25]/CK 
Endpoint:   total_power_consumed_reg[25]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 11.374
= Slack Time                    4.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.399 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    4.878 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    5.360 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    5.644 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    6.005 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    6.159 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    6.291 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    6.607 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    6.843 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    6.929 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    7.015 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    7.201 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    7.292 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    7.812 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    8.081 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    8.655 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    8.998 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    9.218 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    9.388 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    9.553 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |    9.975 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   10.377 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   10.669 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   10.929 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   11.198 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   11.460 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   11.745 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   11.916 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   12.187 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   12.437 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   12.695 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   12.951 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   13.187 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   13.363 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   13.608 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   13.831 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   14.097 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   14.320 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   14.572 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   14.788 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   15.033 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   15.244 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.263 |  11.303 |   15.507 | 
     | csa_tree_add_158_58_groupi/g1539 | B0 ^ -> Y v  | AOI21X1   | 0.071 |  11.374 |   15.579 | 
     | total_power_consumed_reg[25]     | D v          | SDFFRHQX1 | 0.000 |  11.374 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin total_power_consumed_reg[24]/CK 
Endpoint:   total_power_consumed_reg[24]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                 11.196
= Slack Time                    4.384
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.579 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    5.057 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    5.540 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    5.823 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    6.184 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    6.339 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    6.471 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    6.786 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    7.023 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    7.108 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    7.194 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    7.380 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    7.472 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    7.992 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    8.260 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    8.834 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    9.178 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    9.397 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    9.568 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |    9.732 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   10.155 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   10.557 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   10.849 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   11.108 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   11.377 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   11.640 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   11.924 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   12.096 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   12.366 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   12.616 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   12.875 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   13.130 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   13.367 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   13.543 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   13.787 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   14.011 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   14.276 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   14.500 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   14.751 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   14.967 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   15.213 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.211 |  11.040 |   15.424 | 
     | csa_tree_add_158_58_groupi/g1541 | B0 v -> Y v  | OA21XL    | 0.157 |  11.196 |   15.581 | 
     | total_power_consumed_reg[24]     | D v          | SDFFRHQX1 | 0.000 |  11.196 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin total_power_consumed_reg[23]/CK 
Endpoint:   total_power_consumed_reg[23]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                 10.899
= Slack Time                    4.682
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    4.876 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    5.355 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    5.838 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    6.121 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    6.482 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    6.636 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    6.769 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    7.084 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    7.320 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    7.406 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    7.492 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    7.678 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    7.770 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    8.290 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    8.558 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    9.132 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    9.475 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    9.695 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |    9.866 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   10.030 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   10.452 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   10.854 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   11.146 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   11.406 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   11.675 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   11.937 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   12.222 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   12.393 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   12.664 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   12.914 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   13.172 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   13.428 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   13.664 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   13.840 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   14.085 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   14.309 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   14.574 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   14.797 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   15.049 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   15.265 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.245 |  10.828 |   15.510 | 
     | csa_tree_add_158_58_groupi/g1543 | B0 ^ -> Y v  | AOI21X1   | 0.070 |  10.899 |   15.581 | 
     | total_power_consumed_reg[23]     | D v          | SDFFRHQX1 | 0.000 |  10.899 |   15.581 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin total_power_consumed_reg[22]/CK 
Endpoint:   total_power_consumed_reg[22]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                 10.742
= Slack Time                    4.839
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.034 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    5.512 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    5.995 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    6.278 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    6.639 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    6.794 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    6.926 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    7.241 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    7.478 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    7.563 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    7.649 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    7.835 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    7.927 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    8.447 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    8.715 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    9.289 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    9.633 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |    9.852 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   10.023 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   10.187 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   10.610 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   11.012 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   11.304 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   11.563 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   11.832 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   12.095 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   12.379 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   12.551 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   12.821 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   13.071 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   13.330 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   13.585 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   13.822 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   13.998 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   14.242 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   14.466 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   14.731 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   14.955 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   15.206 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.216 |  10.583 |   15.422 | 
     | csa_tree_add_158_58_groupi/g1545 | B0 v -> Y v  | OA21XL    | 0.159 |  10.742 |   15.582 | 
     | total_power_consumed_reg[22]     | D v          | SDFFRHQX1 | 0.000 |  10.742 |   15.582 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin total_power_consumed_reg[21]/CK 
Endpoint:   total_power_consumed_reg[21]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 10.440
= Slack Time                    5.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.333 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    5.812 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    6.295 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    6.578 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    6.939 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    7.093 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    7.226 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    7.541 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    7.777 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    7.863 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    7.949 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    8.135 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    8.227 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    8.746 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    9.015 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    9.589 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |    9.932 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   10.152 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   10.323 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   10.487 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   10.909 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   11.311 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   11.603 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   11.863 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   12.132 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   12.394 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   12.679 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   12.850 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   13.121 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   13.371 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   13.629 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   13.885 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   14.121 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   14.297 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   14.542 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   14.766 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   15.031 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   15.254 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.251 |  10.367 |   15.506 | 
     | csa_tree_add_158_58_groupi/g1547 | B0 ^ -> Y v  | AOI21X1   | 0.073 |  10.440 |   15.579 | 
     | total_power_consumed_reg[21]     | D v          | SDFFRHQX1 | 0.000 |  10.440 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin total_power_consumed_reg[20]/CK 
Endpoint:   total_power_consumed_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 10.272
= Slack Time                    5.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.500 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    5.979 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    6.462 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    6.745 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    7.106 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    7.261 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    7.393 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    7.708 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    7.944 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    8.030 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    8.116 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    8.302 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    8.394 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    8.914 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    9.182 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |    9.756 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   10.099 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   10.319 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   10.490 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   10.654 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   11.076 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   11.478 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   11.771 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   12.030 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   12.299 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   12.562 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   12.846 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   13.018 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   13.288 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   13.538 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   13.797 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   14.052 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   14.288 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   14.464 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   14.709 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   14.933 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   15.198 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.224 |  10.115 |   15.422 | 
     | csa_tree_add_158_58_groupi/g1549 | B0 v -> Y v  | OA21XL    | 0.156 |  10.272 |   15.578 | 
     | total_power_consumed_reg[20]     | D v          | SDFFRHQX1 | 0.000 |  10.272 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin total_power_consumed_reg[19]/CK 
Endpoint:   total_power_consumed_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  9.960
= Slack Time                    5.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.813 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    6.292 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    6.775 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    7.058 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    7.419 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    7.574 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    7.706 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    8.021 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    8.258 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    8.343 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    8.429 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    8.615 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    8.707 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    9.227 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    9.495 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   10.069 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   10.413 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   10.632 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   10.803 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   10.967 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   11.389 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   11.791 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   12.084 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   12.343 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   12.612 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   12.875 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   13.159 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   13.331 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   13.601 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   13.851 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   14.110 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   14.365 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   14.602 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   14.777 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   15.022 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   15.246 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.265 |   9.892 |   15.511 | 
     | csa_tree_add_158_58_groupi/g1551 | B0 ^ -> Y v  | AOI21X1   | 0.068 |   9.960 |   15.579 | 
     | total_power_consumed_reg[19]     | D v          | SDFFRHQX1 | 0.000 |   9.960 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin total_power_consumed_reg[18]/CK 
Endpoint:   total_power_consumed_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.129
+ Phase Shift                  15.500
= Required Time                15.570
- Arrival Time                  9.787
= Slack Time                    5.783
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    5.978 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    6.456 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    6.939 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    7.222 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    7.584 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    7.738 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    7.870 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    8.186 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    8.422 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    8.507 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    8.593 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    8.780 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    8.871 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    9.391 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    9.659 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   10.233 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   10.577 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   10.796 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   10.967 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   11.131 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   11.554 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   11.956 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   12.248 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   12.507 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   12.776 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   13.039 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   13.323 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   13.495 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   13.765 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   14.015 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   14.274 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   14.529 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   14.766 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   14.942 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   15.186 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.224 |   9.627 |   15.410 | 
     | csa_tree_add_158_58_groupi/g1553 | B0 v -> Y v  | OA21X1    | 0.160 |   9.787 |   15.570 | 
     | total_power_consumed_reg[18]     | D v          | SDFFRHQX1 | 0.000 |   9.787 |   15.570 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin total_power_consumed_reg[17]/CK 
Endpoint:   total_power_consumed_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  9.482
= Slack Time                    6.095
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.289 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    6.767 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    7.250 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    7.533 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    7.895 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    8.049 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    8.181 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    8.497 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    8.733 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    8.818 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    8.905 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    9.091 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    9.182 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |    9.702 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |    9.970 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   10.544 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   10.888 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   11.107 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   11.278 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   11.442 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   11.865 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   12.267 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   12.559 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   12.818 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   13.087 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   13.350 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   13.634 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.172 |   7.711 |   13.806 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.271 |   7.982 |   14.076 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.232 |   14.326 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.259 |   8.490 |   14.585 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.256 |   8.746 |   14.841 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.236 |   8.982 |   15.077 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.176 |   9.158 |   15.253 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.245 |   9.403 |   15.497 | 
     | csa_tree_add_158_58_groupi/g1555 | B0 ^ -> Y v  | AOI21X1   | 0.079 |   9.482 |   15.577 | 
     | total_power_consumed_reg[17]     | D v          | SDFFRHQX1 | 0.000 |   9.482 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin total_power_consumed_reg[16]/CK 
Endpoint:   total_power_consumed_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.224
+ Phase Shift                  15.500
= Required Time                15.476
- Arrival Time                  9.232
= Slack Time                    6.244
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.438 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    6.916 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    7.399 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    7.683 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    8.044 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    8.198 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    8.330 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    8.646 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    8.882 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    8.967 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    9.054 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    9.240 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    9.331 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |    9.851 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   10.119 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   10.612 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   10.734 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   11.062 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   11.242 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   11.371 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   11.563 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   11.948 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   12.396 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   12.670 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   12.914 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   13.169 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.174 |   13.417 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   13.689 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   13.835 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.281 |   7.873 |   14.116 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.137 |   14.380 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.272 |   8.409 |   14.653 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.270 |   8.679 |   14.922 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> CO v | ADDFX1    | 0.252 |   8.931 |   15.174 | 
     | csa_tree_add_158_58_groupi/g1558 | B v -> Y ^   | NAND2XL   | 0.132 |   9.063 |   15.307 | 
     | csa_tree_add_158_58_groupi/g1557 | B0 ^ -> Y ^  | OA21X1    | 0.169 |   9.232 |   15.476 | 
     | total_power_consumed_reg[16]     | D ^          | SDFFRHQX1 | 0.000 |   9.232 |   15.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin total_power_consumed_reg[15]/CK 
Endpoint:   total_power_consumed_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.494
- Arrival Time                  9.081
= Slack Time                    6.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.607 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    7.085 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    7.568 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    7.852 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    8.213 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    8.367 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    8.499 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    8.815 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    9.051 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    9.136 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    9.223 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    9.409 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    9.500 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   10.020 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   10.288 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   10.781 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   10.903 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   11.231 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   11.411 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   11.540 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   11.732 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   12.117 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   12.565 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   12.839 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   13.083 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   13.338 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.173 |   13.586 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   13.858 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   14.004 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.281 |   7.873 |   14.285 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.137 |   14.549 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.272 |   8.409 |   14.822 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.270 |   8.679 |   15.091 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> S ^  | ADDFX1    | 0.403 |   9.081 |   15.494 | 
     | total_power_consumed_reg[15]     | D ^          | SDFFRHQX1 | 0.000 |   9.081 |   15.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin total_power_consumed_reg[14]/CK 
Endpoint:   total_power_consumed_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.209
+ Phase Shift                  15.500
= Required Time                15.493
- Arrival Time                  8.815
= Slack Time                    6.678
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    6.872 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    7.351 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    7.834 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    8.117 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    8.478 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    8.633 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    8.765 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    9.080 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    9.317 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    9.402 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    9.488 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    9.674 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |    9.766 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   10.286 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   10.554 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   11.046 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   11.169 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   11.497 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   11.676 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   11.806 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   11.998 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   12.383 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   12.830 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   13.104 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   13.349 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   13.604 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.174 |   13.852 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   14.124 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   14.270 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.281 |   7.873 |   14.551 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.137 |   14.815 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.272 |   8.409 |   15.087 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> S ^  | ADDFX1    | 0.406 |   8.815 |   15.493 | 
     | total_power_consumed_reg[14]     | D ^          | SDFFRHQX1 | 0.000 |   8.815 |   15.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin total_power_consumed_reg[13]/CK 
Endpoint:   total_power_consumed_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.207
+ Phase Shift                  15.500
= Required Time                15.495
- Arrival Time                  8.536
= Slack Time                    6.959
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.153 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    7.632 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    8.114 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    8.398 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    8.759 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    8.913 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    9.045 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    9.361 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    9.597 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    9.683 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |    9.769 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |    9.955 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   10.046 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   10.566 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   10.835 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   11.327 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   11.449 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   11.777 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   11.957 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   12.086 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   12.279 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   12.663 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   13.111 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   13.385 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   13.629 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   13.884 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.174 |   14.132 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   14.404 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   14.551 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.281 |   7.873 |   14.831 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.137 |   15.096 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> S ^  | ADDFX1    | 0.399 |   8.536 |   15.495 | 
     | total_power_consumed_reg[13]     | D ^          | SDFFRHQX1 | 0.000 |   8.536 |   15.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.225
+ Phase Shift                  15.500
= Required Time                15.475
- Arrival Time                  8.262
= Slack Time                    7.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.410 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    8.065 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    8.322 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    8.578 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    8.827 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |    9.073 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |    9.334 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |    9.583 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |    9.828 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   10.063 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   10.244 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   10.497 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   10.719 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   10.993 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   11.217 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   11.464 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   11.676 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   11.928 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   12.134 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   12.376 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   12.588 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   12.834 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   13.035 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   13.278 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   13.493 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   13.744 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   13.953 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   14.205 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   14.417 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.243 |   7.447 |   14.660 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.210 |   7.657 |   14.870 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.251 |   7.908 |   15.121 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.215 |   8.123 |   15.336 | 
     | add_157_54/g443            | A1 v -> Y ^  | OAI21X1   | 0.139 |   8.262 |   15.475 | 
     | distance_travelled_reg[31] | D ^          | SDFFRHQX1 | 0.000 |   8.262 |   15.475 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin total_power_consumed_reg[12]/CK 
Endpoint:   total_power_consumed_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.209
+ Phase Shift                  15.500
= Required Time                15.493
- Arrival Time                  8.275
= Slack Time                    7.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.412 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    7.891 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    8.374 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    8.657 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    9.018 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    9.173 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    9.305 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    9.620 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |    9.857 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |    9.942 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   10.028 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   10.214 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   10.306 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   10.826 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   11.094 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   11.586 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   11.709 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   12.037 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   12.216 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   12.346 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   12.538 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   12.923 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   13.370 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   13.644 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   13.889 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   14.144 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.173 |   14.392 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   14.664 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   14.810 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.281 |   7.873 |   15.091 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> S ^  | ADDFX1    | 0.402 |   8.275 |   15.493 | 
     | total_power_consumed_reg[12]     | D ^          | SDFFRHQX1 | 0.000 |   8.275 |   15.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin distance_travelled_reg[30]/CK 
Endpoint:   distance_travelled_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  8.280
= Slack Time                    7.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.497 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    8.152 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    8.410 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    8.665 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    8.914 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |    9.161 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |    9.421 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |    9.670 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |    9.916 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   10.150 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   10.331 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   10.584 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   10.806 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   11.080 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   11.304 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   11.551 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   11.763 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   12.016 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   12.221 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   12.464 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   12.676 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   12.921 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   13.122 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   13.365 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   13.581 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   13.831 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   14.040 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   14.292 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   14.504 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.243 |   7.447 |   14.747 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.210 |   7.657 |   14.957 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.251 |   7.908 |   15.208 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.215 |   8.123 |   15.423 | 
     | add_157_54/g445            | B0 v -> Y v  | OA21XL    | 0.157 |   8.280 |   15.580 | 
     | distance_travelled_reg[30] | D v          | SDFFRHQX1 | 0.000 |   8.280 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin total_power_consumed_reg[11]/CK 
Endpoint:   total_power_consumed_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.207
+ Phase Shift                  15.500
= Required Time                15.494
- Arrival Time                  8.009
= Slack Time                    7.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.680 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.159 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    8.641 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    8.925 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    9.286 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    9.440 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    9.572 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |    9.888 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.124 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.210 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   10.296 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   10.482 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   10.573 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   11.093 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   11.362 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   11.854 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   11.976 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   12.304 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   12.484 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   12.613 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   12.806 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   13.190 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   13.638 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   13.912 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   14.156 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   14.411 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.248 |   7.174 |   14.659 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.272 |   7.445 |   14.931 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.146 |   7.592 |   15.078 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> S ^  | ADDFX1    | 0.417 |   8.009 |   15.494 | 
     | total_power_consumed_reg[11]     | D ^          | SDFFRHQX1 | 0.000 |   8.009 |   15.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin distance_travelled_reg[29]/CK 
Endpoint:   distance_travelled_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  7.986
= Slack Time                    7.591
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.788 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    8.443 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    8.701 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    8.956 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    9.205 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |    9.452 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |    9.712 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |    9.961 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   10.207 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   10.441 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   10.622 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   10.876 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   11.097 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   11.371 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   11.595 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   11.843 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   12.054 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   12.307 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   12.513 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   12.755 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   12.967 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   13.212 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   13.413 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   13.657 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.281 |   13.872 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   14.123 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   14.331 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   14.584 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   14.795 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.243 |   7.447 |   15.038 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.210 |   7.657 |   15.249 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.251 |   7.908 |   15.500 | 
     | add_157_54/g447            | B0 ^ -> Y v  | AOI21X1   | 0.078 |   7.986 |   15.578 | 
     | distance_travelled_reg[29] | D v          | SDFFRHQX1 | 0.000 |   7.986 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin total_power_consumed_reg[10]/CK 
Endpoint:   total_power_consumed_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.490
- Arrival Time                  7.757
= Slack Time                    7.732
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    7.927 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.405 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    8.888 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.171 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    9.533 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    9.687 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    9.819 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.135 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.371 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.456 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   10.542 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   10.729 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   10.820 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   11.340 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   11.608 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   12.182 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   12.526 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   12.745 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   12.916 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   13.080 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   13.503 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   13.905 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   14.197 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   14.456 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   14.725 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   14.988 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.284 |   7.540 |   15.272 | 
     | csa_tree_add_158_58_groupi/g1706 | B v -> Y ^   | XNOR2XL   | 0.218 |   7.757 |   15.490 | 
     | total_power_consumed_reg[10]     | D ^          | SDFFRHQX1 | 0.000 |   7.757 |   15.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin distance_travelled_reg[28]/CK 
Endpoint:   distance_travelled_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  7.813
= Slack Time                    7.767
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    7.964 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    8.619 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    8.876 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    9.131 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    9.380 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |    9.627 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |    9.888 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   10.137 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   10.382 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   10.617 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   10.798 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   11.051 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   11.273 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   11.547 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   11.770 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   12.018 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   12.230 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   12.482 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   12.688 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   12.930 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   13.142 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   13.388 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   13.589 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   13.832 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   14.047 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   14.298 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   14.507 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   14.759 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   14.971 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.243 |   7.447 |   15.214 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.210 |   7.657 |   15.424 | 
     | add_157_54/g449            | B0 v -> Y v  | OA21XL    | 0.156 |   7.813 |   15.580 | 
     | distance_travelled_reg[28] | D v          | SDFFRHQX1 | 0.000 |   7.813 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin total_power_consumed_reg[9]/CK 
Endpoint:   total_power_consumed_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.130
+ Phase Shift                  15.500
= Required Time                15.571
- Arrival Time                  7.707
= Slack Time                    7.864
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.058 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.536 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.019 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.303 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    9.664 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |    9.818 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |    9.950 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.266 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.502 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.587 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   10.674 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   10.860 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   10.951 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   11.471 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   11.739 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   12.314 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   12.657 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.220 |   5.013 |   12.877 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.171 |   5.184 |   13.047 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.164 |   5.348 |   13.211 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.423 |   5.770 |   13.634 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S v  | ADDFXL    | 0.402 |   6.172 |   14.036 | 
     | csa_tree_add_158_58_groupi/g1584 | A v -> CO v  | ADDFX1    | 0.292 |   6.464 |   14.328 | 
     | csa_tree_add_158_58_groupi/g1580 | CI v -> CO v | ADDFX1    | 0.259 |   6.724 |   14.587 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.269 |   6.993 |   14.856 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.263 |   7.255 |   15.119 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> S ^  | ADDFX1    | 0.388 |   7.643 |   15.507 | 
     | csa_tree_add_158_58_groupi/g1568 | A ^ -> Y v   | INVXL     | 0.064 |   7.707 |   15.571 | 
     | total_power_consumed_reg[9]      | D v          | SDFFRHQX1 | 0.000 |   7.707 |   15.571 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin distance_travelled_reg[27]/CK 
Endpoint:   distance_travelled_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  7.522
= Slack Time                    8.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.253 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    8.908 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    9.166 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    9.421 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    9.670 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |    9.917 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   10.177 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   10.427 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   10.672 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   10.907 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   11.088 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   11.341 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   11.562 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   11.837 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   12.060 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   12.308 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   12.519 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   12.772 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   12.978 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   13.220 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   13.432 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   13.678 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   13.879 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   14.122 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   14.337 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   14.588 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   14.797 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   15.049 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   15.260 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.243 |   7.447 |   15.504 | 
     | add_157_54/g451            | B0 ^ -> Y v  | AOI21X1   | 0.075 |   7.522 |   15.579 | 
     | distance_travelled_reg[27] | D v          | SDFFRHQX1 | 0.000 |   7.522 |   15.579 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin total_power_consumed_reg[8]/CK 
Endpoint:   total_power_consumed_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.215
+ Phase Shift                  15.500
= Required Time                15.486
- Arrival Time                  7.364
= Slack Time                    8.121
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.315 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.794 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.277 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.560 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |    9.921 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.076 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.208 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.523 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.760 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.845 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   10.931 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.117 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.209 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   11.729 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   11.997 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.489 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   12.612 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   12.940 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   13.119 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   13.249 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   13.441 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   13.826 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   14.273 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   14.547 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   14.792 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.255 |   6.925 |   15.047 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> S v  | ADDFX1    | 0.360 |   7.285 |   15.407 | 
     | csa_tree_add_158_58_groupi/g1570 | A v -> Y ^   | INVXL     | 0.079 |   7.364 |   15.486 | 
     | total_power_consumed_reg[8]      | D ^          | SDFFRHQX1 | 0.000 |   7.364 |   15.486 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin distance_travelled_reg[26]/CK 
Endpoint:   distance_travelled_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  7.357
= Slack Time                    8.220
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.417 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    9.072 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    9.330 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    9.585 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |    9.834 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   10.081 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   10.341 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   10.590 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   10.836 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   11.070 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   11.251 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   11.504 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   11.726 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   12.000 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   12.224 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   12.471 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   12.683 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   12.936 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   13.141 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   13.384 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   13.596 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   13.841 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   14.042 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   14.285 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   14.501 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   14.751 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   14.960 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   15.212 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.212 |   7.204 |   15.424 | 
     | add_157_54/g453            | B0 v -> Y v  | OA21XL    | 0.153 |   7.357 |   15.577 | 
     | distance_travelled_reg[26] | D v          | SDFFRHQX1 | 0.000 |   7.357 |   15.577 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.274
+ Phase Shift                  15.500
= Required Time                15.419
- Arrival Time                  7.162
= Slack Time                    8.257
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.452 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.930 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.413 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.696 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.058 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.212 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.344 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.660 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.896 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.981 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.067 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.254 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.345 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   11.865 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.133 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.626 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   13.104 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   13.430 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   13.685 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   13.949 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.952 |   14.210 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.273 |   6.225 |   14.482 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.292 |   6.516 |   14.774 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.139 |   6.656 |   14.913 | 
     | g6436                | CI ^ -> CO ^ | ADDFX1    | 0.257 |   6.913 |   15.170 | 
     | g6433                | A1 ^ -> Y v  | AOI21X1   | 0.111 |   7.024 |   15.281 | 
     | g6430                | A1 v -> Y ^  | OAI221X1  | 0.138 |   7.162 |   15.419 | 
     | current_speed_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   7.162 |   15.419 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.268
+ Phase Shift                  15.500
= Required Time                15.424
- Arrival Time                  7.164
= Slack Time                    8.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.455 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    8.933 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.416 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.699 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.060 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.215 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.347 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.662 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   10.899 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   10.984 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.070 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.256 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.348 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   11.868 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.136 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.628 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   13.107 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   13.433 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   13.688 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   13.952 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.952 |   14.212 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.273 |   6.225 |   14.485 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.292 |   6.516 |   14.777 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.139 |   6.656 |   14.916 | 
     | g6436                | CI ^ -> S v  | ADDFX1    | 0.376 |   7.032 |   15.292 | 
     | g6432                | A1 v -> Y ^  | OAI211X1  | 0.132 |   7.163 |   15.424 | 
     | current_speed_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   7.164 |   15.424 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin total_power_consumed_reg[7]/CK 
Endpoint:   total_power_consumed_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.217
+ Phase Shift                  15.500
= Required Time                15.484
- Arrival Time                  7.104
= Slack Time                    8.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.575 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.053 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.536 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.820 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.181 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.335 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.467 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.783 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.019 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.104 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.191 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.377 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.468 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   11.988 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.256 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.749 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   12.871 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.819 |   13.199 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   13.379 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   13.508 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   13.700 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   14.085 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   14.533 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   14.807 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> CO ^ | ADDFX1    | 0.244 |   6.670 |   15.051 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> S v  | ADDFX1    | 0.356 |   7.026 |   15.407 | 
     | csa_tree_add_158_58_groupi/g1573 | A v -> Y ^   | INVXL     | 0.077 |   7.104 |   15.484 | 
     | total_power_consumed_reg[7]      | D ^          | SDFFRHQX1 | 0.000 |   7.104 |   15.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin distance_travelled_reg[25]/CK 
Endpoint:   distance_travelled_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  7.073
= Slack Time                    8.507
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.703 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    9.358 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    9.616 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |    9.871 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   10.120 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   10.367 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   10.627 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   10.877 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   11.122 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   11.357 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   11.538 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   11.791 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   12.012 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   12.287 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   12.510 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   12.758 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   12.969 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   13.222 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   13.428 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   13.670 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   13.882 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   14.128 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   14.329 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   14.572 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   14.787 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   15.038 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   15.247 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.252 |   6.992 |   15.499 | 
     | add_157_54/g455            | B0 ^ -> Y v  | AOI21X1   | 0.081 |   7.073 |   15.579 | 
     | distance_travelled_reg[25] | D v          | SDFFRHQX1 | 0.000 |   7.073 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin current_speed_reg[5]/CK 
Endpoint:   current_speed_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.298
+ Phase Shift                  15.500
= Required Time                15.403
- Arrival Time                  6.879
= Slack Time                    8.525
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.719 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.197 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.680 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |    9.963 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.325 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.479 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.611 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   10.927 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.163 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.248 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.335 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.521 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.612 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   12.132 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.400 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.893 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   13.371 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   13.697 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   13.952 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   14.216 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.952 |   14.477 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.273 |   6.225 |   14.749 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.292 |   6.516 |   15.041 | 
     | g6444                | B v -> Y ^   | NOR2XL    | 0.107 |   6.624 |   15.148 | 
     | g6441                | B0 ^ -> Y v  | AOI21XL   | 0.069 |   6.693 |   15.217 | 
     | g6437                | B1 v -> Y ^  | OAI222XL  | 0.186 |   6.879 |   15.403 | 
     | current_speed_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   6.879 |   15.403 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin current_speed_reg[4]/CK 
Endpoint:   current_speed_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.237
+ Phase Shift                  15.500
= Required Time                15.465
- Arrival Time                  6.847
= Slack Time                    8.618
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    8.812 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.290 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.773 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.057 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.418 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.572 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.704 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.020 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.256 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.341 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.428 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.614 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.705 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   12.225 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.493 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.986 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   13.465 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   13.790 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   14.045 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   14.309 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.952 |   14.570 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.273 |   6.225 |   14.843 | 
     | g6445                | CI v -> S ^  | ADDFX1    | 0.395 |   6.620 |   15.238 | 
     | g6443                | B ^ -> Y v   | NAND2XL   | 0.112 |   6.732 |   15.349 | 
     | g6439                | C0 v -> Y ^  | OAI211X1  | 0.115 |   6.847 |   15.465 | 
     | current_speed_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   6.847 |   15.465 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin total_power_consumed_reg[6]/CK 
Endpoint:   total_power_consumed_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.479
- Arrival Time                  6.852
= Slack Time                    8.628
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    8.822 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.300 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.783 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.066 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.428 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.582 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.714 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.030 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.266 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.351 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.438 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.624 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.715 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   12.235 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.503 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   12.996 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   13.118 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.819 |   13.446 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   13.626 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   13.755 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   13.947 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   14.332 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   14.779 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> CO ^  | ADDFX1    | 0.274 |   6.426 |   15.053 | 
     | csa_tree_add_158_58_groupi/g1580 | CI ^ -> S v  | ADDFX1    | 0.354 |   6.780 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1579 | A v -> Y ^   | INVXL     | 0.071 |   6.852 |   15.479 | 
     | total_power_consumed_reg[6]      | D ^          | SDFFRHQX1 | 0.000 |   6.852 |   15.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin integral_error_accumulator_reg[15]/CK 
Endpoint:   integral_error_accumulator_reg[15]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.260
+ Phase Shift                  15.500
= Required Time                15.434
- Arrival Time                  6.777
= Slack Time                    8.657
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    8.851 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.330 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.812 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.096 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.457 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.611 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   10.751 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   10.977 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   11.394 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   11.476 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   11.733 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   11.990 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   12.253 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   12.518 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   12.784 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   13.052 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   13.319 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   13.578 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   13.840 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.451 |   14.108 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.726 |   14.383 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   5.988 |   14.645 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.259 |   6.247 |   14.904 | 
     | add_160_74/g372                    | CI v -> CO v | ADDFXL    | 0.256 |   6.503 |   15.160 | 
     | add_160_74/g370                    | A0 v -> Y ^  | OAI21XL   | 0.124 |   6.627 |   15.284 | 
     | g6547                              | AN ^ -> Y ^  | NOR2BX1   | 0.151 |   6.777 |   15.434 | 
     | integral_error_accumulator_reg[15] | D ^          | SDFFRHQX1 | 0.000 |   6.777 |   15.434 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin distance_travelled_reg[24]/CK 
Endpoint:   distance_travelled_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                  6.897
= Slack Time                    8.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    8.884 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    9.539 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |    9.796 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   10.052 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   10.301 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   10.547 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   10.808 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   11.057 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   11.302 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   11.537 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   11.718 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   11.971 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   12.193 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   12.467 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   12.691 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   12.938 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   13.150 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   13.402 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   13.608 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   13.850 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   14.062 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   14.308 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   14.509 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   14.752 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.280 |   14.967 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   15.218 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.209 |   6.740 |   15.427 | 
     | add_157_54/g457            | B0 v -> Y v  | OA21XL    | 0.157 |   6.897 |   15.584 | 
     | distance_travelled_reg[24] | D v          | SDFFRHQX1 | 0.000 |   6.897 |   15.584 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin integral_error_accumulator_reg[14]/CK 
Endpoint:   integral_error_accumulator_reg[14]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.257
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  6.746
= Slack Time                    8.691
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    8.885 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.364 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |    9.847 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.130 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.491 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.646 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   10.786 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   11.012 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   11.428 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   11.511 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   11.767 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   12.024 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   12.287 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   12.553 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   12.819 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   13.087 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   13.353 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   13.613 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   13.874 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.451 |   14.143 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.726 |   14.417 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   5.988 |   14.679 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.259 |   6.247 |   14.938 | 
     | add_160_74/g372                    | CI v -> S ^  | ADDFXL    | 0.356 |   6.603 |   15.294 | 
     | g6549                              | AN ^ -> Y ^  | NOR2BX1   | 0.144 |   6.746 |   15.438 | 
     | integral_error_accumulator_reg[14] | D ^          | SDFFRHQX1 | 0.000 |   6.746 |   15.438 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin total_power_consumed_reg[5]/CK 
Endpoint:   total_power_consumed_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.219
+ Phase Shift                  15.500
= Required Time                15.482
- Arrival Time                  6.601
= Slack Time                    8.881
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.075 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.554 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.037 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.320 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.681 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.835 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   10.968 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.283 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.519 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.605 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.691 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.877 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   11.969 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   12.489 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.757 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   13.249 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   13.371 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   13.700 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   13.879 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   14.008 | 
     | csa_tree_add_158_58_groupi/g1636 | A v -> Y ^   | MXI2XL    | 0.192 |   5.320 |   14.201 | 
     | csa_tree_add_158_58_groupi/g1613 | CI ^ -> S v  | ADDFXL    | 0.385 |   5.704 |   14.585 | 
     | csa_tree_add_158_58_groupi/g1603 | CI v -> S ^  | ADDFXL    | 0.448 |   6.152 |   15.033 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> S v   | ADDFX1    | 0.375 |   6.527 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1583 | A v -> Y ^   | INVXL     | 0.074 |   6.601 |   15.482 | 
     | total_power_consumed_reg[5]      | D ^          | SDFFRHQX1 | 0.000 |   6.601 |   15.482 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.247
+ Phase Shift                  15.500
= Required Time                15.455
- Arrival Time                  6.542
= Slack Time                    8.913
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.107 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.586 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.069 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.352 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.713 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.867 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   11.000 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.315 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.551 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.637 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.723 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   11.909 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   12.001 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   12.520 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   12.789 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   13.281 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   13.760 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   14.086 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   14.340 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   14.605 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.952 |   14.865 | 
     | g6449                | CI v -> S ^  | ADDFX1    | 0.390 |   6.342 |   15.255 | 
     | g6448                | B ^ -> Y v   | NAND2XL   | 0.095 |   6.437 |   15.350 | 
     | g6446                | C0 v -> Y ^  | OAI211X1  | 0.105 |   6.542 |   15.455 | 
     | current_speed_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   6.542 |   15.455 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  6.521
= Slack Time                    8.918
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.112 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.591 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.073 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.357 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.718 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   10.872 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   11.012 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   11.238 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   11.654 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   11.737 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   11.994 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   12.250 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   12.514 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   12.779 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   13.045 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   13.313 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   13.580 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   13.839 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   14.100 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.451 |   14.369 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.726 |   14.644 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.262 |   5.988 |   14.906 | 
     | add_160_74/g373                    | CI v -> S ^  | ADDFX1    | 0.393 |   6.381 |   15.299 | 
     | g6553                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   6.521 |   15.439 | 
     | integral_error_accumulator_reg[13] | D ^          | SDFFRHQX1 | 0.000 |   6.521 |   15.439 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin distance_travelled_reg[23]/CK 
Endpoint:   distance_travelled_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  6.604
= Slack Time                    8.978
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.174 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    9.829 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |   10.087 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   10.342 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   10.591 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   10.838 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   11.098 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   11.348 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   11.593 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   11.828 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   12.009 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   12.262 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   12.483 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   12.758 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   12.981 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   13.229 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   13.440 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   13.693 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   13.899 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   14.141 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   14.353 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   14.599 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   14.800 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   15.043 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.281 |   15.258 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.251 |   6.531 |   15.509 | 
     | add_157_54/g459            | B0 ^ -> Y v  | AOI21X1   | 0.073 |   6.604 |   15.582 | 
     | distance_travelled_reg[23] | D v          | SDFFRHQX1 | 0.000 |   6.604 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin distance_travelled_reg[22]/CK 
Endpoint:   distance_travelled_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  6.435
= Slack Time                    9.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.342 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |    9.997 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |   10.255 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   10.510 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   10.759 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   11.006 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   11.266 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   11.515 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   11.761 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   11.995 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   12.176 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   12.429 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   12.651 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   12.925 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   13.149 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   13.396 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   13.608 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   13.861 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   14.067 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   14.309 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   14.521 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   14.766 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   14.967 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   15.211 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.215 |   6.281 |   15.426 | 
     | add_157_54/g461            | B0 v -> Y v  | OA21XL    | 0.155 |   6.435 |   15.580 | 
     | distance_travelled_reg[22] | D v          | SDFFRHQX1 | 0.000 |   6.435 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.239
+ Phase Shift                  15.500
= Required Time                15.463
- Arrival Time                  6.294
= Slack Time                    9.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.363 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.842 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.325 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.608 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.969 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.123 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   11.256 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.571 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.807 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.893 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.979 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   12.165 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   12.257 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   12.777 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.045 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   13.537 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   14.016 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   14.342 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   14.596 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.692 |   14.861 | 
     | g6457                | CI v -> S ^  | ADDFX1    | 0.399 |   6.091 |   15.260 | 
     | g6456                | B ^ -> Y v   | NAND2XL   | 0.098 |   6.189 |   15.358 | 
     | g6451                | C0 v -> Y ^  | OAI211X1  | 0.105 |   6.294 |   15.463 | 
     | current_speed_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   6.294 |   15.463 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin integral_error_accumulator_reg[12]/CK 
Endpoint:   integral_error_accumulator_reg[12]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  6.267
= Slack Time                    9.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.366 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.844 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.327 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.610 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.972 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.126 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   11.266 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   11.492 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   11.908 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   11.991 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   12.247 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   12.504 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   12.767 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   13.033 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   13.299 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   13.567 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   13.833 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   14.093 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   14.354 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.451 |   14.623 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.275 |   5.726 |   14.897 | 
     | add_160_74/g374                    | CI v -> S ^  | ADDFX1    | 0.401 |   6.127 |   15.298 | 
     | g6546                              | AN ^ -> Y ^  | NOR2BX1   | 0.140 |   6.267 |   15.439 | 
     | integral_error_accumulator_reg[12] | D ^          | SDFFRHQX1 | 0.000 |   6.267 |   15.439 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.223
+ Phase Shift                  15.500
= Required Time                15.479
- Arrival Time                  6.293
= Slack Time                    9.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.380 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |    9.859 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.342 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.625 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   10.986 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.140 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   11.273 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.588 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   11.824 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   11.910 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   11.996 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   12.182 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   12.274 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   12.794 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.062 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   13.636 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   13.979 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.303 |   5.097 |   14.283 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.482 |   5.579 |   14.765 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> CO ^  | ADDFX1    | 0.277 |   5.856 |   15.042 | 
     | csa_tree_add_158_58_groupi/g1590 | A ^ -> S v   | ADDFX1    | 0.365 |   6.221 |   15.407 | 
     | csa_tree_add_158_58_groupi/g1589 | A v -> Y ^   | INVXL     | 0.072 |   6.293 |   15.479 | 
     | total_power_consumed_reg[4]      | D ^          | SDFFRHQX1 | 0.000 |   6.293 |   15.479 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin integral_error_accumulator_reg[11]/CK 
Endpoint:   integral_error_accumulator_reg[11]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  5.991
= Slack Time                    9.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.642 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.120 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.603 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.886 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.248 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.402 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   11.542 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   11.768 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   12.184 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   12.267 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   12.524 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   12.780 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   13.043 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   13.309 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   13.575 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   13.843 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   14.109 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   14.369 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   14.630 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.269 |   5.451 |   14.899 | 
     | add_160_74/g375                    | CI v -> S ^  | ADDFX1    | 0.398 |   5.850 |   15.297 | 
     | g6554                              | AN ^ -> Y ^  | NOR2BX1   | 0.141 |   5.991 |   15.438 | 
     | integral_error_accumulator_reg[11] | D ^          | SDFFRHQX1 | 0.000 |   5.991 |   15.438 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.212
+ Phase Shift                  15.500
= Required Time                15.490
- Arrival Time                  6.042
= Slack Time                    9.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |    9.642 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.121 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.604 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.887 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.248 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.402 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   11.535 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.850 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   12.086 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   12.172 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   12.258 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   12.444 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   12.536 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   13.056 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.324 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   13.816 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.479 |   4.847 |   14.295 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.326 |   5.173 |   14.621 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.255 |   5.427 |   14.875 | 
     | g6485                | A v -> S ^   | ADDFX1    | 0.408 |   5.835 |   15.283 | 
     | g6471                | A1 ^ -> Y v  | AOI21X1   | 0.100 |   5.935 |   15.383 | 
     | g6462                | B0 v -> Y ^  | OAI2BB1X1 | 0.106 |   6.041 |   15.489 | 
     | current_speed_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   6.042 |   15.490 | 
     +------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin distance_travelled_reg[21]/CK 
Endpoint:   distance_travelled_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  6.134
= Slack Time                    9.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.646 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   10.301 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   10.558 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   10.814 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   11.063 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   11.310 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   11.570 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   11.819 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   12.064 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   12.299 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   12.480 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   12.733 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   12.955 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   13.229 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   13.453 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   13.700 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   13.912 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   14.164 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   14.370 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   14.613 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   14.825 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   15.070 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   15.271 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.243 |   6.065 |   15.514 | 
     | add_157_54/g463            | B0 ^ -> Y v  | AOI21X1   | 0.069 |   6.134 |   15.583 | 
     | distance_travelled_reg[21] | D v          | SDFFRHQX1 | 0.000 |   6.134 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin total_power_consumed_reg[3]/CK 
Endpoint:   total_power_consumed_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.219
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  6.025
= Slack Time                    9.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |    9.652 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.130 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.613 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   10.896 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.258 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.412 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   11.544 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   11.860 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   12.096 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   12.181 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   12.268 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   12.454 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   12.545 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   13.065 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.333 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.574 |   4.450 |   13.907 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.344 |   4.793 |   14.251 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.303 |   5.097 |   14.554 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.482 |   5.579 |   15.037 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> S v   | ADDFX1    | 0.371 |   5.950 |   15.407 | 
     | csa_tree_add_158_58_groupi/g1600 | A v -> Y ^   | INVXL     | 0.076 |   6.025 |   15.483 | 
     | total_power_consumed_reg[3]      | D ^          | SDFFRHQX1 | 0.000 |   6.025 |   15.483 | 
     +------------------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin distance_travelled_reg[20]/CK 
Endpoint:   distance_travelled_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.587
- Arrival Time                  5.981
= Slack Time                    9.606
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |    9.803 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   10.458 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |   10.716 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   10.971 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   11.220 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   11.467 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   11.727 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   11.976 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   12.222 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   12.456 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   12.637 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   12.890 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   13.112 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   13.386 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   13.610 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   13.857 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   14.069 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.716 |   14.322 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   14.528 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   14.770 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   14.982 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   15.227 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.201 |   5.822 |   15.428 | 
     | add_157_54/g465            | B0 v -> Y v  | OA21XL    | 0.159 |   5.981 |   15.587 | 
     | distance_travelled_reg[20] | D v          | SDFFRHQX1 | 0.000 |   5.981 |   15.587 | 
     +------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin integral_error_accumulator_reg[10]/CK 
Endpoint:   integral_error_accumulator_reg[10]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  5.719
= Slack Time                    9.722
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.194 |    9.916 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.394 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   10.877 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.160 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.522 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.676 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   11.816 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   12.042 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   12.458 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   12.541 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   12.798 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   13.054 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   13.317 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   13.583 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   13.849 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   14.117 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   14.383 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   14.643 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.261 |   5.183 |   14.904 | 
     | add_160_74/g376                    | CI v -> S ^  | ADDFX1    | 0.398 |   5.580 |   15.302 | 
     | g6545                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   5.719 |   15.441 | 
     | integral_error_accumulator_reg[10] | D ^          | SDFFRHQX1 | 0.000 |   5.719 |   15.441 | 
     +--------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin distance_travelled_reg[19]/CK 
Endpoint:   distance_travelled_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  5.692
= Slack Time                    9.890
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.087 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   10.742 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   11.000 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   11.255 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   11.504 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   11.751 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   12.011 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   12.260 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   12.506 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   12.740 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   12.921 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   13.175 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   13.396 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   13.670 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   13.894 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   14.141 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   14.353 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   14.606 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   14.812 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   15.054 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   15.266 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.245 |   5.621 |   15.511 | 
     | add_157_54/g467            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   5.692 |   15.583 | 
     | distance_travelled_reg[19] | D v          | SDFFRHQX1 | 0.000 |   5.692 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin total_power_consumed_reg[2]/CK 
Endpoint:   total_power_consumed_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.224
+ Phase Shift                  15.500
= Required Time                15.477
- Arrival Time                  5.524
= Slack Time                    9.953
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |   10.147 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.626 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.109 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.392 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.753 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.908 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   12.040 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   12.355 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   12.591 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   12.677 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   12.763 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   12.949 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   13.041 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   13.561 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.829 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   14.321 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   14.443 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.819 |   14.772 | 
     | csa_tree_add_158_58_groupi/g1692 | B v -> Y ^   | NAND2XL   | 0.180 |   4.998 |   14.951 | 
     | csa_tree_add_158_58_groupi/g1672 | A ^ -> Y v   | CLKINVX1  | 0.129 |   5.127 |   15.081 | 
     | csa_tree_add_158_58_groupi/g1629 | B v -> Y ^   | MXI2XL    | 0.196 |   5.323 |   15.277 | 
     | csa_tree_add_158_58_groupi/g1617 | B ^ -> Y v   | NAND2XL   | 0.124 |   5.447 |   15.401 | 
     | csa_tree_add_158_58_groupi/g1616 | B0 v -> Y ^  | OAI21X1   | 0.077 |   5.524 |   15.477 | 
     | total_power_consumed_reg[2]      | D ^          | SDFFRHQX1 | 0.000 |   5.524 |   15.477 | 
     +------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin integral_error_accumulator_reg[9]/CK 
Endpoint:   integral_error_accumulator_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.258
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  5.467
= Slack Time                    9.972
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.166 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.644 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.127 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.410 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.772 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   11.926 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   12.066 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   12.292 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   12.708 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   12.791 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   13.048 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   13.304 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   13.567 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   13.833 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   14.099 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   14.367 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   14.633 | 
     | add_160_74/g378                   | CI v -> CO v | ADDFX1    | 0.260 |   4.922 |   14.893 | 
     | add_160_74/g377                   | CI v -> S ^  | ADDFX1    | 0.401 |   5.322 |   15.294 | 
     | g6539                             | AN ^ -> Y ^  | NOR2BX1   | 0.145 |   5.467 |   15.439 | 
     | integral_error_accumulator_reg[9] | D ^          | SDFFRHQX1 | 0.000 |   5.467 |   15.439 | 
     +-------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin distance_travelled_reg[18]/CK 
Endpoint:   distance_travelled_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.116
+ Phase Shift                  15.500
= Required Time                15.586
- Arrival Time                  5.535
= Slack Time                   10.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.247 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   10.902 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   11.160 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   11.415 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   11.664 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   11.911 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   12.171 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   12.420 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   12.666 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   12.900 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   13.081 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   13.334 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   13.556 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   13.830 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   14.054 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   14.301 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   14.513 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   14.766 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   14.971 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   15.214 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.212 |   5.376 |   15.426 | 
     | add_157_54/g469            | B0 v -> Y v  | OA21XL    | 0.160 |   5.535 |   15.586 | 
     | distance_travelled_reg[18] | D v          | SDFFRHQX1 | 0.000 |   5.535 |   15.586 | 
     +------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.231
+ Phase Shift                  15.500
= Required Time                15.465
- Arrival Time                  5.402
= Slack Time                   10.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   10.257 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.736 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.219 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.502 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.863 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.018 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   12.150 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   12.465 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   12.702 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   12.787 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   12.873 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   13.059 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   13.151 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   13.671 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.939 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   14.431 | 
     | g4933                | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   14.554 | 
     | g4931                | B v -> Y v   | OR2X1     | 0.328 |   4.819 |   14.882 | 
     | g6667                | B v -> Y ^   | NOR2XL    | 0.214 |   5.033 |   15.096 | 
     | g6577                | AN ^ -> Y ^  | NAND3BX1  | 0.156 |   5.188 |   15.251 | 
     | g6556                | B ^ -> Y v   | NAND2XL   | 0.131 |   5.320 |   15.383 | 
     | g6530                | B0 v -> Y ^  | OAI21X1   | 0.083 |   5.402 |   15.465 | 
     | current_speed_reg[0] | D ^          | SDFFRHQX1 | 0.000 |   5.402 |   15.465 | 
     +------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin total_power_consumed_reg[1]/CK 
Endpoint:   total_power_consumed_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.218
+ Phase Shift                  15.500
= Required Time                15.484
- Arrival Time                  5.420
= Slack Time                   10.064
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.194 |   10.258 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.737 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.220 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.503 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   11.864 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.019 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   12.151 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   12.466 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   12.702 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   12.788 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   12.874 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   13.060 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   13.152 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   13.672 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.268 |   3.876 |   13.940 | 
     | g4936                            | AN ^ -> Y ^  | NOR2BX1   | 0.492 |   4.368 |   14.432 | 
     | g4933                            | B ^ -> Y v   | NOR2XL    | 0.122 |   4.490 |   14.554 | 
     | g4931                            | B v -> Y v   | OR2X1     | 0.328 |   4.818 |   14.883 | 
     | csa_tree_add_158_58_groupi/g1667 | B v -> Y ^   | NAND2XL   | 0.151 |   4.970 |   15.034 | 
     | csa_tree_add_158_58_groupi/g1647 | A ^ -> Y v   | INVX1     | 0.102 |   5.072 |   15.136 | 
     | csa_tree_add_158_58_groupi/g1642 | B v -> Y ^   | NAND2XL   | 0.164 |   5.236 |   15.300 | 
     | csa_tree_add_158_58_groupi/g1630 | B0 ^ -> Y ^  | OA21X1    | 0.184 |   5.420 |   15.484 | 
     | total_power_consumed_reg[1]      | D ^          | SDFFRHQX1 | 0.000 |   5.420 |   15.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin integral_error_accumulator_reg[8]/CK 
Endpoint:   integral_error_accumulator_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  5.190
= Slack Time                   10.252
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.446 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   10.925 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.408 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.691 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   12.052 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.207 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   12.347 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   12.573 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   12.989 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   13.072 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   13.328 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   13.585 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   13.848 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   14.114 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   14.379 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   14.648 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.266 |   4.662 |   14.914 | 
     | add_160_74/g378                   | CI v -> S ^  | ADDFX1    | 0.390 |   5.052 |   15.304 | 
     | g6544                             | AN ^ -> Y ^  | NOR2BX1   | 0.138 |   5.190 |   15.442 | 
     | integral_error_accumulator_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   5.190 |   15.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin distance_travelled_reg[17]/CK 
Endpoint:   distance_travelled_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  5.235
= Slack Time                   10.348
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.545 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   11.200 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   11.457 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   11.713 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   11.962 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   12.208 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   12.469 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   12.718 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   12.963 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   13.198 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   13.379 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   13.632 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   13.854 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   14.128 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   14.352 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   14.599 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   14.811 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   15.063 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   15.269 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.242 |   5.164 |   15.511 | 
     | add_157_54/g471            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   5.235 |   15.583 | 
     | distance_travelled_reg[17] | D v          | SDFFRHQX1 | 0.000 |   5.235 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin integral_error_accumulator_reg[7]/CK 
Endpoint:   integral_error_accumulator_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.265
+ Phase Shift                  15.500
= Required Time                15.433
- Arrival Time                  4.946
= Slack Time                   10.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.681 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   11.160 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.643 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   11.926 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   12.287 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.442 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   12.582 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   12.808 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   13.224 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   13.307 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   13.563 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   13.820 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   14.083 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   14.349 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   14.615 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.268 |   4.395 |   14.883 | 
     | add_160_74/g379                   | CI v -> S ^  | ADDFX1    | 0.398 |   4.794 |   15.281 | 
     | g6551                             | AN ^ -> Y ^  | NOR2BX1   | 0.152 |   4.946 |   15.433 | 
     | integral_error_accumulator_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   4.946 |   15.433 | 
     +-------------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin distance_travelled_reg[16]/CK 
Endpoint:   distance_travelled_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  5.074
= Slack Time                   10.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.703 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   11.358 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   11.616 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   11.871 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   12.120 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   12.367 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   12.627 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   12.876 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   13.122 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   13.356 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   13.537 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   13.791 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   14.012 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   14.286 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   14.510 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   14.758 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   14.969 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   15.222 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.206 |   4.921 |   15.428 | 
     | add_157_54/g473            | B0 v -> Y v  | OA21XL    | 0.153 |   5.074 |   15.580 | 
     | distance_travelled_reg[16] | D v          | SDFFRHQX1 | 0.000 |   5.074 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin integral_error_accumulator_reg[6]/CK 
Endpoint:   integral_error_accumulator_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  4.657
= Slack Time                   10.787
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   10.981 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   11.459 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   11.942 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   12.225 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   12.587 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.741 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   12.881 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   13.107 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   13.523 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   13.606 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   13.863 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   14.119 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   14.382 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   14.648 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.266 |   4.127 |   14.914 | 
     | add_160_74/g380                   | CI v -> S ^  | ADDFX1    | 0.390 |   4.517 |   15.304 | 
     | g6543                             | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   4.657 |   15.443 | 
     | integral_error_accumulator_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   4.657 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin distance_travelled_reg[15]/CK 
Endpoint:   distance_travelled_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  4.785
= Slack Time                   10.797
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   10.994 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   11.649 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   11.907 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   12.162 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   12.411 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   12.658 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   12.918 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   13.168 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   13.413 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   13.648 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   13.828 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   14.082 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   14.303 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   14.578 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   14.801 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   15.049 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   15.260 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.253 |   4.715 |   15.513 | 
     | add_157_54/g475            | B0 ^ -> Y v  | AOI21X1   | 0.070 |   4.785 |   15.583 | 
     | distance_travelled_reg[15] | D v          | SDFFRHQX1 | 0.000 |   4.785 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin distance_travelled_reg[14]/CK 
Endpoint:   distance_travelled_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.115
+ Phase Shift                  15.500
= Required Time                15.587
- Arrival Time                  4.624
= Slack Time                   10.963
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.160 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   11.815 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   12.072 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   12.328 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   12.577 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   12.824 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   13.084 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   13.333 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   13.578 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   13.813 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   13.994 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   14.247 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   14.469 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   14.743 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   14.967 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   15.214 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.212 |   4.463 |   15.426 | 
     | add_157_54/g477            | B0 v -> Y v  | OA21XL    | 0.161 |   4.624 |   15.587 | 
     | distance_travelled_reg[14] | D v          | SDFFRHQX1 | 0.000 |   4.624 |   15.587 | 
     +------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin integral_error_accumulator_reg[5]/CK 
Endpoint:   integral_error_accumulator_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.262
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  4.400
= Slack Time                   11.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.231 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   11.709 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.192 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   12.476 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   12.837 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   12.991 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   13.131 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   13.357 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   13.773 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   13.856 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   14.113 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   14.369 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   14.633 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.266 |   3.861 |   14.898 | 
     | add_160_74/g381                   | CI v -> S ^  | ADDFX1    | 0.392 |   4.254 |   15.291 | 
     | g6550                             | AN ^ -> Y ^  | NOR2BX1   | 0.146 |   4.400 |   15.437 | 
     | integral_error_accumulator_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   4.400 |   15.437 | 
     +-------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin distance_travelled_reg[13]/CK 
Endpoint:   distance_travelled_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  4.320
= Slack Time                   11.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.460 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   12.115 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   12.373 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   12.628 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   12.877 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   13.124 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   13.384 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   13.634 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   13.879 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   14.114 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   14.295 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   14.548 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   14.769 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   15.044 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   15.267 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.247 |   4.251 |   15.515 | 
     | add_157_54/g479            | B0 ^ -> Y v  | AOI21X1   | 0.069 |   4.320 |   15.583 | 
     | distance_travelled_reg[13] | D v          | SDFFRHQX1 | 0.000 |   4.320 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin integral_error_accumulator_reg[4]/CK 
Endpoint:   integral_error_accumulator_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.263
+ Phase Shift                  15.500
= Required Time                15.436
- Arrival Time                  4.140
= Slack Time                   11.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.490 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   11.969 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.452 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   12.735 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   13.096 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   13.251 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   13.391 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   13.617 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   14.033 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   14.116 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   14.372 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   14.629 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.263 |   3.596 |   14.892 | 
     | add_160_74/g382                   | CI v -> S ^  | ADDFX1    | 0.396 |   3.992 |   15.288 | 
     | g6542                             | AN ^ -> Y ^  | NOR2BX1   | 0.149 |   4.140 |   15.436 | 
     | integral_error_accumulator_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   4.140 |   15.436 | 
     +-------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin distance_travelled_reg[12]/CK 
Endpoint:   distance_travelled_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  4.158
= Slack Time                   11.420
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.617 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   12.272 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   12.530 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   12.785 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   13.034 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   13.281 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   13.541 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   13.791 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   14.036 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   14.271 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   14.451 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   14.705 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   14.926 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   15.201 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.004 |   15.424 | 
     | add_157_54/g481            | B0 v -> Y v  | OA21XL    | 0.154 |   4.158 |   15.578 | 
     | distance_travelled_reg[12] | D v          | SDFFRHQX1 | 0.000 |   4.158 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin current_state_reg[1]/CK 
Endpoint:   current_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.237
+ Phase Shift                  15.500
= Required Time                15.463
- Arrival Time                  4.019
= Slack Time                   11.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   11.638 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   12.117 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.599 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   12.883 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   13.244 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   13.398 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   13.530 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   13.846 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   14.082 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   14.168 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   14.254 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   14.440 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   14.531 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.607 |   15.051 | 
     | g6774                | C v -> Y v   | OR3X1     | 0.337 |   3.944 |   15.388 | 
     | g6453                | B0 v -> Y ^  | OAI21X1   | 0.074 |   4.019 |   15.463 | 
     | current_state_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   4.019 |   15.463 | 
     +------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin integral_error_accumulator_reg[3]/CK 
Endpoint:   integral_error_accumulator_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.257
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  3.860
= Slack Time                   11.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   11.776 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   12.254 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.737 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   13.020 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   13.382 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   13.536 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.094 |   13.676 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   13.902 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   14.318 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   14.401 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   14.658 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.257 |   3.333 |   14.914 | 
     | add_160_74/g383                   | CI v -> S ^  | ADDFX1    | 0.388 |   3.721 |   15.302 | 
     | g6548                             | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   3.860 |   15.442 | 
     | integral_error_accumulator_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   3.860 |   15.442 | 
     +-------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin distance_travelled_reg[11]/CK 
Endpoint:   distance_travelled_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                  3.851
= Slack Time                   11.729
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   11.926 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   12.581 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   12.839 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   13.094 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   13.343 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   13.590 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   13.850 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   14.099 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   14.345 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   14.579 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   14.760 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   15.014 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   15.235 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.274 |   3.780 |   15.509 | 
     | add_157_54/g483            | B0 ^ -> Y v  | AOI21X1   | 0.070 |   3.851 |   15.580 | 
     | distance_travelled_reg[11] | D v          | SDFFRHQX1 | 0.000 |   3.851 |   15.580 | 
     +------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin current_state_reg[2]/CK 
Endpoint:   current_state_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                  3.819
= Slack Time                   11.760
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.194 |   11.955 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   12.433 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.916 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   13.199 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   13.561 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   13.715 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.132 |   2.087 |   13.847 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.316 |   2.402 |   14.163 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.236 |   2.638 |   14.399 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.085 |   2.724 |   14.484 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.086 |   2.810 |   14.570 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.186 |   2.996 |   14.757 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.092 |   3.088 |   14.848 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.520 |   3.608 |   15.368 | 
     | g6501                | AN v -> Y v  | NOR3BXL   | 0.211 |   3.819 |   15.579 | 
     | current_state_reg[2] | D v          | SDFFRHQX1 | 0.000 |   3.819 |   15.579 | 
     +------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin integral_error_accumulator_reg[2]/CK 
Endpoint:   integral_error_accumulator_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.443
- Arrival Time                  3.603
= Slack Time                   11.840
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.194 |   12.034 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.479 |   0.673 |   12.513 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.483 |   1.156 |   12.996 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.283 |   1.439 |   13.279 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.361 |   1.800 |   13.640 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.154 |   1.954 |   13.795 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.140 |   2.095 |   13.935 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.226 |   2.320 |   14.161 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.416 |   2.737 |   14.577 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.083 |   2.819 |   14.660 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.257 |   3.076 |   14.916 | 
     | add_160_74/g384                   | CI v -> S ^  | ADDFX1    | 0.390 |   3.466 |   15.306 | 
     | g6541                             | AN ^ -> Y ^  | NOR2BX1   | 0.137 |   3.603 |   15.443 | 
     | integral_error_accumulator_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   3.603 |   15.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin distance_travelled_reg[10]/CK 
Endpoint:   distance_travelled_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.126
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  3.669
= Slack Time                   11.907
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.197 |   12.103 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   12.759 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.258 |   1.109 |   13.016 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   13.271 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   13.520 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   13.767 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   14.027 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   14.277 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.615 |   14.522 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   14.757 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   14.938 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   15.191 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.221 |   3.506 |   15.412 | 
     | add_157_54/g485            | B0 v -> Y v  | OA21X1    | 0.163 |   3.669 |   15.576 | 
     | distance_travelled_reg[10] | D v          | SDFFRHQX1 | 0.000 |   3.669 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin integral_error_accumulator_reg[1]/CK 
Endpoint:   integral_error_accumulator_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.446
- Arrival Time                  3.346
= Slack Time                   12.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.194 |   12.293 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   12.772 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   13.255 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.283 |   1.439 |   13.538 | 
     | g5022                             | A ^ -> Y v  | NAND2XL   | 0.361 |   1.800 |   13.899 | 
     | g5021                             | A v -> Y ^  | INVX1     | 0.154 |   1.954 |   14.054 | 
     | g5019                             | C ^ -> Y v  | NAND3X1   | 0.140 |   2.095 |   14.194 | 
     | g5010                             | B v -> Y v  | AND2X1    | 0.226 |   2.320 |   14.420 | 
     | g4962                             | A v -> S ^  | ADDFX1    | 0.416 |   2.737 |   14.836 | 
     | g4961                             | A ^ -> Y v  | INVX1     | 0.083 |   2.819 |   14.919 | 
     | add_160_74/g385                   | CI v -> S ^ | ADDFX1    | 0.391 |   3.210 |   15.309 | 
     | g6540                             | AN ^ -> Y ^ | NOR2BX1   | 0.136 |   3.347 |   15.446 | 
     | integral_error_accumulator_reg[1] | D ^         | SDFFRHQX1 | 0.000 |   3.346 |   15.446 | 
     +------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin distance_travelled_reg[9]/CK 
Endpoint:   distance_travelled_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.581
- Arrival Time                  3.358
= Slack Time                   12.223
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.420 | 
     | current_speed_reg[0]      | CK ^ -> Q ^  | SDFFRHQX1 | 0.655 |   0.852 |   13.075 | 
     | add_157_54/g499           | B ^ -> Y ^   | AND2X1    | 0.258 |   1.110 |   13.332 | 
     | add_157_54/g497           | CI ^ -> CO ^ | ADDFX1    | 0.255 |   1.365 |   13.588 | 
     | add_157_54/g496           | CI ^ -> CO ^ | ADDFX1    | 0.249 |   1.614 |   13.837 | 
     | add_157_54/g495           | CI ^ -> CO ^ | ADDFX1    | 0.247 |   1.861 |   14.083 | 
     | add_157_54/g494           | CI ^ -> CO ^ | ADDFX1    | 0.260 |   2.121 |   14.344 | 
     | add_157_54/g493           | CI ^ -> CO ^ | ADDFX1    | 0.249 |   2.370 |   14.593 | 
     | add_157_54/g492           | CI ^ -> CO ^ | ADDFX1    | 0.245 |   2.616 |   14.838 | 
     | add_157_54/g491           | CI ^ -> CO ^ | ADDFX1    | 0.235 |   2.850 |   15.073 | 
     | add_157_54/g490           | B ^ -> Y v   | NAND2XL   | 0.181 |   3.031 |   15.254 | 
     | add_157_54/g488           | B v -> Y ^   | NOR2XL    | 0.253 |   3.284 |   15.507 | 
     | add_157_54/g487           | B0 ^ -> Y v  | AOI21X1   | 0.073 |   3.358 |   15.581 | 
     | distance_travelled_reg[9] | D v          | SDFFRHQX1 | 0.000 |   3.358 |   15.581 | 
     +-----------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin distance_travelled_reg[8]/CK 
Endpoint:   distance_travelled_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.224
+ Phase Shift                  15.500
= Required Time                15.477
- Arrival Time                  3.145
= Slack Time                   12.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.529 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.602 |   0.799 |   13.131 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.213 |   1.012 |   13.344 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.263 |   1.275 |   13.607 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.262 |   1.537 |   13.870 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.260 |   1.798 |   14.130 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.070 |   14.402 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.263 |   2.333 |   14.665 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.259 |   2.592 |   14.924 | 
     | add_157_54/g491           | CI v -> CO v | ADDFX1    | 0.249 |   2.841 |   15.173 | 
     | add_157_54/g490           | B v -> Y ^   | NAND2XL   | 0.135 |   2.976 |   15.308 | 
     | add_157_54/g489           | B0 ^ -> Y ^  | OA21X1    | 0.169 |   3.145 |   15.477 | 
     | distance_travelled_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   3.145 |   15.477 | 
     +-----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin distance_travelled_reg[7]/CK 
Endpoint:   distance_travelled_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.492
- Arrival Time                  2.991
= Slack Time                   12.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.698 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.602 |   0.799 |   13.299 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.213 |   1.012 |   13.513 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.263 |   1.275 |   13.776 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.262 |   1.537 |   14.038 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.260 |   1.798 |   14.298 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.070 |   14.571 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.263 |   2.333 |   14.834 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.259 |   2.592 |   15.093 | 
     | add_157_54/g491           | CI v -> S ^  | ADDFX1    | 0.399 |   2.991 |   15.492 | 
     | distance_travelled_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   2.991 |   15.492 | 
     +-----------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin integral_error_accumulator_reg[0]/CK 
Endpoint:   integral_error_accumulator_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.260
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  2.716
= Slack Time                   12.723
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.194 |   12.917 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.396 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   13.879 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.283 |   1.439 |   14.162 | 
     | g5022                             | A ^ -> Y v  | NAND2XL   | 0.361 |   1.800 |   14.523 | 
     | g5021                             | A v -> Y ^  | INVX1     | 0.154 |   1.954 |   14.678 | 
     | g5019                             | C ^ -> Y v  | NAND3X1   | 0.140 |   2.094 |   14.818 | 
     | g5010                             | B v -> Y v  | AND2X1    | 0.226 |   2.320 |   15.044 | 
     | add_160_74/g388                   | B v -> Y v  | AND2X1    | 0.174 |   2.494 |   15.217 | 
     | add_160_74/g386                   | B0 v -> Y ^ | AOI2BB1X1 | 0.080 |   2.574 |   15.297 | 
     | g6552                             | AN ^ -> Y ^ | NOR2BX1   | 0.141 |   2.716 |   15.439 | 
     | integral_error_accumulator_reg[0] | D ^         | SDFFRHQX1 | 0.000 |   2.716 |   15.439 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin distance_travelled_reg[6]/CK 
Endpoint:   distance_travelled_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.202
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.491
- Arrival Time                  2.731
= Slack Time                   12.759
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   12.956 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.602 |   0.799 |   13.558 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.213 |   1.012 |   13.771 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.263 |   1.275 |   14.034 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.262 |   1.537 |   14.297 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.260 |   1.798 |   14.557 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.070 |   14.830 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.263 |   2.333 |   15.093 | 
     | add_157_54/g492           | CI v -> S ^  | ADDFX1    | 0.398 |   2.731 |   15.491 | 
     | distance_travelled_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   2.731 |   15.491 | 
     +-----------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin current_state_reg[3]/CK 
Endpoint:   current_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.200
- Setup                         0.228
+ Phase Shift                  15.500
= Required Time                15.472
- Arrival Time                  2.696
= Slack Time                   12.776
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   12.970 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.449 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   13.931 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.313 |   1.469 |   14.245 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.347 |   1.816 |   14.592 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.294 |   2.110 |   14.886 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.224 |   2.334 |   15.110 | 
     | g6491                | B2 ^ -> Y v | AOI33XL   | 0.226 |   2.560 |   15.336 | 
     | g6474                | B v -> Y ^  | NOR2BX1   | 0.136 |   2.696 |   15.472 | 
     | current_state_reg[3] | D ^         | SDFFRHQX1 | 0.000 |   2.696 |   15.472 | 
     +-----------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.230
+ Phase Shift                  15.500
= Required Time                15.464
- Arrival Time                  2.641
= Slack Time                   12.824
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   13.018 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.496 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   13.979 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.313 |   1.469 |   14.293 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.347 |   1.816 |   14.640 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.294 |   2.110 |   14.934 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.224 |   2.334 |   15.157 | 
     | g6492                | A0 ^ -> Y v | OAI211X1  | 0.161 |   2.495 |   15.319 | 
     | g6481                | B v -> Y ^  | NOR2XL    | 0.146 |   2.641 |   15.464 | 
     | current_state_reg[8] | D ^         | SDFFRHQX1 | 0.000 |   2.641 |   15.464 | 
     +-----------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin distance_travelled_reg[5]/CK 
Endpoint:   distance_travelled_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.491
- Arrival Time                  2.470
= Slack Time                   13.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.197
     = Beginpoint Arrival Time       0.197
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.197 |   13.219 | 
     | current_speed_reg[0]      | CK ^ -> Q v  | SDFFRHQX1 | 0.602 |   0.799 |   13.820 | 
     | add_157_54/g499           | B v -> Y v   | AND2X1    | 0.213 |   1.012 |   14.034 | 
     | add_157_54/g497           | CI v -> CO v | ADDFX1    | 0.263 |   1.275 |   14.297 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.262 |   1.537 |   14.559 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.260 |   1.798 |   14.819 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.273 |   2.070 |   15.092 | 
     | add_157_54/g493           | CI v -> S ^  | ADDFX1    | 0.399 |   2.470 |   15.491 | 
     | distance_travelled_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   2.470 |   15.491 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin acceleration_reg[0]/CK 
Endpoint:   acceleration_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.223
+ Phase Shift                  15.500
= Required Time                15.471
- Arrival Time                  2.311
= Slack Time                   13.161
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   13.355 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.833 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   14.316 | 
     | g6776                | AN ^ -> Y ^ | NOR2BX1   | 0.283 |   1.439 |   14.599 | 
     | g5023                | C ^ -> Y v  | NAND3BX1  | 0.233 |   1.672 |   14.832 | 
     | g5014                | B v -> Y ^  | NOR2XL    | 0.265 |   1.937 |   15.097 | 
     | g6575                | AN ^ -> Y ^ | NOR4BX1   | 0.274 |   2.210 |   15.371 | 
     | g6499                | B ^ -> Y v  | NOR3X1    | 0.100 |   2.311 |   15.471 | 
     | acceleration_reg[0]  | D v         | SDFFSHQX1 | 0.000 |   2.311 |   15.471 | 
     +-----------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin indicators_reg[1]/CK 
Endpoint:   indicators_reg[1]/D    (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.201
- Setup                         0.251
+ Phase Shift                  15.500
= Required Time                15.451
- Arrival Time                  2.284
= Slack Time                   13.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   13.361 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.840 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   14.322 | 
     | g6776                | AN ^ -> Y ^ | NOR2BX1   | 0.283 |   1.439 |   14.606 | 
     | g5022                | A ^ -> Y v  | NAND2XL   | 0.361 |   1.800 |   14.967 | 
     | g5012                | C v -> Y ^  | NOR3X1    | 0.275 |   2.075 |   15.242 | 
     | g4998                | AN ^ -> Y ^ | NAND2BX1  | 0.208 |   2.284 |   15.450 | 
     | indicators_reg[1]    | D ^         | SDFFRHQX1 | 0.001 |   2.284 |   15.451 | 
     +-----------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin current_state_reg[0]/CK 
Endpoint:   current_state_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.233
+ Phase Shift                  15.500
= Required Time                15.462
- Arrival Time                  2.288
= Slack Time                   13.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.194 |   13.368 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.479 |   0.673 |   13.846 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.483 |   1.156 |   14.329 | 
     | g5037                | B ^ -> Y v  | NAND2BX1  | 0.209 |   1.364 |   14.538 | 
     | g6775                | B0 v -> Y v | AO21X1    | 0.210 |   1.575 |   14.748 | 
     | g6502                | C0 v -> Y ^ | AOI222XL  | 0.218 |   1.793 |   14.966 | 
     | g6482                | A1 ^ -> Y v | OAI22X1   | 0.147 |   1.940 |   15.113 | 
     | g6470                | C0 v -> Y ^ | AOI211X1  | 0.187 |   2.126 |   15.300 | 
     | g6454                | A1 ^ -> Y v | OAI211X1  | 0.162 |   2.288 |   15.462 | 
     | current_state_reg[0] | D v         | SDFFSHQX1 | 0.000 |   2.288 |   15.462 | 
     +-----------------------------------------------------------------------------+ 
Path 90: MET Recovery Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.192
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.533
- Arrival Time                  2.338
= Slack Time                   13.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.595 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.149 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.854 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.513 | 
     | current_speed_reg[6] | RN ^       | SDFFRHQX1 | 0.020 |   2.338 |   15.533 | 
     +----------------------------------------------------------------------------+ 
Path 91: MET Recovery Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.536
- Arrival Time                  2.339
= Slack Time                   13.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.596 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | left_obstacle_history_reg[2] | RN ^       | SDFFRHQX1 | 0.022 |   2.339 |   15.536 | 
     +------------------------------------------------------------------------------------+ 
Path 92: MET Recovery Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.536
- Arrival Time                  2.339
= Slack Time                   13.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.596 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | left_obstacle_history_reg[0] | RN ^       | SDFFRHQX1 | 0.022 |   2.339 |   15.536 | 
     +------------------------------------------------------------------------------------+ 
Path 93: MET Recovery Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.536
- Arrival Time                  2.339
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_state_reg[8] | RN ^       | SDFFRHQX1 | 0.022 |   2.339 |   15.536 | 
     +----------------------------------------------------------------------------+ 
Path 94: MET Recovery Check with Pin current_state_reg[6]/CK 
Endpoint:   current_state_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.536
- Arrival Time                  2.339
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_state_reg[6] | RN ^       | SDFFRHQX1 | 0.022 |   2.339 |   15.536 | 
     +----------------------------------------------------------------------------+ 
Path 95: MET Recovery Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                             (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.536
- Arrival Time                  2.339
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                              |            |           |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+---------+----------| 
     |                              | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                        | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11                 | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | left_obstacle_history_reg[1] | RN ^       | SDFFRHQX1 | 0.022 |   2.339 |   15.536 | 
     +------------------------------------------------------------------------------------+ 
Path 96: MET Recovery Check with Pin current_state_reg[4]/CK 
Endpoint:   current_state_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.535
- Arrival Time                  2.339
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.855 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_state_reg[4] | RN ^       | SDFFRHQX1 | 0.021 |   2.339 |   15.535 | 
     +----------------------------------------------------------------------------+ 
Path 97: MET Recovery Check with Pin current_state_reg[5]/CK 
Endpoint:   current_state_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.535
- Arrival Time                  2.339
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.856 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_state_reg[5] | RN ^       | SDFFRHQX1 | 0.021 |   2.339 |   15.535 | 
     +----------------------------------------------------------------------------+ 
Path 98: MET Recovery Check with Pin current_state_reg[7]/CK 
Endpoint:   current_state_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.535
- Arrival Time                  2.338
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.856 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_state_reg[7] | RN ^       | SDFFRHQX1 | 0.021 |   2.338 |   15.535 | 
     +----------------------------------------------------------------------------+ 
Path 99: MET Recovery Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/RN (^) checked with  leading 
edge of 'clk'
Beginpoint: rst                                   (v) triggered by  leading 
edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.535
- Arrival Time                  2.338
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                                    |            |           |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+---------+----------| 
     |                                    | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                              | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.856 | 
     | FE_OFC1_n_11                       | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | integral_error_accumulator_reg[13] | RN ^       | SDFFRHQX1 | 0.021 |   2.338 |   15.535 | 
     +------------------------------------------------------------------------------------------+ 
Path 100: MET Recovery Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.159
+ Phase Shift                  15.500
= Required Time                15.535
- Arrival Time                  2.338
= Slack Time                   13.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.597 | 
     | g5133                | A v -> Y ^ | INVX3     | 0.553 |   0.953 |   14.150 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.705 |   1.659 |   14.856 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.659 |   2.317 |   15.514 | 
     | current_speed_reg[7] | RN ^       | SDFFRHQX1 | 0.020 |   2.338 |   15.535 | 
     +----------------------------------------------------------------------------+ 

