<stg><name>array_io</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_o) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @array_io_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* %d_i, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* %d_o, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="3" op_0_bw="6">
<![CDATA[
:1  %rem = trunc i6 %i to i3

]]></node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond = icmp eq i6 %i, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_1 = add i6 1, %i

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp = zext i3 %rem to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr, align 4

]]></node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_1 = zext i6 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i16* %d_i_addr, align 2

]]></node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr, align 4

]]></node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i16* %d_i_addr, align 2

]]></node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_2 = sext i16 %d_i_load to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %temp = add nsw i32 %acc_load, %tmp_2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_4 = trunc i32 %temp to i16

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:9  store i32 %temp, i32* %acc_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %d_o_addr = getelementptr [32 x i16]* %d_o, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="d_o_addr"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:12  store i16 %tmp_4, i16* %d_o_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="d_o" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="d_o"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="d_i" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="d_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="acc" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="d_o" to="stg_6" fromId="41" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="44" toId="7">
</dataflow>
<dataflow id="48" from="d_i" to="stg_7" fromId="42" toId="7">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecTopModule" to="stg_8" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="array_io_str" to="stg_8" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecMemCore" to="stg_9" fromId="53" toId="9">
</dataflow>
<dataflow id="55" from="d_i" to="stg_9" fromId="42" toId="9">
</dataflow>
<dataflow id="57" from="p_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="p_str1" to="stg_9" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="p_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="62" from="stg_61" to="stg_9" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="p_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="64" from="p_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="65" from="p_str" to="stg_9" fromId="56" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="stg_10" fromId="53" toId="10">
</dataflow>
<dataflow id="67" from="d_o" to="stg_10" fromId="41" toId="10">
</dataflow>
<dataflow id="68" from="p_str" to="stg_10" fromId="56" toId="10">
</dataflow>
<dataflow id="69" from="p_str1" to="stg_10" fromId="58" toId="10">
</dataflow>
<dataflow id="70" from="p_str" to="stg_10" fromId="56" toId="10">
</dataflow>
<dataflow id="71" from="stg_61" to="stg_10" fromId="61" toId="10">
</dataflow>
<dataflow id="72" from="p_str" to="stg_10" fromId="56" toId="10">
</dataflow>
<dataflow id="73" from="p_str" to="stg_10" fromId="56" toId="10">
</dataflow>
<dataflow id="74" from="p_str" to="stg_10" fromId="56" toId="10">
</dataflow>
<dataflow id="76" from="stg_75" to="i" fromId="75" toId="12">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="stg_11" to="i" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="i_1" to="i" fromId="16" toId="12">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="stg_34" to="i" fromId="34" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="80" from="i" to="rem" fromId="12" toId="13">
</dataflow>
<dataflow id="81" from="i" to="exitcond" fromId="12" toId="14">
</dataflow>
<dataflow id="83" from="stg_82" to="exitcond" fromId="82" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="84" toId="15">
</dataflow>
<dataflow id="87" from="stg_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="stg_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="stg_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="91" from="stg_90" to="i_1" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="i" to="i_1" fromId="12" toId="16">
</dataflow>
<dataflow id="93" from="exitcond" to="stg_17" fromId="14" toId="17">
</dataflow>
<dataflow id="94" from="rem" to="tmp" fromId="13" toId="18">
</dataflow>
<dataflow id="95" from="acc" to="acc_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="97" from="stg_96" to="acc_addr" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="tmp" to="acc_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="99" from="acc_addr" to="acc_load" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="i" to="tmp_1" fromId="12" toId="21">
</dataflow>
<dataflow id="101" from="d_i" to="d_i_addr" fromId="42" toId="22">
</dataflow>
<dataflow id="102" from="stg_96" to="d_i_addr" fromId="96" toId="22">
</dataflow>
<dataflow id="103" from="tmp_1" to="d_i_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="d_i_addr" to="d_i_load" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="acc_addr" to="acc_load" fromId="19" toId="25">
</dataflow>
<dataflow id="106" from="d_i_addr" to="d_i_load" fromId="22" toId="26">
</dataflow>
<dataflow id="107" from="d_i_load" to="tmp_2" fromId="26" toId="27">
</dataflow>
<dataflow id="108" from="acc_load" to="temp" fromId="25" toId="28">
</dataflow>
<dataflow id="109" from="tmp_2" to="temp" fromId="27" toId="28">
</dataflow>
<dataflow id="110" from="temp" to="tmp_4" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="stg_30" fromId="111" toId="30">
</dataflow>
<dataflow id="114" from="p_str2" to="stg_30" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="temp" to="stg_31" fromId="28" toId="31">
</dataflow>
<dataflow id="116" from="acc_addr" to="stg_31" fromId="19" toId="31">
</dataflow>
<dataflow id="117" from="d_o" to="d_o_addr" fromId="41" toId="32">
</dataflow>
<dataflow id="118" from="stg_96" to="d_o_addr" fromId="96" toId="32">
</dataflow>
<dataflow id="119" from="tmp_1" to="d_o_addr" fromId="21" toId="32">
</dataflow>
<dataflow id="120" from="tmp_4" to="stg_33" fromId="29" toId="33">
</dataflow>
<dataflow id="121" from="d_o_addr" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="122" from="exitcond" to="stg_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
