{
    "code": "module TopModule (\n    input logic clk,          // Clock signal\n    input logic areset,       // Asynchronous reset, active high\n    input logic load,         // Synchronous load control, active high\n    input logic ena,          // Synchronous enable for right shift, active high\n    input logic [3:0] data,   // 4-bit unsigned data input\n    output logic [3:0] q      // 4-bit unsigned output\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000; // Asynchronous reset\n        end else if (load) begin\n            q <= data;    // Load data into q\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]}; // Right shift with zero fill\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}