[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/SRAM"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SRAM|SRAM>io_read_data",
    "sources":[
      "~SRAM|SRAM>io_address"
    ]
  }
]