// Seed: 3323183784
module module_0;
  always id_0 <= {(~id_0 - 1) - id_0{1 & id_0}} - 1;
  type_3(
      1
  );
  logic id_1;
  type_4(
      (id_0), 1'b0
  );
  assign id_0 = 1;
  type_5 id_2 ();
endmodule
