#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 07 20:49:54 2021
# Process ID: 13436
# Current directory: D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_pool_d4x4_p2x2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_pool_d4x4_p2x2_0_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1/design_1_cnn_pool_d4x4_p2x2_0_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_pool_d4x4_p2x2_0_0.tcl -notrace
Command: synth_design -top design_1_cnn_pool_d4x4_p2x2_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 370.863 ; gain = 160.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cnn_pool_d4x4_p2x2_0_0' [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/synth/design_1_cnn_pool_d4x4_p2x2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cnn_pool_d4x4_p2x2' [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state10 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state16 bound to: 9'b100000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv28_1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv21_0 bound to: 21'b000000000000000000000 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:140]
INFO: [Synth 8-638] synthesizing module 'cnn_pool_d4x4_p2x2_CTRL_s_axi' [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_CTRL_DATA_0 bound to: 5'b10000 
	Parameter ADDR_CTRL_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2_CTRL_s_axi.v:194]
INFO: [Synth 8-256] done synthesizing module 'cnn_pool_d4x4_p2x2_CTRL_s_axi' (1#1) [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'cnn_pool_d4x4_p2xbkb' [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2xbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_pool_d4x4_p2xbkb' (2#1) [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2xbkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1811]
INFO: [Synth 8-256] done synthesizing module 'cnn_pool_d4x4_p2x2' (3#1) [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_cnn_pool_d4x4_p2x2_0_0' (4#1) [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/synth/design_1_cnn_pool_d4x4_p2x2_0_0.v:57]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 408.172 ; gain = 197.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 408.172 ; gain = 197.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/constraints/cnn_pool_d4x4_p2x2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/constraints/cnn_pool_d4x4_p2x2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 735.887 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_read_reg_1285_reg' and it is trimmed from '32' to '1' bits. [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ipshared/e437/hdl/verilog/cnn_pool_d4x4_p2x2.v:1090]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_497_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_533_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_626_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_896_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_1076_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1070_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp13_fu_1064_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_638_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_676_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_mid1_fu_670_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_507_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_559_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_554_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_549_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_760_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_741_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 31    
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 57    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_pool_d4x4_p2x2_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module cnn_pool_d4x4_p2xbkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module cnn_pool_d4x4_p2x2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sel_tmp15_fu_1076_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp14_fu_1070_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp13_fu_1064_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_pool_d4x4_p2x2 has unconnected port inStream_TDEST[0]
WARNING: [Synth 8-3332] Sequential element (y_assign_cast_mid2_v_reg_1475_reg[2]) is unused and will be removed from module cnn_pool_d4x4_p2x2.
WARNING: [Synth 8-3332] Sequential element (y_assign_cast_mid2_v_reg_1475_reg[1]) is unused and will be removed from module cnn_pool_d4x4_p2x2.
WARNING: [Synth 8-3332] Sequential element (y_assign_reg_388_reg[2]) is unused and will be removed from module cnn_pool_d4x4_p2x2.
WARNING: [Synth 8-3332] Sequential element (y_assign_reg_388_reg[1]) is unused and will be removed from module cnn_pool_d4x4_p2x2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 735.887 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    59|
|2     |LUT1   |   141|
|3     |LUT2   |    28|
|4     |LUT3   |   396|
|5     |LUT4   |   138|
|6     |LUT5   |   231|
|7     |LUT6   |   253|
|8     |FDRE   |  1178|
|9     |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+------------------------------+------+
|      |Instance                            |Module                        |Cells |
+------+------------------------------------+------------------------------+------+
|1     |top                                 |                              |  2428|
|2     |  inst                              |cnn_pool_d4x4_p2x2            |  2428|
|3     |    cnn_pool_d4x4_p2x2_CTRL_s_axi_U |cnn_pool_d4x4_p2x2_CTRL_s_axi |   159|
+------+------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.551 ; gain = 570.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 780.551 ; gain = 159.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 780.551 ; gain = 570.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_cnn_pool_d4x4_p2x2_0_0' is not ideal for floorplanning, since the cellview 'cnn_pool_d4x4_p2x2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/constraints/cnn_pool_d4x4_p2x2_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/constraints/cnn_pool_d4x4_p2x2_ooc.xdc:6]
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/constraints/cnn_pool_d4x4_p2x2_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 782.633 ; gain = 489.715
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1/design_1_cnn_pool_d4x4_p2x2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.srcs/sources_1/bd/design_1/ip/design_1_cnn_pool_d4x4_p2x2_0_0/design_1_cnn_pool_d4x4_p2x2_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/cpx3_test_0_1/cpx3_test_0_1.runs/design_1_cnn_pool_d4x4_p2x2_0_0_synth_1/design_1_cnn_pool_d4x4_p2x2_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 782.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 07 20:51:01 2021...
