// Seed: 4122326203
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  id_4(
      1'b0, {1, id_2}, id_2
  );
  wire id_5;
  integer id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5
    , id_11,
    input tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri1 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
