library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity MUX_2x1  is
  port (I0,I1, S: in std_logic; Y: out std_logic);
end entity MUX_2x1;

architecture Struct of MUX_2x1 is
  component AND_2 is
   port (A, B: in std_logic; Y: out std_logic);
   end component;

	component OR_2 is
   port (A, B: in std_logic; Y: out std_logic);
	end component;
	
	component INVERTER is
    port (A: in std_logic; Y: out std_logic);
   end component;
	
  signal tI0, tI1, notS: std_logic;  
begin
  not2:INVERTER port map(A => S, Y => notS);
  a0: AND_2 port map (A => I0, B => notS, Y => tI0);
  a1: AND_2 port map (A => I1, B => S, Y => tI1);
  o2: OR_2  port map (A => tI0, B => tI1, Y =>Y);
  
end Struct;
