#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fde68f07b10 .scope module, "nand_4bits_tb" "nand_4bits_tb" 2 14;
 .timescale -9 -11;
v0x7fde68f18030_0 .var "aa", 3 0;
v0x7fde68f180e0_0 .var "bb", 3 0;
v0x7fde68f18190_0 .net "yy", 3 0, L_0x7fde68f18390;  1 drivers
S_0x7fde68f07c80 .scope module, "nand_4bits" "nand_4bits" 2 18, 2 4 0, S_0x7fde68f07b10;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "Y";
L_0x7fde68f18260 .functor AND 4, v0x7fde68f18030_0, v0x7fde68f180e0_0, C4<1111>, C4<1111>;
L_0x7fde68f18390 .functor NOT 4, L_0x7fde68f18260, C4<0000>, C4<0000>, C4<0000>;
v0x7fde68f07df0_0 .net "A", 3 0, v0x7fde68f18030_0;  1 drivers
v0x7fde68f17dc0_0 .net "B", 3 0, v0x7fde68f180e0_0;  1 drivers
v0x7fde68f17e70_0 .net "Y", 3 0, L_0x7fde68f18390;  alias, 1 drivers
v0x7fde68f17f30_0 .net *"_ivl_0", 3 0, L_0x7fde68f18260;  1 drivers
    .scope S_0x7fde68f07b10;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fde68f18030_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fde68f180e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fde68f18030_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fde68f180e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fde68f18030_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fde68f180e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fde68f18030_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fde68f180e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fde68f18030_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fde68f180e0_0, 0;
    %delay 1000, 0;
    %vpi_call 2 27 "$stop" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fde68f07b10;
T_1 ;
    %vpi_call 2 31 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/aiken/Documents/Verilog_Projects/nand_4bits/nand_4bits.v";
