Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 09 21:53:39 2020
| Host         : ece-bel215-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gcd_wrapper_control_sets_placed.rpt
| Design       : gcd_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 |                           |                2 |              3 |
|  clk_IBUF_BUFG | debouce1/E[0]                   |                           |                1 |              4 |
|  clk_IBUF_BUFG | debouce1/E[1]                   |                           |                2 |              4 |
|  clk_IBUF_BUFG | debouce1/d_temp_reg[7][0]       |                           |                1 |              4 |
|  clk_IBUF_BUFG | debouce1/d_temp_reg[7][1]       |                           |                1 |              4 |
|  clk_IBUF_BUFG | gcd_core1/fsm1/E[0]             |                           |                2 |              8 |
|  clk_IBUF_BUFG | debouce1/gcd_core_din_reg[7][0] |                           |                1 |              8 |
|  clk_IBUF_BUFG | gcd_core1/fsm1/y_reg[7]_0[0]    |                           |                2 |              8 |
|  clk_IBUF_BUFG | debouce1/load_sreg              | debouce1/lfsr_reg[1]_0[0] |                4 |             10 |
|  clk_IBUF_BUFG |                                 | debouce1/lfsr_reg[1]_0[0] |                4 |             15 |
+----------------+---------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     4 |
| 8      |                     3 |
| 10     |                     1 |
| 15     |                     1 |
+--------+-----------------------+


