<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_cf44463199b27892dde3423ece3eca95.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVDisassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVDisassembler.cpp - Disassembler for RISCV --------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the RISCVDisassembler class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">MCTargetDesc/RISCVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCTargetDesc_8h.html">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetInfo_8h.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDecoderOps_8h.html">llvm/MC/MCDecoderOps.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   28</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;riscv-disassembler&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">   30</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>RISCVDisassembler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  std::unique_ptr&lt;MCInstrInfo const&gt; <span class="keyword">const</span> MCII;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  RISCVDisassembler(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                    <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;      : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MCII(MCII) {}</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Instr, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">   47</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                               <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVDisassembler(STI, Ctx, <a class="code" href="classT.html">T</a>.createMCInstrInfo());</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">   53</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a>() {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// Register the disassembler for each target.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>(),</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                         <a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>(),</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                         <a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">   61</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                           <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits =</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      Decoder-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#a116240e7466588200b69fdc3b25141f6">getSubtargetInfo</a>().<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>();</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">bool</span> IsRV32E = FeatureBits[RISCV::FeatureRV32E];</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32 || (IsRV32E &amp;&amp; RegNo &gt;= 16))</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::X0 + RegNo;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aed550a5b0a70ab51519b9fc5ab7ea4d9">   76</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aed550a5b0a70ab51519b9fc5ab7ea4d9">DecodeFPR16RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::F0_H + RegNo;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a83b8262d9a6235e7f0707e9eab6b82a6">   87</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a83b8262d9a6235e7f0707e9eab6b82a6">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::F0_F + RegNo;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a650d6cb5d9207463a2b420afaff1f488">   98</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a650d6cb5d9207463a2b420afaff1f488">DecodeFPR32CRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                              <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::F8_F + RegNo;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a3d490b02154a9841e63ebb6293176d26">  109</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a3d490b02154a9841e63ebb6293176d26">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::F0_D + RegNo;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#abdfa60ed3d8f1a5d58914d275709de02">  120</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#abdfa60ed3d8f1a5d58914d275709de02">DecodeFPR64CRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                              <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8) {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::F8_D + RegNo;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#adba75c2fd5fbcb44953fcb1a126a0deb">  131</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                               <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">if</span> (RegNo == 0) {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, RegNo, Address, Decoder);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aabd084581c6eb598ca4d57c50cf66008">  142</a></span>&#160;<a class="code" href="RISCVDisassembler_8cpp.html#aabd084581c6eb598ca4d57c50cf66008">DecodeGPRNoX0X2RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RegNo, <a class="code" href="classuint32__t.html">uint32_t</a> Address,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">if</span> (RegNo == 2) {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVDisassembler_8cpp.html#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(Inst, RegNo, Address, Decoder);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a3b485500cc5254e9953c767f6cceb455">  151</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a3b485500cc5254e9953c767f6cceb455">DecodeGPRCRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8)</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::X8 + RegNo;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a60b8e17f3b58f6fe61d33b097e6ecbb0">  162</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a60b8e17f3b58f6fe61d33b097e6ecbb0">DecodeGPRPF64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                               <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32 || RegNo &amp; 1)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::X0 + RegNo;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a91950ccc10b9478f3b9a2fb798a9abfe">  173</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a91950ccc10b9478f3b9a2fb798a9abfe">DecodeVRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                          <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::V0 + RegNo;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a924863953fe38c5075ca2987a071b0b8">  184</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a924863953fe38c5075ca2987a071b0b8">DecodeVRM2RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">if</span> (RegNo % 2)</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">const</span> RISCVDisassembler *Dis =</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span>RISCVDisassembler *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *RI = Dis-&gt;getContext().getRegisterInfo();</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> =</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      RI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub_vrm1_0,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                              &amp;RISCVMCRegisterClasses[RISCV::VRM2RegClassID]);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a88ce4565edd9e27d57d87c13811d631b">  204</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a88ce4565edd9e27d57d87c13811d631b">DecodeVRM4RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">if</span> (RegNo % 4)</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">const</span> RISCVDisassembler *Dis =</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span>RISCVDisassembler *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *RI = Dis-&gt;getContext().getRegisterInfo();</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> =</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      RI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub_vrm1_0,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                              &amp;RISCVMCRegisterClasses[RISCV::VRM4RegClassID]);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a8523dd0b2a00a817ecb488a195ea33cb">  224</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a8523dd0b2a00a817ecb488a195ea33cb">DecodeVRM8RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> RegNo,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">if</span> (RegNo % 8)</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">const</span> RISCVDisassembler *Dis =</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span>RISCVDisassembler *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *RI = Dis-&gt;getContext().getRegisterInfo();</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> =</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      RI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">getMatchingSuperReg</a>(RISCV::V0 + RegNo, RISCV::sub_vrm1_0,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                              &amp;RISCVMCRegisterClasses[RISCV::VRM8RegClassID]);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a89a796b68e16273b3a2512fb85bf63d0">  244</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a89a796b68e16273b3a2512fb85bf63d0">decodeVMaskReg</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RegNo,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                   <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::NoRegister;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">switch</span> (RegNo) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = RISCV::V0;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>));</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Add implied SP operand for instructions *SP compressed instructions. The SP</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// operand isn&#39;t explicitly encoded in the instruction.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a8e727a744c4b68e236bccacbc2dcec84">  263</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="RISCVDisassembler_8cpp.html#a8e727a744c4b68e236bccacbc2dcec84">addImplySP</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, int64_t Address,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_LWSP || Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_SWSP ||</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_LDSP || Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_SDSP ||</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FLWSP ||</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FSWSP ||</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FLDSP ||</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FSDSP ||</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_ADDI4SPN) {</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_ADDI16SP) {</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;}</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a7a39f226077952a684f8169aca4f3279">  281</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                      int64_t Address,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#a8e727a744c4b68e236bccacbc2dcec84">addImplySP</a>(Inst, Address, Decoder);</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#af906aa2b4c0a806c5ecaca392b3959be">  291</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#af906aa2b4c0a806c5ecaca392b3959be">decodeUImmNonZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                             int64_t Address,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == 0)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> decodeUImmOperand&lt;N&gt;(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, Address, Decoder);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a27b716d926aba8dc616ab944809a79a6">  300</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                      int64_t Address,</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#a8e727a744c4b68e236bccacbc2dcec84">addImplySP</a>(Inst, Address, Decoder);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">// Sign-extend the number in the bottom N bits of Imm</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;N&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)));</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ab16f4562219a137cf7dfe86e7e7575cb">  311</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ab16f4562219a137cf7dfe86e7e7575cb">decodeSImmNonZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                             int64_t Address,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> == 0)</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">return</span> decodeSImmOperand&lt;N&gt;(Inst, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, Address, Decoder);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a5a9cf05b29f34e3c312f5fae3427022c">  320</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a5a9cf05b29f34e3c312f5fae3427022c">decodeSImmOperandAndLsl1</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                             int64_t Address,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Sign-extend the number in the bottom N bits of Imm after accounting for</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">// the fact that the N bit immediate is stored in N-1 bits (the LSB is</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="comment">// always zero)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;N&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt;&lt; 1)));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;}</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a716f7b449a7cf38660b6f55858fc2308">  331</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a716f7b449a7cf38660b6f55858fc2308">decodeCLUIImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                         int64_t Address,</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;6&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &gt; 31) {</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = (SignExtend64&lt;6&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp; 0xfffff);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#adc3617a91dd15eebf477e074cf7d57bf">  342</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#adc3617a91dd15eebf477e074cf7d57bf">decodeFRMArg</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, int64_t Address,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;3&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>))</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                                               <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                         <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                           <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#include &quot;RISCVGenDisassemblerTables.inc&quot;</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a4fb3fc8c5d55a1d56d78a9df5741397b">  374</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                               <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Rd = fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = <a class="code" href="RISCVDisassembler_8cpp.html#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a>(Inst, Rd, Address, Decoder);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  (void)Result;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid register&quot;</span>);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a90702c263ae4dbf20b0f59ef58f13f7c">  386</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                         <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(RISCV::X0));</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> SImm6 =</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 12, 1) &lt;&lt; 5 | fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = decodeSImmOperand&lt;6&gt;(Inst, SImm6, Address, Decoder);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  (void)Result;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#adfdd862b7dee084ab03c01966116902b">  398</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                            <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(RISCV::X0));</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> UImm6 =</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 12, 1) &lt;&lt; 5 | fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = decodeUImmOperand&lt;6&gt;(Inst, UImm6, Address, Decoder);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  (void)Result;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aac0bda24da3232c423757577080630c8">  411</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Rd = fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Rs2 = fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd, Address, Decoder);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs2, Address, Decoder);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a19d0efeb7b5278d64f33d0423d2bd8ac">  421</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                           <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Rd = fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 7, 5);</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Rs2 = fieldFromInstruction(<a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 2, 5);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rd, Address, Decoder);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a>(Inst, Rs2, Address, Decoder);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160; </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> RISCVDisassembler::getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                               <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                               <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Address,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// TODO: This will need modification when supporting instruction set</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// extensions with instructions &gt; 32-bits (up to 176 bits wide).</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">// It&#39;s a 32 bit instruction if bit 0 and 1 are 1.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">if</span> ((Bytes[0] &amp; 0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>) == 0<a class="code" href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a>) {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 0;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    }</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 4;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a class="code" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureStdExtZdinx] &amp;&amp;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        !STI.getFeatureBits()[RISCV::Feature64Bit]) {</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RV32Zdinx table (Double in Integer and&quot;</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                           <span class="stringliteral">&quot;rv32)\n&quot;</span>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableRV32Zdinx32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address,</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                 <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    }</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureStdExtZfinx]) {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RVZfinx table (Float in Integer):\n&quot;</span>);</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableRVZfinx32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>,</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                 STI);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    }</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXVentanaCondOps]) {</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying Ventana custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableVentana32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>,</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                 STI);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXTHeadBa]) {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying XTHeadBa custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableTHeadBa32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>,</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                 STI);</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    }</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXTHeadBb]) {</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying XTHeadBb custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableTHeadBb32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                 STI);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXTHeadBs]) {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying XTHeadBs custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableTHeadBs32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>,</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                 STI);</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXTHeadMac]) {</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying XTHeadMac custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableTHeadMac32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address,</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                 <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    }</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">if</span> (STI.getFeatureBits()[RISCV::FeatureVendorXTHeadVdot]) {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying XTHeadVdot custom opcode table:\n&quot;</span>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> =</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;          decodeInstruction(DecoderTableTHeadV32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    }</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV32 table :\n&quot;</span>);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> decodeInstruction(DecoderTable32, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 2) {</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 0;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">Size</a> = 2;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> = <a class="code" href="namespacellvm_1_1support_1_1endian.html#a17a3ace88f2bb1abf73bf887cdc88e5f">support::endian::read16le</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">if</span> (!STI.getFeatureBits()[RISCV::Feature64Bit]) {</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV32Only_16 table (16-bit Instruction):\n&quot;</span>);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="comment">// Calling the auto-generated decoder function.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = decodeInstruction(DecoderTableRISCV32Only_16, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                               <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  }</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV_C table (16-bit Instruction):\n&quot;</span>);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">// Calling the auto-generated decoder function.</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">return</span> decodeInstruction(DecoderTable16, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, Address, <span class="keyword">this</span>, STI);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1Check_html_a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396"><div class="ttname"><a href="namespacellvm_1_1Check.html#a067ee17412e800f03802fa9517685732a3450a9712780ac26b071f9da4288a396">llvm::Check::Size</a></div><div class="ttdeci">@ Size</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8h_source.html#l00077">FileCheck.h:77</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a1ea537a84670ffb15a7db2a440e155a5"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a></div><div class="ttdeci">MCDisassembler::DecodeStatus DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00030">RISCVDisassembler.cpp:30</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a5a9cf05b29f34e3c312f5fae3427022c"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a5a9cf05b29f34e3c312f5fae3427022c">decodeSImmOperandAndLsl1</a></div><div class="ttdeci">static DecodeStatus decodeSImmOperandAndLsl1(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00320">RISCVDisassembler.cpp:320</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_aedf05d82c0c624910fd446082c570568"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aedf05d82c0c624910fd446082c570568">DecodeGPRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRRegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00061">RISCVDisassembler.cpp:61</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab86cdf9a38a9729ea849bcb012fc075d"><div class="ttname"><a href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">llvm::getTheRISCV64Target</a></div><div class="ttdeci">Target &amp; getTheRISCV64Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00018">RISCVTargetInfo.cpp:18</a></div></div>
<div class="ttc" id="aMCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_ac15f395f3c65aed01fb279674771fc4e"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a></div><div class="ttdeci">static MCDisassembler * createRISCVDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00047">RISCVDisassembler.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00141">MCInst.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a2168c5f22e98b5c471060a3dfc1ec0db"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2168c5f22e98b5c471060a3dfc1ec0db">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00024">MCRegisterInfo.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_aed550a5b0a70ab51519b9fc5ab7ea4d9"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aed550a5b0a70ab51519b9fc5ab7ea4d9">DecodeFPR16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR16RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00076">RISCVDisassembler.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1support_1_1endian_html_a17a3ace88f2bb1abf73bf887cdc88e5f"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#a17a3ace88f2bb1abf73bf887cdc88e5f">llvm::support::endian::read16le</a></div><div class="ttdeci">uint16_t read16le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00380">Endian.h:380</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_adba75c2fd5fbcb44953fcb1a126a0deb"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#adba75c2fd5fbcb44953fcb1a126a0deb">DecodeGPRNoX0RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRNoX0RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00131">RISCVDisassembler.cpp:131</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a650d6cb5d9207463a2b420afaff1f488"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a650d6cb5d9207463a2b420afaff1f488">DecodeFPR32CRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32CRegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00098">RISCVDisassembler.cpp:98</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00972">TargetRegistry.h:972</a></div></div>
<div class="ttc" id="aclassllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00041">SubtargetFeature.h:41</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a924863953fe38c5075ca2987a071b0b8"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a924863953fe38c5075ca2987a071b0b8">DecodeVRM2RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVRM2RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00184">RISCVDisassembler.cpp:184</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a7a39f226077952a684f8169aca4f3279"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a7a39f226077952a684f8169aca4f3279">decodeUImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeUImmOperand(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00281">RISCVDisassembler.cpp:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aMCDecoderOps_8h_html"><div class="ttname"><a href="MCDecoderOps_8h.html">MCDecoderOps.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_aab4ee03ca6b2da653029520515a0491e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00160">ArrayRef.h:160</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_abdfa60ed3d8f1a5d58914d275709de02"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#abdfa60ed3d8f1a5d58914d275709de02">DecodeFPR64CRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64CRegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00120">RISCVDisassembler.cpp:120</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_ab16f4562219a137cf7dfe86e7e7575cb"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ab16f4562219a137cf7dfe86e7e7575cb">decodeSImmNonZeroOperand</a></div><div class="ttdeci">static DecodeStatus decodeSImmNonZeroOperand(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00311">RISCVDisassembler.cpp:311</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a11ca92463dc5dfc09bbe2ba2f3ea0c96"><div class="ttname"><a href="README-SSE_8txt.html#a11ca92463dc5dfc09bbe2ba2f3ea0c96">x3</a></div><div class="ttdeci">In x86 we generate this spiffy xmm0 xmm0 ret in x86 we generate this which could be xmm1 movss xmm1 xmm0 ret In sse4 we could use insertps to make both better Here s another testcase that could use x3</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00547">README-SSE.txt:547</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a3b485500cc5254e9953c767f6cceb455"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a3b485500cc5254e9953c767f6cceb455">DecodeGPRCRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRCRegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00151">RISCVDisassembler.cpp:151</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a83b8262d9a6235e7f0707e9eab6b82a6"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a83b8262d9a6235e7f0707e9eab6b82a6">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00087">RISCVDisassembler.cpp:87</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">llvm::ms_demangle::QualifierMangleMode::Result</a></div><div class="ttdeci">@ Result</div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00106">MCDisassembler.h:106</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a91950ccc10b9478f3b9a2fb798a9abfe"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a91950ccc10b9478f3b9a2fb798a9abfe">DecodeVRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVRRegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00173">RISCVDisassembler.cpp:173</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a60b8e17f3b58f6fe61d33b097e6ecbb0"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a60b8e17f3b58f6fe61d33b097e6ecbb0">DecodeGPRPF64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRPF64RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00162">RISCVDisassembler.cpp:162</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00112">MCSubtargetInfo.h:112</a></div></div>
<div class="ttc" id="aRISCVMCTargetDesc_8h_html"><div class="ttname"><a href="RISCVMCTargetDesc_8h.html">RISCVMCTargetDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a716f7b449a7cf38660b6f55858fc2308"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a716f7b449a7cf38660b6f55858fc2308">decodeCLUIImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeCLUIImmOperand(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00331">RISCVDisassembler.cpp:331</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a27b716d926aba8dc616ab944809a79a6"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a27b716d926aba8dc616ab944809a79a6">decodeSImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeSImmOperand(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00300">RISCVDisassembler.cpp:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00103">MCDisassembler.h:103</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a8523dd0b2a00a817ecb488a195ea33cb"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a8523dd0b2a00a817ecb488a195ea33cb">DecodeVRM8RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVRM8RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00224">RISCVDisassembler.cpp:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_ad5a79c04398dc86a3acfe7f8713216eb"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad5a79c04398dc86a3acfe7f8713216eb">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00210">MCInst.h:210</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_adc3617a91dd15eebf477e074cf7d57bf"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#adc3617a91dd15eebf477e074cf7d57bf">decodeFRMArg</a></div><div class="ttdeci">static DecodeStatus decodeFRMArg(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00342">RISCVDisassembler.cpp:342</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00127">Compiler.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00079">MCDisassembler.h:79</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a19d0efeb7b5278d64f33d0423d2bd8ac"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a19d0efeb7b5278d64f33d0423d2bd8ac">decodeRVCInstrRdRs1Rs2</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs1Rs2(MCInst &amp;Inst, uint32_t Insn, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00421">RISCVDisassembler.cpp:421</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_ad982bc371e77bd90d8c3ef90909379a3"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00053">RISCVDisassembler.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00134">MCInst.h:134</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a4fb3fc8c5d55a1d56d78a9df5741397b"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a4fb3fc8c5d55a1d56d78a9df5741397b">decodeRVCInstrRdRs1ImmZero</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs1ImmZero(MCInst &amp;Inst, uint32_t Insn, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00374">RISCVDisassembler.cpp:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00104">MCDisassembler.h:104</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a89a796b68e16273b3a2512fb85bf63d0"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a89a796b68e16273b3a2512fb85bf63d0">decodeVMaskReg</a></div><div class="ttdeci">static DecodeStatus decodeVMaskReg(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00244">RISCVDisassembler.cpp:244</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_aac0bda24da3232c423757577080630c8"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aac0bda24da3232c423757577080630c8">decodeRVCInstrRdRs2</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs2(MCInst &amp;Inst, uint32_t Insn, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00411">RISCVDisassembler.cpp:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a8e727a744c4b68e236bccacbc2dcec84"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a8e727a744c4b68e236bccacbc2dcec84">addImplySP</a></div><div class="ttdeci">static void addImplySP(MCInst &amp;Inst, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00263">RISCVDisassembler.cpp:263</a></div></div>
<div class="ttc" id="aAArch64MIPeepholeOpt_8cpp_html_a96d5dc120196819fbfbc257cba09b2aa"><div class="ttname"><a href="AArch64MIPeepholeOpt_8cpp.html#a96d5dc120196819fbfbc257cba09b2aa">Insn</a></div><div class="ttdeci">SmallVector&lt; AArch64_IMM::ImmInsnModel, 4 &gt; Insn</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MIPeepholeOpt_8cpp_source.html#l00129">AArch64MIPeepholeOpt.cpp:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFPRndMode_html_a4585a4281eeceb0ebb18437056cdfc85"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a></div><div class="ttdeci">static bool isValidRoundingMode(unsigned Mode)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00325">RISCVBaseInfo.h:325</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_aabd084581c6eb598ca4d57c50cf66008"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aabd084581c6eb598ca4d57c50cf66008">DecodeGPRNoX0X2RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRNoX0X2RegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint32_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00142">RISCVDisassembler.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="aRISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a116240e7466588200b69fdc3b25141f6"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a116240e7466588200b69fdc3b25141f6">llvm::MCDisassembler::getSubtargetInfo</a></div><div class="ttdeci">const MCSubtargetInfo &amp; getSubtargetInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00214">MCDisassembler.h:214</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_adfdd862b7dee084ab03c01966116902b"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#adfdd862b7dee084ab03c01966116902b">decodeRVCInstrRdRs1UImm</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs1UImm(MCInst &amp;Inst, uint32_t Insn, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00398">RISCVDisassembler.cpp:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1support_1_1endian_html_ae865d5defb8785b365f342375822beaa"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">llvm::support::endian::read32le</a></div><div class="ttdeci">uint32_t read32le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00381">Endian.h:381</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a88ce4565edd9e27d57d87c13811d631b"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a88ce4565edd9e27d57d87c13811d631b">DecodeVRM4RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVRM4RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00204">RISCVDisassembler.cpp:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00206">MCInst.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a3d490b02154a9841e63ebb6293176d26"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a3d490b02154a9841e63ebb6293176d26">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(MCInst &amp;Inst, uint32_t RegNo, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00109">RISCVDisassembler.cpp:109</a></div></div>
<div class="ttc" id="aRISCVTargetInfo_8h_html"><div class="ttname"><a href="RISCVTargetInfo_8h.html">RISCVTargetInfo.h</a></div></div>
<div class="ttc" id="aEndian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3568b368ff108cf4afed7b8ae32ded70"><div class="ttname"><a href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">llvm::getTheRISCV32Target</a></div><div class="ttdeci">Target &amp; getTheRISCV32Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00013">RISCVTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_a90702c263ae4dbf20b0f59ef58f13f7c"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a90702c263ae4dbf20b0f59ef58f13f7c">decodeRVCInstrRdSImm</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdSImm(MCInst &amp;Inst, uint32_t Insn, uint64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00386">RISCVDisassembler.cpp:386</a></div></div>
<div class="ttc" id="aRISCVDisassembler_8cpp_html_af906aa2b4c0a806c5ecaca392b3959be"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#af906aa2b4c0a806c5ecaca392b3959be">decodeUImmNonZeroOperand</a></div><div class="ttdeci">static DecodeStatus decodeUImmNonZeroOperand(MCInst &amp;Inst, uint32_t Imm, int64_t Address, const MCDisassembler *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00291">RISCVDisassembler.cpp:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
