<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>data_gen_config</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.339</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>807</Best-caseLatency>
            <Average-caseLatency>807</Average-caseLatency>
            <Worst-caseLatency>807</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.035 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.035 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.035 us</Worst-caseRealTimeLatency>
            <Interval-min>808</Interval-min>
            <Interval-max>808</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>54</BRAM_18K>
            <FF>22</FF>
            <LUT>208</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>data_gen_config</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Output_1_TDATA</name>
            <Object>Output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Output_1_TVALID</name>
            <Object>Output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Output_1_TREADY</name>
            <Object>Output_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Output_2_TDATA</name>
            <Object>Output_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Output_2_TVALID</name>
            <Object>Output_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Output_2_TREADY</name>
            <Object>Output_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>data_gen_config</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_data_gen_config_Pipeline_data_gen_label0_fu_70</InstName>
                    <ModuleName>data_gen_config_Pipeline_data_gen_label0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>70</ID>
                    <BindInstances>add_ln40_fu_538_p2 triangle_3ds_x0_V_U triangle_3ds_y0_V_U triangle_3ds_z0_V_U triangle_3ds_x1_V_U triangle_3ds_y1_V_U triangle_3ds_z1_V_U triangle_3ds_x2_V_U triangle_3ds_y2_V_U triangle_3ds_z2_V_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>data_gen_config_Pipeline_data_gen_label0</Name>
            <Loops>
                <data_gen_label0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.339</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>800</Best-caseLatency>
                    <Average-caseLatency>800</Average-caseLatency>
                    <Worst-caseLatency>800</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>800</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <data_gen_label0>
                        <Name>data_gen_label0</Name>
                        <TripCount>798</TripCount>
                        <Latency>798</Latency>
                        <AbsoluteTimeLatency>3.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </data_gen_label0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>54</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>13</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="data_gen_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_538_p2" SOURCE="data_gen_rendering_src/data_gen_is_done.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_x0_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_x0_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_y0_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_y0_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_z0_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_z0_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_x1_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_x1_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_y1_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_y1_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_z1_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_z1_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_x2_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_x2_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_y2_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_y2_V"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="triangle_3ds_z2_V_U" SOURCE="" URAM="0" VARIABLE="triangle_3ds_z2_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>data_gen_config</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.339</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>807</Best-caseLatency>
                    <Average-caseLatency>807</Average-caseLatency>
                    <Worst-caseLatency>807</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.035 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.035 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.035 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>808</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>54</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>22</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Output_1" index="0" direction="out" srcType="stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="Output_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Output_2" index="1" direction="out" srcType="stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="Output_2" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">Output_1:Output_2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Output_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="Output_1_">
            <ports>
                <port>Output_1_TDATA</port>
                <port>Output_1_TREADY</port>
                <port>Output_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="Output_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Output_2" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="Output_2_">
            <ports>
                <port>Output_2_TDATA</port>
                <port>Output_2_TREADY</port>
                <port>Output_2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="Output_2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="Output_1">both, 64, 1, 1, , , , , , , </column>
                    <column name="Output_2">both, 512, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Output_1">out, stream&lt;ap_uint&lt;64&gt; 0&gt;&amp;</column>
                    <column name="Output_2">out, stream&lt;ap_uint&lt;512&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="Output_1">Output_1, interface, , </column>
                    <column name="Output_2">Output_2, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="interface" location="data_gen_rendering_src/data_gen_is_done.cpp:16" status="valid" parentFunction="data_gen_config" variable="Output_1" isDirective="0" options="axis register_mode=both register port=Output_1"/>
        <Pragma type="interface" location="data_gen_rendering_src/data_gen_is_done.cpp:17" status="valid" parentFunction="data_gen_config" variable="Output_2" isDirective="0" options="axis register_mode=both register port=Output_2"/>
    </PragmaReport>
</profile>

