CAPI=2:
name: socet:riscv:ram:0.1.0
description: Ram simulation models and wrappers

filesets:
    rtl:
        files:
            - config_ram_wrapper.sv
            - ram_sim_model.sv
            - ram_wrapper.sv
        file_type: systemVerilogSource

targets:
    default: &default
        filesets:
            - rtl
        toplevel: ram_wrapper
