#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 16 21:12:49 2022
# Process ID: 5044
# Current directory: C:/ASPLC_Projects/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/ASPLC_Projects/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/vector_acc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 294.250 ; gain = 26.672
Command: link_design -top design_1_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_vector_acc_0_0/design_1_vector_acc_0_0.dcp' for cell 'design_1_i/vector_acc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1023 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[0]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[1]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/m00_axis_tdata[2]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:3]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[0]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[1]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[2]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[3]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/accelerator/agu/cur_state[4]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/sel'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_0/inst/start'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:6]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[0]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[1]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[2]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[3]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[4]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[5]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[6]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[7]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[8]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[9]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[10]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[11]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[12]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[13]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[14]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[15]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[16]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[17]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[18]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[19]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[20]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[21]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[22]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[23]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[24]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[25]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[26]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[27]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[28]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[29]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[30]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/accelerator/weights/mem[0]__0[31]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/valid_result_lite'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[0]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[1]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[2]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[3]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[4]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[5]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[6]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[7]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[8]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[9]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[10]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[11]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[12]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[13]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[14]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[15]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[16]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[17]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[18]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[19]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[20]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[21]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[22]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[23]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[24]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[25]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[26]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[27]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[28]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[29]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[30]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/slv_reg1[31]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[0]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[1]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[2]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[3]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[4]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[5]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[6]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[7]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[8]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[9]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[10]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[11]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[12]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[13]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[14]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[15]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[16]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[17]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[18]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[19]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[20]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[21]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[22]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[23]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/accelerator_2049_1/inst/MatMul_v1_0_S00_AXI_inst/result_lite[24]'. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:22]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:23]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:29]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:37]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:38]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:39]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:40]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:41]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:42]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:43]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:44]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:45]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:46]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:47]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:48]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:52]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:55]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:56]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:57]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:58]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:59]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:60]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:61]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:62]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:63]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:64]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:65]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:66]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:67]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:68]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:69]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:74]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:75]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:76]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:77]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:78]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:79]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:80]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:81]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:82]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:83]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:84]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:85]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:86]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc:87]
Finished Parsing XDC File [C:/ASPLC_Projects/project_1/project_1.srcs/constrs_1/new/design_1_wrapper.xdc]
Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 739.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 289 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

19 Infos, 100 Warnings, 58 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 739.363 ; gain = 445.113
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 750.941 ; gain = 11.578

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c797c147

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.840 ; gain = 557.582

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "b4b761e50a2397d3".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "e92e7b28bc150b8b".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1519.539 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 205a2b8f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1519.539 ; gain = 118.105

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 21 inverter(s) to 109 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1fb90a62d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-389] Phase Retarget created 132 cells and removed 266 cells
INFO: [Opt 31-1021] In phase Retarget, 2098 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 1d5ac49d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 601 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2092 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2065c67f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1819 cells
INFO: [Opt 31-1021] In phase Sweep, 3590 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2065c67f9

Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: fc7a68a0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: fc7a68a0

Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1519.539 ; gain = 118.105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             132  |             266  |                                           2098  |
|  Constant propagation         |              36  |             601  |                                           2092  |
|  Sweep                        |               0  |            1819  |                                           3590  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            156  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1519.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fc7a68a0

Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1519.539 ; gain = 118.105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.720 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: df7bfd06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1826.496 ; gain = 0.000
Ending Power Optimization Task | Checksum: df7bfd06

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1826.496 ; gain = 306.957

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: df7bfd06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1826.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1826.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bf5f3b73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 100 Warnings, 58 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 1826.496 ; gain = 1087.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1826.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ded39166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1826.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f86eb93f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 247f7882a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 247f7882a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 247f7882a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185f5328d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1826.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d93cee9c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fb7a8362

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb7a8362

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 228461483

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2309e93ad

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c27ebea4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e986df14

Time (s): cpu = 00:01:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 209762ecb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:15 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 209140412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 209140412

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d09e33a4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/vector_acc_0/inst/accelerator/agu/en_B, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/vector_acc_0/inst/accelerator/weights/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/vector_acc_0/inst/accelerator/inputs/p_0_in__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d09e33a4

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.413. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: df2e4ea2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: df2e4ea2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: df2e4ea2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: df2e4ea2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d8b01cb0

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1826.496 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d8b01cb0

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1826.496 ; gain = 0.000
Ending Placer Task | Checksum: 99057700

Time (s): cpu = 00:01:52 ; elapsed = 00:01:26 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 186 Warnings, 58 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:29 . Memory (MB): peak = 1826.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1826.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1826.496 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 98be237c ConstDB: 0 ShapeSum: 475384 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16357ac7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1826.496 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9bb53745 NumContArr: c7a2753a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16357ac7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16357ac7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1826.496 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16357ac7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1826.496 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bb0c05be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1826.496 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.431  | TNS=0.000  | WHS=-0.350 | THS=-699.464|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: a6ee4b08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1886.406 ; gain = 59.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1222297fb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1886.406 ; gain = 59.910
Phase 2 Router Initialization | Checksum: 114bb7670

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cbbf2e38

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2155
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.432  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169de4c4e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.432  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 195e76d27

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1886.406 ; gain = 59.910
Phase 4 Rip-up And Reroute | Checksum: 195e76d27

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25a42d96a

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1886.406 ; gain = 59.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.547  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c4a27120

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4a27120

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1886.406 ; gain = 59.910
Phase 5 Delay and Skew Optimization | Checksum: 1c4a27120

Time (s): cpu = 00:01:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17ce8b0f9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1886.406 ; gain = 59.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.547  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cfc13c57

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1886.406 ; gain = 59.910
Phase 6 Post Hold Fix | Checksum: 1cfc13c57

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.8428 %
  Global Horizontal Routing Utilization  = 16.389 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fc94d4b3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc94d4b3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a39daed9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1886.406 ; gain = 59.910

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.547  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a39daed9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1886.406 ; gain = 59.910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 1886.406 ; gain = 59.910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 286 Warnings, 58 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1886.406 ; gain = 59.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1886.406 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1886.406 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1886.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1886.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.750 ; gain = 91.344
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
121 Infos, 287 Warnings, 58 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.578 ; gain = 44.828
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 21:18:52 2022...
