$comment
	File created using the following command:
		vcd file CD4532.msim.vcd -direction
$end
$date
	Sat Dec 25 09:46:56 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CD4532_vlg_vec_tst $end
$var reg 1 ! EI $end
$var reg 8 " I [7:0] $end
$var wire 1 # EO $end
$var wire 1 $ GS $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Y[0]~output_o $end
$var wire 1 / Y[1]~output_o $end
$var wire 1 0 Y[2]~output_o $end
$var wire 1 1 GS~output_o $end
$var wire 1 2 EO~output_o $end
$var wire 1 3 EI~input_o $end
$var wire 1 4 I[5]~input_o $end
$var wire 1 5 I[2]~input_o $end
$var wire 1 6 I[3]~input_o $end
$var wire 1 7 I[1]~input_o $end
$var wire 1 8 Y_t~0_combout $end
$var wire 1 9 I[7]~input_o $end
$var wire 1 : I[6]~input_o $end
$var wire 1 ; I[4]~input_o $end
$var wire 1 < Y_t~1_combout $end
$var wire 1 = Y_t~2_combout $end
$var wire 1 > Y_t~3_combout $end
$var wire 1 ? Y_t~4_combout $end
$var wire 1 @ I[0]~input_o $end
$var wire 1 A GS~0_combout $end
$var wire 1 B GS~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10000000 "
0#
0$
0'
0&
0%
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
18
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#40000
1!
b11000000 "
1:
13
12
1A
1#
1?
1>
1<
1.
1/
10
1%
1&
1'
#50000
b11100000 "
14
#90000
b11110000 "
1;
#120000
b1110000 "
09
0<
0.
0'
#160000
b1111000 "
16
0A
08
#180000
b1111100 "
15
#210000
b111100 "
0:
0>
1<
1.
0/
0&
1'
#240000
b111110 "
17
#280000
b11110 "
04
0<
0.
0'
#300000
b11111 "
1@
#330000
b1111 "
0;
1=
0?
1<
1.
00
0%
1'
1>
1/
1&
#370000
b111 "
06
18
0<
0.
0'
#430000
b11 "
05
0=
08
1<
0>
0/
1.
1'
0&
#490000
b1 "
07
18
0<
0.
0'
#520000
0!
03
02
0#
#550000
1!
13
12
1#
#570000
b0 "
0@
1A
1B
11
1$
#1000000
