/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 768 424)
	(text "LVDS_echo_FPGA12_qsys" (rect 302 -1 421 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 408 20 420)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 320 72)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga1" (rect 0 0 254 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga1" (rect 4 133 334 144)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 320 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1" (rect 0 0 210 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga1" (rect 4 149 286 160)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 320 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" (rect 0 0 230 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga1" (rect 4 165 316 176)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 320 176)(line_width 1))
	)
	(port
		(pt 0 240)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga2" (rect 0 0 256 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_from_recv_fpga2" (rect 4 229 334 240)(font "Arial" (font_size 8)))
		(line (pt 0 240)(pt 320 240)(line_width 1))
	)
	(port
		(pt 0 256)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2" (rect 0 0 211 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_in_fpga2" (rect 4 245 286 256)(font "Arial" (font_size 8)))
		(line (pt 0 256)(pt 320 256)(line_width 1))
	)
	(port
		(pt 0 272)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" (rect 0 0 231 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rx_inclock_fpga2" (rect 4 261 316 272)(font "Arial" (font_size 8)))
		(line (pt 0 272)(pt 320 272)(line_width 1))
	)
	(port
		(pt 0 320)
		(input)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rst_n_gpio" (rect 0 0 205 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rst_n_gpio" (rect 4 309 280 320)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 320 320)(line_width 1))
	)
	(port
		(pt 0 392)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 381 82 392)(font "Arial" (font_size 8)))
		(line (pt 0 392)(pt 320 392)(line_width 1))
	)
	(port
		(pt 0 112)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1" (rect 0 0 214 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga1" (rect 4 101 292 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 320 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga1" (rect 0 0 234 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga1" (rect 4 117 322 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 320 128)(line_width 1))
	)
	(port
		(pt 0 192)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga1" (rect 0 0 247 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga1" (rect 4 181 334 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 320 192)(line_width 1))
	)
	(port
		(pt 0 208)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2" (rect 0 0 215 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_out_fpga2" (rect 4 197 292 208)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 320 208)(line_width 1))
	)
	(port
		(pt 0 224)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga2" (rect 0 0 236 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_tx_outclock_fpga2" (rect 4 213 322 224)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 320 224)(line_width 1))
	)
	(port
		(pt 0 288)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga2" (rect 0 0 248 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rdy_for_trans_fpga2" (rect 4 277 334 288)(font "Arial" (font_size 8)))
		(line (pt 0 288)(pt 320 288)(line_width 1))
	)
	(port
		(pt 0 304)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rst_n_out" (rect 0 0 201 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_rst_n_out" (rect 4 293 274 304)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 320 304)(line_width 1))
	)
	(port
		(pt 0 336)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2[7..0]" (rect 0 0 221 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2[7..0]" (rect 4 325 310 336)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 320 336)(line_width 3))
	)
	(port
		(pt 0 352)
		(output)
		(text "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1[7..0]" (rect 0 0 220 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1[7..0]" (rect 4 341 310 352)(font "Arial" (font_size 8)))
		(line (pt 0 352)(pt 320 352)(line_width 3))
	)
	(drawing
		(text "clk" (rect 305 43 628 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 325 67 668 144)(font "Arial" (color 0 0 0)))
		(text "lvds_echo_fpga12_4bit_0_conduit_end" (rect 95 83 400 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "tx_out_fpga1" (rect 325 107 722 224)(font "Arial" (color 0 0 0)))
		(text "tx_outclock_fpga1" (rect 325 123 752 256)(font "Arial" (color 0 0 0)))
		(text "rdy_from_recv_fpga1" (rect 325 139 764 288)(font "Arial" (color 0 0 0)))
		(text "rx_in_fpga1" (rect 325 155 716 320)(font "Arial" (color 0 0 0)))
		(text "rx_inclock_fpga1" (rect 325 171 746 352)(font "Arial" (color 0 0 0)))
		(text "rdy_for_trans_fpga1" (rect 325 187 764 384)(font "Arial" (color 0 0 0)))
		(text "tx_out_fpga2" (rect 325 203 722 416)(font "Arial" (color 0 0 0)))
		(text "tx_outclock_fpga2" (rect 325 219 752 448)(font "Arial" (color 0 0 0)))
		(text "rdy_from_recv_fpga2" (rect 325 235 764 480)(font "Arial" (color 0 0 0)))
		(text "rx_in_fpga2" (rect 325 251 716 512)(font "Arial" (color 0 0 0)))
		(text "rx_inclock_fpga2" (rect 325 267 746 544)(font "Arial" (color 0 0 0)))
		(text "rdy_for_trans_fpga2" (rect 325 283 764 576)(font "Arial" (color 0 0 0)))
		(text "rst_n_out" (rect 325 299 704 608)(font "Arial" (color 0 0 0)))
		(text "rst_n_gpio" (rect 325 315 710 640)(font "Arial" (color 0 0 0)))
		(text "led_fpga2" (rect 325 331 704 672)(font "Arial" (color 0 0 0)))
		(text "led_fpga1" (rect 325 347 704 704)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 291 363 612 739)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 325 387 692 784)(font "Arial" (color 0 0 0)))
		(text " LVDS_echo_FPGA12_qsys " (rect 643 408 1424 826)(font "Arial" ))
		(line (pt 320 32)(pt 448 32)(line_width 1))
		(line (pt 448 32)(pt 448 408)(line_width 1))
		(line (pt 320 408)(pt 448 408)(line_width 1))
		(line (pt 320 32)(pt 320 408)(line_width 1))
		(line (pt 321 52)(pt 321 76)(line_width 1))
		(line (pt 322 52)(pt 322 76)(line_width 1))
		(line (pt 321 92)(pt 321 356)(line_width 1))
		(line (pt 322 92)(pt 322 356)(line_width 1))
		(line (pt 321 372)(pt 321 396)(line_width 1))
		(line (pt 322 372)(pt 322 396)(line_width 1))
		(line (pt 0 0)(pt 768 0)(line_width 1))
		(line (pt 768 0)(pt 768 424)(line_width 1))
		(line (pt 0 424)(pt 768 424)(line_width 1))
		(line (pt 0 0)(pt 0 424)(line_width 1))
	)
)
