// Seed: 2156385362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_8 = -1'b0;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2
);
  logic [1 'b0 -  1 : 1] id_4;
  ;
  logic [7:0] id_5;
  logic id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge -1, posedge -1) begin : LABEL_0
    id_6 <= id_5[1];
    assign id_0 = -1;
  end
  wire id_7;
endmodule
