<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4316pt" height="684pt"
 viewBox="0.00 0.00 4316.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 4312,-680 4312,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4288,-8 4288,-8 4294,-8 4300,-14 4300,-20 4300,-20 4300,-656 4300,-656 4300,-662 4294,-668 4288,-668 4288,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2154" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2154" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4280,-16 4280,-16 4286,-16 4292,-22 4292,-28 4292,-28 4292,-610 4292,-610 4292,-616 4286,-622 4280,-622 4280,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2154" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2154" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3362,-24C3362,-24 4272,-24 4272,-24 4278,-24 4284,-30 4284,-36 4284,-36 4284,-380 4284,-380 4284,-386 4278,-392 4272,-392 4272,-392 3362,-392 3362,-392 3356,-392 3350,-386 3350,-380 3350,-380 3350,-36 3350,-36 3350,-30 3356,-24 3362,-24"/>
<text text-anchor="middle" x="3817" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3817" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3910,-147C3910,-147 4264,-147 4264,-147 4270,-147 4276,-153 4276,-159 4276,-159 4276,-334 4276,-334 4276,-340 4270,-346 4264,-346 4264,-346 3910,-346 3910,-346 3904,-346 3898,-340 3898,-334 3898,-334 3898,-159 3898,-159 3898,-153 3904,-147 3910,-147"/>
<text text-anchor="middle" x="4087" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4087" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3918,-155C3918,-155 4071,-155 4071,-155 4077,-155 4083,-161 4083,-167 4083,-167 4083,-288 4083,-288 4083,-294 4077,-300 4071,-300 4071,-300 3918,-300 3918,-300 3912,-300 3906,-294 3906,-288 3906,-288 3906,-167 3906,-167 3906,-161 3912,-155 3918,-155"/>
<text text-anchor="middle" x="3994.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3994.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3926,-163C3926,-163 4063,-163 4063,-163 4069,-163 4075,-169 4075,-175 4075,-175 4075,-242 4075,-242 4075,-248 4069,-254 4063,-254 4063,-254 3926,-254 3926,-254 3920,-254 3914,-248 3914,-242 3914,-242 3914,-175 3914,-175 3914,-169 3920,-163 3926,-163"/>
<text text-anchor="middle" x="3994.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3994.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4103,-155C4103,-155 4256,-155 4256,-155 4262,-155 4268,-161 4268,-167 4268,-167 4268,-288 4268,-288 4268,-294 4262,-300 4256,-300 4256,-300 4103,-300 4103,-300 4097,-300 4091,-294 4091,-288 4091,-288 4091,-167 4091,-167 4091,-161 4097,-155 4103,-155"/>
<text text-anchor="middle" x="4179.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4179.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4111,-163C4111,-163 4248,-163 4248,-163 4254,-163 4260,-169 4260,-175 4260,-175 4260,-242 4260,-242 4260,-248 4254,-254 4248,-254 4248,-254 4111,-254 4111,-254 4105,-254 4099,-248 4099,-242 4099,-242 4099,-175 4099,-175 4099,-169 4105,-163 4111,-163"/>
<text text-anchor="middle" x="4179.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4179.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3572,-32C3572,-32 3742,-32 3742,-32 3748,-32 3754,-38 3754,-44 3754,-44 3754,-111 3754,-111 3754,-117 3748,-123 3742,-123 3742,-123 3572,-123 3572,-123 3566,-123 3560,-117 3560,-111 3560,-111 3560,-44 3560,-44 3560,-38 3566,-32 3572,-32"/>
<text text-anchor="middle" x="3657" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3657" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3370,-32C3370,-32 3540,-32 3540,-32 3546,-32 3552,-38 3552,-44 3552,-44 3552,-111 3552,-111 3552,-117 3546,-123 3540,-123 3540,-123 3370,-123 3370,-123 3364,-123 3358,-117 3358,-111 3358,-111 3358,-44 3358,-44 3358,-38 3364,-32 3370,-32"/>
<text text-anchor="middle" x="3455" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3455" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3785,-32C3785,-32 3955,-32 3955,-32 3961,-32 3967,-38 3967,-44 3967,-44 3967,-111 3967,-111 3967,-117 3961,-123 3955,-123 3955,-123 3785,-123 3785,-123 3779,-123 3773,-117 3773,-111 3773,-111 3773,-44 3773,-44 3773,-38 3779,-32 3785,-32"/>
<text text-anchor="middle" x="3870" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3870" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3992,-32C3992,-32 4162,-32 4162,-32 4168,-32 4174,-38 4174,-44 4174,-44 4174,-111 4174,-111 4174,-117 4168,-123 4162,-123 4162,-123 3992,-123 3992,-123 3986,-123 3980,-117 3980,-111 3980,-111 3980,-44 3980,-44 3980,-38 3986,-32 3992,-32"/>
<text text-anchor="middle" x="4077" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4077" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3588,-163C3588,-163 3878,-163 3878,-163 3884,-163 3890,-169 3890,-175 3890,-175 3890,-242 3890,-242 3890,-248 3884,-254 3878,-254 3878,-254 3588,-254 3588,-254 3582,-254 3576,-248 3576,-242 3576,-242 3576,-175 3576,-175 3576,-169 3582,-163 3588,-163"/>
<text text-anchor="middle" x="3733" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3733" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2420,-24C2420,-24 3330,-24 3330,-24 3336,-24 3342,-30 3342,-36 3342,-36 3342,-380 3342,-380 3342,-386 3336,-392 3330,-392 3330,-392 2420,-392 2420,-392 2414,-392 2408,-386 2408,-380 2408,-380 2408,-36 2408,-36 2408,-30 2414,-24 2420,-24"/>
<text text-anchor="middle" x="2875" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2875" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2968,-147C2968,-147 3322,-147 3322,-147 3328,-147 3334,-153 3334,-159 3334,-159 3334,-334 3334,-334 3334,-340 3328,-346 3322,-346 3322,-346 2968,-346 2968,-346 2962,-346 2956,-340 2956,-334 2956,-334 2956,-159 2956,-159 2956,-153 2962,-147 2968,-147"/>
<text text-anchor="middle" x="3145" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3145" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2976,-155C2976,-155 3129,-155 3129,-155 3135,-155 3141,-161 3141,-167 3141,-167 3141,-288 3141,-288 3141,-294 3135,-300 3129,-300 3129,-300 2976,-300 2976,-300 2970,-300 2964,-294 2964,-288 2964,-288 2964,-167 2964,-167 2964,-161 2970,-155 2976,-155"/>
<text text-anchor="middle" x="3052.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3052.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2984,-163C2984,-163 3121,-163 3121,-163 3127,-163 3133,-169 3133,-175 3133,-175 3133,-242 3133,-242 3133,-248 3127,-254 3121,-254 3121,-254 2984,-254 2984,-254 2978,-254 2972,-248 2972,-242 2972,-242 2972,-175 2972,-175 2972,-169 2978,-163 2984,-163"/>
<text text-anchor="middle" x="3052.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3052.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3161,-155C3161,-155 3314,-155 3314,-155 3320,-155 3326,-161 3326,-167 3326,-167 3326,-288 3326,-288 3326,-294 3320,-300 3314,-300 3314,-300 3161,-300 3161,-300 3155,-300 3149,-294 3149,-288 3149,-288 3149,-167 3149,-167 3149,-161 3155,-155 3161,-155"/>
<text text-anchor="middle" x="3237.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3237.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3169,-163C3169,-163 3306,-163 3306,-163 3312,-163 3318,-169 3318,-175 3318,-175 3318,-242 3318,-242 3318,-248 3312,-254 3306,-254 3306,-254 3169,-254 3169,-254 3163,-254 3157,-248 3157,-242 3157,-242 3157,-175 3157,-175 3157,-169 3163,-163 3169,-163"/>
<text text-anchor="middle" x="3237.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3237.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2630,-32C2630,-32 2800,-32 2800,-32 2806,-32 2812,-38 2812,-44 2812,-44 2812,-111 2812,-111 2812,-117 2806,-123 2800,-123 2800,-123 2630,-123 2630,-123 2624,-123 2618,-117 2618,-111 2618,-111 2618,-44 2618,-44 2618,-38 2624,-32 2630,-32"/>
<text text-anchor="middle" x="2715" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2715" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2428,-32C2428,-32 2598,-32 2598,-32 2604,-32 2610,-38 2610,-44 2610,-44 2610,-111 2610,-111 2610,-117 2604,-123 2598,-123 2598,-123 2428,-123 2428,-123 2422,-123 2416,-117 2416,-111 2416,-111 2416,-44 2416,-44 2416,-38 2422,-32 2428,-32"/>
<text text-anchor="middle" x="2513" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2513" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2843,-32C2843,-32 3013,-32 3013,-32 3019,-32 3025,-38 3025,-44 3025,-44 3025,-111 3025,-111 3025,-117 3019,-123 3013,-123 3013,-123 2843,-123 2843,-123 2837,-123 2831,-117 2831,-111 2831,-111 2831,-44 2831,-44 2831,-38 2837,-32 2843,-32"/>
<text text-anchor="middle" x="2928" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2928" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3050,-32C3050,-32 3220,-32 3220,-32 3226,-32 3232,-38 3232,-44 3232,-44 3232,-111 3232,-111 3232,-117 3226,-123 3220,-123 3220,-123 3050,-123 3050,-123 3044,-123 3038,-117 3038,-111 3038,-111 3038,-44 3038,-44 3038,-38 3044,-32 3050,-32"/>
<text text-anchor="middle" x="3135" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3135" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2646,-163C2646,-163 2936,-163 2936,-163 2942,-163 2948,-169 2948,-175 2948,-175 2948,-242 2948,-242 2948,-248 2942,-254 2936,-254 2936,-254 2646,-254 2646,-254 2640,-254 2634,-248 2634,-242 2634,-242 2634,-175 2634,-175 2634,-169 2640,-163 2646,-163"/>
<text text-anchor="middle" x="2791" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2791" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M978,-24C978,-24 1888,-24 1888,-24 1894,-24 1900,-30 1900,-36 1900,-36 1900,-380 1900,-380 1900,-386 1894,-392 1888,-392 1888,-392 978,-392 978,-392 972,-392 966,-386 966,-380 966,-380 966,-36 966,-36 966,-30 972,-24 978,-24"/>
<text text-anchor="middle" x="1433" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1433" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1526,-147C1526,-147 1880,-147 1880,-147 1886,-147 1892,-153 1892,-159 1892,-159 1892,-334 1892,-334 1892,-340 1886,-346 1880,-346 1880,-346 1526,-346 1526,-346 1520,-346 1514,-340 1514,-334 1514,-334 1514,-159 1514,-159 1514,-153 1520,-147 1526,-147"/>
<text text-anchor="middle" x="1703" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1703" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1534,-155C1534,-155 1687,-155 1687,-155 1693,-155 1699,-161 1699,-167 1699,-167 1699,-288 1699,-288 1699,-294 1693,-300 1687,-300 1687,-300 1534,-300 1534,-300 1528,-300 1522,-294 1522,-288 1522,-288 1522,-167 1522,-167 1522,-161 1528,-155 1534,-155"/>
<text text-anchor="middle" x="1610.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1610.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1542,-163C1542,-163 1679,-163 1679,-163 1685,-163 1691,-169 1691,-175 1691,-175 1691,-242 1691,-242 1691,-248 1685,-254 1679,-254 1679,-254 1542,-254 1542,-254 1536,-254 1530,-248 1530,-242 1530,-242 1530,-175 1530,-175 1530,-169 1536,-163 1542,-163"/>
<text text-anchor="middle" x="1610.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1610.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1719,-155C1719,-155 1872,-155 1872,-155 1878,-155 1884,-161 1884,-167 1884,-167 1884,-288 1884,-288 1884,-294 1878,-300 1872,-300 1872,-300 1719,-300 1719,-300 1713,-300 1707,-294 1707,-288 1707,-288 1707,-167 1707,-167 1707,-161 1713,-155 1719,-155"/>
<text text-anchor="middle" x="1795.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1795.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1727,-163C1727,-163 1864,-163 1864,-163 1870,-163 1876,-169 1876,-175 1876,-175 1876,-242 1876,-242 1876,-248 1870,-254 1864,-254 1864,-254 1727,-254 1727,-254 1721,-254 1715,-248 1715,-242 1715,-242 1715,-175 1715,-175 1715,-169 1721,-163 1727,-163"/>
<text text-anchor="middle" x="1795.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1795.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1249,-32C1249,-32 1419,-32 1419,-32 1425,-32 1431,-38 1431,-44 1431,-44 1431,-111 1431,-111 1431,-117 1425,-123 1419,-123 1419,-123 1249,-123 1249,-123 1243,-123 1237,-117 1237,-111 1237,-111 1237,-44 1237,-44 1237,-38 1243,-32 1249,-32"/>
<text text-anchor="middle" x="1334" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1334" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1018,-32C1018,-32 1188,-32 1188,-32 1194,-32 1200,-38 1200,-44 1200,-44 1200,-111 1200,-111 1200,-117 1194,-123 1188,-123 1188,-123 1018,-123 1018,-123 1012,-123 1006,-117 1006,-111 1006,-111 1006,-44 1006,-44 1006,-38 1012,-32 1018,-32"/>
<text text-anchor="middle" x="1103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1508,-32C1508,-32 1678,-32 1678,-32 1684,-32 1690,-38 1690,-44 1690,-44 1690,-111 1690,-111 1690,-117 1684,-123 1678,-123 1678,-123 1508,-123 1508,-123 1502,-123 1496,-117 1496,-111 1496,-111 1496,-44 1496,-44 1496,-38 1502,-32 1508,-32"/>
<text text-anchor="middle" x="1593" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1593" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1710,-32C1710,-32 1880,-32 1880,-32 1886,-32 1892,-38 1892,-44 1892,-44 1892,-111 1892,-111 1892,-117 1886,-123 1880,-123 1880,-123 1710,-123 1710,-123 1704,-123 1698,-117 1698,-111 1698,-111 1698,-44 1698,-44 1698,-38 1704,-32 1710,-32"/>
<text text-anchor="middle" x="1795" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1795" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1204,-163C1204,-163 1494,-163 1494,-163 1500,-163 1506,-169 1506,-175 1506,-175 1506,-242 1506,-242 1506,-248 1500,-254 1494,-254 1494,-254 1204,-254 1204,-254 1198,-254 1192,-248 1192,-242 1192,-242 1192,-175 1192,-175 1192,-169 1198,-163 1204,-163"/>
<text text-anchor="middle" x="1349" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1349" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust401"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1907,-400C1907,-400 2159,-400 2159,-400 2165,-400 2171,-406 2171,-412 2171,-412 2171,-479 2171,-479 2171,-485 2165,-491 2159,-491 2159,-491 1907,-491 1907,-491 1901,-491 1895,-485 1895,-479 1895,-479 1895,-412 1895,-412 1895,-406 1901,-400 1907,-400"/>
<text text-anchor="middle" x="2033" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2033" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust404"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2056,-32C2056,-32 2226,-32 2226,-32 2232,-32 2238,-38 2238,-44 2238,-44 2238,-111 2238,-111 2238,-117 2232,-123 2226,-123 2226,-123 2056,-123 2056,-123 2050,-123 2044,-117 2044,-111 2044,-111 2044,-44 2044,-44 2044,-38 2050,-32 2056,-32"/>
<text text-anchor="middle" x="2141" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2141" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust410" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust410"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2136,-163C2136,-163 2388,-163 2388,-163 2394,-163 2400,-169 2400,-175 2400,-175 2400,-242 2400,-242 2400,-248 2394,-254 2388,-254 2388,-254 2136,-254 2136,-254 2130,-254 2124,-248 2124,-242 2124,-242 2124,-175 2124,-175 2124,-169 2130,-163 2136,-163"/>
<text text-anchor="middle" x="2262" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2262" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust413" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust413"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1930,-163C1930,-163 2001,-163 2001,-163 2007,-163 2013,-169 2013,-175 2013,-175 2013,-242 2013,-242 2013,-248 2007,-254 2001,-254 2001,-254 1930,-254 1930,-254 1924,-254 1918,-248 1918,-242 1918,-242 1918,-175 1918,-175 1918,-169 1924,-163 1930,-163"/>
<text text-anchor="middle" x="1965.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="1965.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust417" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust417"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2033,-163C2033,-163 2104,-163 2104,-163 2110,-163 2116,-169 2116,-175 2116,-175 2116,-242 2116,-242 2116,-248 2110,-254 2104,-254 2104,-254 2033,-254 2033,-254 2027,-254 2021,-248 2021,-242 2021,-242 2021,-175 2021,-175 2021,-169 2027,-163 2033,-163"/>
<text text-anchor="middle" x="2068.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="2068.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2069,-539.5C2069,-539.5 2141,-539.5 2141,-539.5 2147,-539.5 2153,-545.5 2153,-551.5 2153,-551.5 2153,-563.5 2153,-563.5 2153,-569.5 2147,-575.5 2141,-575.5 2141,-575.5 2069,-575.5 2069,-575.5 2063,-575.5 2057,-569.5 2057,-563.5 2057,-563.5 2057,-551.5 2057,-551.5 2057,-545.5 2063,-539.5 2069,-539.5"/>
<text text-anchor="middle" x="2105" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2059,-408.5C2059,-408.5 2151,-408.5 2151,-408.5 2157,-408.5 2163,-414.5 2163,-420.5 2163,-420.5 2163,-432.5 2163,-432.5 2163,-438.5 2157,-444.5 2151,-444.5 2151,-444.5 2059,-444.5 2059,-444.5 2053,-444.5 2047,-438.5 2047,-432.5 2047,-432.5 2047,-420.5 2047,-420.5 2047,-414.5 2053,-408.5 2059,-408.5"/>
<text text-anchor="middle" x="2105" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M2105,-539.285C2105,-517.3856 2105,-480.3861 2105,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="2108.5001,-454.5603 2105,-444.5603 2101.5001,-454.5603 2108.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3486,-171.5C3486,-171.5 3554,-171.5 3554,-171.5 3560,-171.5 3566,-177.5 3566,-183.5 3566,-183.5 3566,-195.5 3566,-195.5 3566,-201.5 3560,-207.5 3554,-207.5 3554,-207.5 3486,-207.5 3486,-207.5 3480,-207.5 3474,-201.5 3474,-195.5 3474,-195.5 3474,-183.5 3474,-183.5 3474,-177.5 3480,-171.5 3486,-171.5"/>
<text text-anchor="middle" x="3520" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3682,-40.5C3682,-40.5 3734,-40.5 3734,-40.5 3740,-40.5 3746,-46.5 3746,-52.5 3746,-52.5 3746,-64.5 3746,-64.5 3746,-70.5 3740,-76.5 3734,-76.5 3734,-76.5 3682,-76.5 3682,-76.5 3676,-76.5 3670,-70.5 3670,-64.5 3670,-64.5 3670,-52.5 3670,-52.5 3670,-46.5 3676,-40.5 3682,-40.5"/>
<text text-anchor="middle" x="3708" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3538.3708,-171.2426C3547.7563,-162.8042 3559.7606,-153.2836 3572,-147 3608.4461,-128.289 3627.2391,-146.2082 3661,-123 3674.8228,-113.4978 3686.0828,-98.5584 3694.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="3697.1647,-87.1631 3699.1475,-76.7554 3691.1072,-83.6549 3697.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3370,-171.5C3370,-171.5 3444,-171.5 3444,-171.5 3450,-171.5 3456,-177.5 3456,-183.5 3456,-183.5 3456,-195.5 3456,-195.5 3456,-201.5 3450,-207.5 3444,-207.5 3444,-207.5 3370,-207.5 3370,-207.5 3364,-207.5 3358,-201.5 3358,-195.5 3358,-195.5 3358,-183.5 3358,-183.5 3358,-177.5 3364,-171.5 3370,-171.5"/>
<text text-anchor="middle" x="3407" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3480,-40.5C3480,-40.5 3532,-40.5 3532,-40.5 3538,-40.5 3544,-46.5 3544,-52.5 3544,-52.5 3544,-64.5 3544,-64.5 3544,-70.5 3538,-76.5 3532,-76.5 3532,-76.5 3480,-76.5 3480,-76.5 3474,-76.5 3468,-70.5 3468,-64.5 3468,-64.5 3468,-52.5 3468,-52.5 3468,-46.5 3474,-40.5 3480,-40.5"/>
<text text-anchor="middle" x="3506" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3421.5148,-171.2823C3432.0386,-157.9906 3446.5488,-139.4922 3459,-123 3468.4051,-110.5426 3478.6343,-96.5585 3487.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="3489.9809,-86.8496 3492.9943,-76.6923 3484.3044,-82.7534 3489.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3934,-171.5C3934,-171.5 3964,-171.5 3964,-171.5 3970,-171.5 3976,-177.5 3976,-183.5 3976,-183.5 3976,-195.5 3976,-195.5 3976,-201.5 3970,-207.5 3964,-207.5 3964,-207.5 3934,-207.5 3934,-207.5 3928,-207.5 3922,-201.5 3922,-195.5 3922,-195.5 3922,-183.5 3922,-183.5 3922,-177.5 3928,-171.5 3934,-171.5"/>
<text text-anchor="middle" x="3949" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3895,-40.5C3895,-40.5 3947,-40.5 3947,-40.5 3953,-40.5 3959,-46.5 3959,-52.5 3959,-52.5 3959,-64.5 3959,-64.5 3959,-70.5 3953,-76.5 3947,-76.5 3947,-76.5 3895,-76.5 3895,-76.5 3889,-76.5 3883,-70.5 3883,-64.5 3883,-64.5 3883,-52.5 3883,-52.5 3883,-46.5 3889,-40.5 3895,-40.5"/>
<text text-anchor="middle" x="3921" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3945.1067,-171.285C3940.405,-149.2878 3932.447,-112.0554 3926.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3930.3732,-85.6078 3924.8602,-76.5603 3923.5278,-87.071 3930.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4119,-171.5C4119,-171.5 4149,-171.5 4149,-171.5 4155,-171.5 4161,-177.5 4161,-183.5 4161,-183.5 4161,-195.5 4161,-195.5 4161,-201.5 4155,-207.5 4149,-207.5 4149,-207.5 4119,-207.5 4119,-207.5 4113,-207.5 4107,-201.5 4107,-195.5 4107,-195.5 4107,-183.5 4107,-183.5 4107,-177.5 4113,-171.5 4119,-171.5"/>
<text text-anchor="middle" x="4134" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4102,-40.5C4102,-40.5 4154,-40.5 4154,-40.5 4160,-40.5 4166,-46.5 4166,-52.5 4166,-52.5 4166,-64.5 4166,-64.5 4166,-70.5 4160,-76.5 4154,-76.5 4154,-76.5 4102,-76.5 4102,-76.5 4096,-76.5 4090,-70.5 4090,-64.5 4090,-64.5 4090,-52.5 4090,-52.5 4090,-46.5 4096,-40.5 4102,-40.5"/>
<text text-anchor="middle" x="4128" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4133.1657,-171.285C4132.1627,-149.3856 4130.4681,-112.3861 4129.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4132.7812,-86.3896 4128.8272,-76.5603 4125.7885,-86.71 4132.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3580,-40.5C3580,-40.5 3640,-40.5 3640,-40.5 3646,-40.5 3652,-46.5 3652,-52.5 3652,-52.5 3652,-64.5 3652,-64.5 3652,-70.5 3646,-76.5 3640,-76.5 3640,-76.5 3580,-76.5 3580,-76.5 3574,-76.5 3568,-70.5 3568,-64.5 3568,-64.5 3568,-52.5 3568,-52.5 3568,-46.5 3574,-40.5 3580,-40.5"/>
<text text-anchor="middle" x="3610" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3378,-40.5C3378,-40.5 3438,-40.5 3438,-40.5 3444,-40.5 3450,-46.5 3450,-52.5 3450,-52.5 3450,-64.5 3450,-64.5 3450,-70.5 3444,-76.5 3438,-76.5 3438,-76.5 3378,-76.5 3378,-76.5 3372,-76.5 3366,-70.5 3366,-64.5 3366,-64.5 3366,-52.5 3366,-52.5 3366,-46.5 3372,-40.5 3378,-40.5"/>
<text text-anchor="middle" x="3408" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3793,-40.5C3793,-40.5 3853,-40.5 3853,-40.5 3859,-40.5 3865,-46.5 3865,-52.5 3865,-52.5 3865,-64.5 3865,-64.5 3865,-70.5 3859,-76.5 3853,-76.5 3853,-76.5 3793,-76.5 3793,-76.5 3787,-76.5 3781,-70.5 3781,-64.5 3781,-64.5 3781,-52.5 3781,-52.5 3781,-46.5 3787,-40.5 3793,-40.5"/>
<text text-anchor="middle" x="3823" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4000,-40.5C4000,-40.5 4060,-40.5 4060,-40.5 4066,-40.5 4072,-46.5 4072,-52.5 4072,-52.5 4072,-64.5 4072,-64.5 4072,-70.5 4066,-76.5 4060,-76.5 4060,-76.5 4000,-76.5 4000,-76.5 3994,-76.5 3988,-70.5 3988,-64.5 3988,-64.5 3988,-52.5 3988,-52.5 3988,-46.5 3994,-40.5 4000,-40.5"/>
<text text-anchor="middle" x="4030" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3792.5,-171.5C3792.5,-171.5 3869.5,-171.5 3869.5,-171.5 3875.5,-171.5 3881.5,-177.5 3881.5,-183.5 3881.5,-183.5 3881.5,-195.5 3881.5,-195.5 3881.5,-201.5 3875.5,-207.5 3869.5,-207.5 3869.5,-207.5 3792.5,-207.5 3792.5,-207.5 3786.5,-207.5 3780.5,-201.5 3780.5,-195.5 3780.5,-195.5 3780.5,-183.5 3780.5,-183.5 3780.5,-177.5 3786.5,-171.5 3792.5,-171.5"/>
<text text-anchor="middle" x="3831" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3668,-171.5C3668,-171.5 3750,-171.5 3750,-171.5 3756,-171.5 3762,-177.5 3762,-183.5 3762,-183.5 3762,-195.5 3762,-195.5 3762,-201.5 3756,-207.5 3750,-207.5 3750,-207.5 3668,-207.5 3668,-207.5 3662,-207.5 3656,-201.5 3656,-195.5 3656,-195.5 3656,-183.5 3656,-183.5 3656,-177.5 3662,-171.5 3668,-171.5"/>
<text text-anchor="middle" x="3709" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3596,-171.5C3596,-171.5 3626,-171.5 3626,-171.5 3632,-171.5 3638,-177.5 3638,-183.5 3638,-183.5 3638,-195.5 3638,-195.5 3638,-201.5 3632,-207.5 3626,-207.5 3626,-207.5 3596,-207.5 3596,-207.5 3590,-207.5 3584,-201.5 3584,-195.5 3584,-195.5 3584,-183.5 3584,-183.5 3584,-177.5 3590,-171.5 3596,-171.5"/>
<text text-anchor="middle" x="3611" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2544,-171.5C2544,-171.5 2612,-171.5 2612,-171.5 2618,-171.5 2624,-177.5 2624,-183.5 2624,-183.5 2624,-195.5 2624,-195.5 2624,-201.5 2618,-207.5 2612,-207.5 2612,-207.5 2544,-207.5 2544,-207.5 2538,-207.5 2532,-201.5 2532,-195.5 2532,-195.5 2532,-183.5 2532,-183.5 2532,-177.5 2538,-171.5 2544,-171.5"/>
<text text-anchor="middle" x="2578" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2740,-40.5C2740,-40.5 2792,-40.5 2792,-40.5 2798,-40.5 2804,-46.5 2804,-52.5 2804,-52.5 2804,-64.5 2804,-64.5 2804,-70.5 2798,-76.5 2792,-76.5 2792,-76.5 2740,-76.5 2740,-76.5 2734,-76.5 2728,-70.5 2728,-64.5 2728,-64.5 2728,-52.5 2728,-52.5 2728,-46.5 2734,-40.5 2740,-40.5"/>
<text text-anchor="middle" x="2766" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2596.3708,-171.2426C2605.7563,-162.8042 2617.7606,-153.2836 2630,-147 2666.4461,-128.289 2685.2391,-146.2082 2719,-123 2732.8228,-113.4978 2744.0828,-98.5584 2752.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="2755.1647,-87.1631 2757.1475,-76.7554 2749.1072,-83.6549 2755.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2428,-171.5C2428,-171.5 2502,-171.5 2502,-171.5 2508,-171.5 2514,-177.5 2514,-183.5 2514,-183.5 2514,-195.5 2514,-195.5 2514,-201.5 2508,-207.5 2502,-207.5 2502,-207.5 2428,-207.5 2428,-207.5 2422,-207.5 2416,-201.5 2416,-195.5 2416,-195.5 2416,-183.5 2416,-183.5 2416,-177.5 2422,-171.5 2428,-171.5"/>
<text text-anchor="middle" x="2465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2538,-40.5C2538,-40.5 2590,-40.5 2590,-40.5 2596,-40.5 2602,-46.5 2602,-52.5 2602,-52.5 2602,-64.5 2602,-64.5 2602,-70.5 2596,-76.5 2590,-76.5 2590,-76.5 2538,-76.5 2538,-76.5 2532,-76.5 2526,-70.5 2526,-64.5 2526,-64.5 2526,-52.5 2526,-52.5 2526,-46.5 2532,-40.5 2538,-40.5"/>
<text text-anchor="middle" x="2564" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2479.5148,-171.2823C2490.0386,-157.9906 2504.5488,-139.4922 2517,-123 2526.4051,-110.5426 2536.6343,-96.5585 2545.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="2547.9809,-86.8496 2550.9943,-76.6923 2542.3044,-82.7534 2547.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2992,-171.5C2992,-171.5 3022,-171.5 3022,-171.5 3028,-171.5 3034,-177.5 3034,-183.5 3034,-183.5 3034,-195.5 3034,-195.5 3034,-201.5 3028,-207.5 3022,-207.5 3022,-207.5 2992,-207.5 2992,-207.5 2986,-207.5 2980,-201.5 2980,-195.5 2980,-195.5 2980,-183.5 2980,-183.5 2980,-177.5 2986,-171.5 2992,-171.5"/>
<text text-anchor="middle" x="3007" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2953,-40.5C2953,-40.5 3005,-40.5 3005,-40.5 3011,-40.5 3017,-46.5 3017,-52.5 3017,-52.5 3017,-64.5 3017,-64.5 3017,-70.5 3011,-76.5 3005,-76.5 3005,-76.5 2953,-76.5 2953,-76.5 2947,-76.5 2941,-70.5 2941,-64.5 2941,-64.5 2941,-52.5 2941,-52.5 2941,-46.5 2947,-40.5 2953,-40.5"/>
<text text-anchor="middle" x="2979" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3003.1067,-171.285C2998.405,-149.2878 2990.447,-112.0554 2984.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2988.3732,-85.6078 2982.8602,-76.5603 2981.5278,-87.071 2988.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3177,-171.5C3177,-171.5 3207,-171.5 3207,-171.5 3213,-171.5 3219,-177.5 3219,-183.5 3219,-183.5 3219,-195.5 3219,-195.5 3219,-201.5 3213,-207.5 3207,-207.5 3207,-207.5 3177,-207.5 3177,-207.5 3171,-207.5 3165,-201.5 3165,-195.5 3165,-195.5 3165,-183.5 3165,-183.5 3165,-177.5 3171,-171.5 3177,-171.5"/>
<text text-anchor="middle" x="3192" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3160,-40.5C3160,-40.5 3212,-40.5 3212,-40.5 3218,-40.5 3224,-46.5 3224,-52.5 3224,-52.5 3224,-64.5 3224,-64.5 3224,-70.5 3218,-76.5 3212,-76.5 3212,-76.5 3160,-76.5 3160,-76.5 3154,-76.5 3148,-70.5 3148,-64.5 3148,-64.5 3148,-52.5 3148,-52.5 3148,-46.5 3154,-40.5 3160,-40.5"/>
<text text-anchor="middle" x="3186" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3191.1657,-171.285C3190.1627,-149.3856 3188.4681,-112.3861 3187.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3190.7812,-86.3896 3186.8272,-76.5603 3183.7885,-86.71 3190.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2638,-40.5C2638,-40.5 2698,-40.5 2698,-40.5 2704,-40.5 2710,-46.5 2710,-52.5 2710,-52.5 2710,-64.5 2710,-64.5 2710,-70.5 2704,-76.5 2698,-76.5 2698,-76.5 2638,-76.5 2638,-76.5 2632,-76.5 2626,-70.5 2626,-64.5 2626,-64.5 2626,-52.5 2626,-52.5 2626,-46.5 2632,-40.5 2638,-40.5"/>
<text text-anchor="middle" x="2668" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2436,-40.5C2436,-40.5 2496,-40.5 2496,-40.5 2502,-40.5 2508,-46.5 2508,-52.5 2508,-52.5 2508,-64.5 2508,-64.5 2508,-70.5 2502,-76.5 2496,-76.5 2496,-76.5 2436,-76.5 2436,-76.5 2430,-76.5 2424,-70.5 2424,-64.5 2424,-64.5 2424,-52.5 2424,-52.5 2424,-46.5 2430,-40.5 2436,-40.5"/>
<text text-anchor="middle" x="2466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2851,-40.5C2851,-40.5 2911,-40.5 2911,-40.5 2917,-40.5 2923,-46.5 2923,-52.5 2923,-52.5 2923,-64.5 2923,-64.5 2923,-70.5 2917,-76.5 2911,-76.5 2911,-76.5 2851,-76.5 2851,-76.5 2845,-76.5 2839,-70.5 2839,-64.5 2839,-64.5 2839,-52.5 2839,-52.5 2839,-46.5 2845,-40.5 2851,-40.5"/>
<text text-anchor="middle" x="2881" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3058,-40.5C3058,-40.5 3118,-40.5 3118,-40.5 3124,-40.5 3130,-46.5 3130,-52.5 3130,-52.5 3130,-64.5 3130,-64.5 3130,-70.5 3124,-76.5 3118,-76.5 3118,-76.5 3058,-76.5 3058,-76.5 3052,-76.5 3046,-70.5 3046,-64.5 3046,-64.5 3046,-52.5 3046,-52.5 3046,-46.5 3052,-40.5 3058,-40.5"/>
<text text-anchor="middle" x="3088" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2850.5,-171.5C2850.5,-171.5 2927.5,-171.5 2927.5,-171.5 2933.5,-171.5 2939.5,-177.5 2939.5,-183.5 2939.5,-183.5 2939.5,-195.5 2939.5,-195.5 2939.5,-201.5 2933.5,-207.5 2927.5,-207.5 2927.5,-207.5 2850.5,-207.5 2850.5,-207.5 2844.5,-207.5 2838.5,-201.5 2838.5,-195.5 2838.5,-195.5 2838.5,-183.5 2838.5,-183.5 2838.5,-177.5 2844.5,-171.5 2850.5,-171.5"/>
<text text-anchor="middle" x="2889" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2726,-171.5C2726,-171.5 2808,-171.5 2808,-171.5 2814,-171.5 2820,-177.5 2820,-183.5 2820,-183.5 2820,-195.5 2820,-195.5 2820,-201.5 2814,-207.5 2808,-207.5 2808,-207.5 2726,-207.5 2726,-207.5 2720,-207.5 2714,-201.5 2714,-195.5 2714,-195.5 2714,-183.5 2714,-183.5 2714,-177.5 2720,-171.5 2726,-171.5"/>
<text text-anchor="middle" x="2767" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2654,-171.5C2654,-171.5 2684,-171.5 2684,-171.5 2690,-171.5 2696,-177.5 2696,-183.5 2696,-183.5 2696,-195.5 2696,-195.5 2696,-201.5 2690,-207.5 2684,-207.5 2684,-207.5 2654,-207.5 2654,-207.5 2648,-207.5 2642,-201.5 2642,-195.5 2642,-195.5 2642,-183.5 2642,-183.5 2642,-177.5 2648,-171.5 2654,-171.5"/>
<text text-anchor="middle" x="2669" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1102,-171.5C1102,-171.5 1170,-171.5 1170,-171.5 1176,-171.5 1182,-177.5 1182,-183.5 1182,-183.5 1182,-195.5 1182,-195.5 1182,-201.5 1176,-207.5 1170,-207.5 1170,-207.5 1102,-207.5 1102,-207.5 1096,-207.5 1090,-201.5 1090,-195.5 1090,-195.5 1090,-183.5 1090,-183.5 1090,-177.5 1096,-171.5 1102,-171.5"/>
<text text-anchor="middle" x="1136" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1257,-40.5C1257,-40.5 1309,-40.5 1309,-40.5 1315,-40.5 1321,-46.5 1321,-52.5 1321,-52.5 1321,-64.5 1321,-64.5 1321,-70.5 1315,-76.5 1309,-76.5 1309,-76.5 1257,-76.5 1257,-76.5 1251,-76.5 1245,-70.5 1245,-64.5 1245,-64.5 1245,-52.5 1245,-52.5 1245,-46.5 1251,-40.5 1257,-40.5"/>
<text text-anchor="middle" x="1283" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1156.4397,-171.285C1182.111,-148.4079 1226.2732,-109.0525 1255.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1257.5968,-85.8264 1262.7339,-76.5603 1252.9396,-80.6004 1257.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M986,-171.5C986,-171.5 1060,-171.5 1060,-171.5 1066,-171.5 1072,-177.5 1072,-183.5 1072,-183.5 1072,-195.5 1072,-195.5 1072,-201.5 1066,-207.5 1060,-207.5 1060,-207.5 986,-207.5 986,-207.5 980,-207.5 974,-201.5 974,-195.5 974,-195.5 974,-183.5 974,-183.5 974,-177.5 980,-171.5 986,-171.5"/>
<text text-anchor="middle" x="1023" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1026,-40.5C1026,-40.5 1078,-40.5 1078,-40.5 1084,-40.5 1090,-46.5 1090,-52.5 1090,-52.5 1090,-64.5 1090,-64.5 1090,-70.5 1084,-76.5 1078,-76.5 1078,-76.5 1026,-76.5 1026,-76.5 1020,-76.5 1014,-70.5 1014,-64.5 1014,-64.5 1014,-52.5 1014,-52.5 1014,-46.5 1020,-40.5 1026,-40.5"/>
<text text-anchor="middle" x="1052" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1027.0323,-171.285C1031.9019,-149.2878 1040.1442,-112.0554 1045.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1049.2577,-87.0804 1048.0019,-76.5603 1042.4232,-85.5674 1049.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1550,-171.5C1550,-171.5 1580,-171.5 1580,-171.5 1586,-171.5 1592,-177.5 1592,-183.5 1592,-183.5 1592,-195.5 1592,-195.5 1592,-201.5 1586,-207.5 1580,-207.5 1580,-207.5 1550,-207.5 1550,-207.5 1544,-207.5 1538,-201.5 1538,-195.5 1538,-195.5 1538,-183.5 1538,-183.5 1538,-177.5 1544,-171.5 1550,-171.5"/>
<text text-anchor="middle" x="1565" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1516,-40.5C1516,-40.5 1568,-40.5 1568,-40.5 1574,-40.5 1580,-46.5 1580,-52.5 1580,-52.5 1580,-64.5 1580,-64.5 1580,-70.5 1574,-76.5 1568,-76.5 1568,-76.5 1516,-76.5 1516,-76.5 1510,-76.5 1504,-70.5 1504,-64.5 1504,-64.5 1504,-52.5 1504,-52.5 1504,-46.5 1510,-40.5 1516,-40.5"/>
<text text-anchor="middle" x="1542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1561.8019,-171.285C1557.9398,-149.2878 1551.4029,-112.0554 1546.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1550.3475,-85.8044 1545.1709,-76.5603 1543.453,-87.0149 1550.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1735,-171.5C1735,-171.5 1765,-171.5 1765,-171.5 1771,-171.5 1777,-177.5 1777,-183.5 1777,-183.5 1777,-195.5 1777,-195.5 1777,-201.5 1771,-207.5 1765,-207.5 1765,-207.5 1735,-207.5 1735,-207.5 1729,-207.5 1723,-201.5 1723,-195.5 1723,-195.5 1723,-183.5 1723,-183.5 1723,-177.5 1729,-171.5 1735,-171.5"/>
<text text-anchor="middle" x="1750" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1718,-40.5C1718,-40.5 1770,-40.5 1770,-40.5 1776,-40.5 1782,-46.5 1782,-52.5 1782,-52.5 1782,-64.5 1782,-64.5 1782,-70.5 1776,-76.5 1770,-76.5 1770,-76.5 1718,-76.5 1718,-76.5 1712,-76.5 1706,-70.5 1706,-64.5 1706,-64.5 1706,-52.5 1706,-52.5 1706,-46.5 1712,-40.5 1718,-40.5"/>
<text text-anchor="middle" x="1744" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1749.1657,-171.285C1748.1627,-149.3856 1746.4681,-112.3861 1745.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1748.7812,-86.3896 1744.8272,-76.5603 1741.7885,-86.71 1748.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1351,-40.5C1351,-40.5 1411,-40.5 1411,-40.5 1417,-40.5 1423,-46.5 1423,-52.5 1423,-52.5 1423,-64.5 1423,-64.5 1423,-70.5 1417,-76.5 1411,-76.5 1411,-76.5 1351,-76.5 1351,-76.5 1345,-76.5 1339,-70.5 1339,-64.5 1339,-64.5 1339,-52.5 1339,-52.5 1339,-46.5 1345,-40.5 1351,-40.5"/>
<text text-anchor="middle" x="1381" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1120,-40.5C1120,-40.5 1180,-40.5 1180,-40.5 1186,-40.5 1192,-46.5 1192,-52.5 1192,-52.5 1192,-64.5 1192,-64.5 1192,-70.5 1186,-76.5 1180,-76.5 1180,-76.5 1120,-76.5 1120,-76.5 1114,-76.5 1108,-70.5 1108,-64.5 1108,-64.5 1108,-52.5 1108,-52.5 1108,-46.5 1114,-40.5 1120,-40.5"/>
<text text-anchor="middle" x="1150" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1610,-40.5C1610,-40.5 1670,-40.5 1670,-40.5 1676,-40.5 1682,-46.5 1682,-52.5 1682,-52.5 1682,-64.5 1682,-64.5 1682,-70.5 1676,-76.5 1670,-76.5 1670,-76.5 1610,-76.5 1610,-76.5 1604,-76.5 1598,-70.5 1598,-64.5 1598,-64.5 1598,-52.5 1598,-52.5 1598,-46.5 1604,-40.5 1610,-40.5"/>
<text text-anchor="middle" x="1640" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1812,-40.5C1812,-40.5 1872,-40.5 1872,-40.5 1878,-40.5 1884,-46.5 1884,-52.5 1884,-52.5 1884,-64.5 1884,-64.5 1884,-70.5 1878,-76.5 1872,-76.5 1872,-76.5 1812,-76.5 1812,-76.5 1806,-76.5 1800,-70.5 1800,-64.5 1800,-64.5 1800,-52.5 1800,-52.5 1800,-46.5 1806,-40.5 1812,-40.5"/>
<text text-anchor="middle" x="1842" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1408.5,-171.5C1408.5,-171.5 1485.5,-171.5 1485.5,-171.5 1491.5,-171.5 1497.5,-177.5 1497.5,-183.5 1497.5,-183.5 1497.5,-195.5 1497.5,-195.5 1497.5,-201.5 1491.5,-207.5 1485.5,-207.5 1485.5,-207.5 1408.5,-207.5 1408.5,-207.5 1402.5,-207.5 1396.5,-201.5 1396.5,-195.5 1396.5,-195.5 1396.5,-183.5 1396.5,-183.5 1396.5,-177.5 1402.5,-171.5 1408.5,-171.5"/>
<text text-anchor="middle" x="1447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1284,-171.5C1284,-171.5 1366,-171.5 1366,-171.5 1372,-171.5 1378,-177.5 1378,-183.5 1378,-183.5 1378,-195.5 1378,-195.5 1378,-201.5 1372,-207.5 1366,-207.5 1366,-207.5 1284,-207.5 1284,-207.5 1278,-207.5 1272,-201.5 1272,-195.5 1272,-195.5 1272,-183.5 1272,-183.5 1272,-177.5 1278,-171.5 1284,-171.5"/>
<text text-anchor="middle" x="1325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1212,-171.5C1212,-171.5 1242,-171.5 1242,-171.5 1248,-171.5 1254,-177.5 1254,-183.5 1254,-183.5 1254,-195.5 1254,-195.5 1254,-201.5 1248,-207.5 1242,-207.5 1242,-207.5 1212,-207.5 1212,-207.5 1206,-207.5 1200,-201.5 1200,-195.5 1200,-195.5 1200,-183.5 1200,-183.5 1200,-177.5 1206,-171.5 1212,-171.5"/>
<text text-anchor="middle" x="1227" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2173.2027,-426.1788C2482.3782,-424.5878 3738.7347,-416.616 3771,-392 3829.4492,-347.4075 3833.1476,-248.45 3832.0041,-207.6386"/>
<polygon fill="#000000" stroke="#000000" points="2173.0196,-422.6796 2163.0376,-426.2306 2173.0553,-429.6795 2173.0196,-422.6796"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2056.7939,-405.0097C2050.5721,-402.9594 2044.2058,-401.2004 2038,-400 2018.1728,-396.1648 600.6427,-403.4389 584,-392 521.4904,-349.0357 508.4392,-248.7035 505.7166,-207.5752"/>
<polygon fill="#000000" stroke="#000000" points="2055.8133,-408.3757 2066.408,-408.433 2058.1614,-401.7813 2055.8133,-408.3757"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2173.1554,-425.3727C2348.5232,-422.1899 2803.457,-412.0369 2829,-392 2886.8439,-346.6251 2890.8852,-248.1108 2889.9187,-207.5283"/>
<polygon fill="#000000" stroke="#000000" points="2172.9492,-421.8757 2163.0137,-425.5546 2173.0749,-428.8746 2172.9492,-421.8757"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M2056.5396,-404.9902C2050.397,-402.9637 2044.1191,-401.2158 2038,-400 2024.0487,-397.2281 1537.6812,-400.1161 1526,-392 1463.7086,-348.7199 1450.533,-248.5678 1447.7469,-207.5315"/>
<polygon fill="#000000" stroke="#000000" points="2055.4438,-408.3152 2066.0385,-408.3677 2057.7889,-401.7197 2055.4438,-408.3152"/>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2064,-40.5C2064,-40.5 2124,-40.5 2124,-40.5 2130,-40.5 2136,-46.5 2136,-52.5 2136,-52.5 2136,-64.5 2136,-64.5 2136,-70.5 2130,-76.5 2124,-76.5 2124,-76.5 2064,-76.5 2064,-76.5 2058,-76.5 2052,-70.5 2052,-64.5 2052,-64.5 2052,-52.5 2052,-52.5 2052,-46.5 2058,-40.5 2064,-40.5"/>
<text text-anchor="middle" x="2094" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M2055.5669,-404.9733C2049.7271,-403.0227 2043.7863,-401.2972 2038,-400 2024.528,-396.9798 1923.4431,-402.072 1914,-392 1876.7619,-352.282 1885.2221,-193.2172 1914,-147 1944.0025,-98.816 2008.7726,-76.1125 2051.8726,-65.9759"/>
<polygon fill="#000000" stroke="#000000" points="2054.6594,-408.3657 2065.2541,-408.433 2057.0138,-401.7735 2054.6594,-408.3657"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1915.5,-408.5C1915.5,-408.5 2016.5,-408.5 2016.5,-408.5 2022.5,-408.5 2028.5,-414.5 2028.5,-420.5 2028.5,-420.5 2028.5,-432.5 2028.5,-432.5 2028.5,-438.5 2022.5,-444.5 2016.5,-444.5 2016.5,-444.5 1915.5,-444.5 1915.5,-444.5 1909.5,-444.5 1903.5,-438.5 1903.5,-432.5 1903.5,-432.5 1903.5,-420.5 1903.5,-420.5 1903.5,-414.5 1909.5,-408.5 1915.5,-408.5"/>
<text text-anchor="middle" x="1966" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2007.5739,-408.4258C2017.3722,-404.9486 2027.9073,-401.8243 2038,-400 2059.9912,-396.0251 3629.0662,-405.3338 3647,-392 3701.7679,-351.28 3709.7096,-263.1491 3709.9368,-217.768"/>
<polygon fill="#000000" stroke="#000000" points="3713.4365,-217.6982 3709.8629,-207.7243 3706.4367,-217.7498 3713.4365,-217.6982"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2007.5742,-408.4274C2017.3725,-404.9501 2027.9075,-401.8254 2038,-400 2059.075,-396.1883 3563.7867,-405.9934 3580,-392 3629.8523,-348.9735 3623.8081,-262.2556 3616.6451,-217.5551"/>
<polygon fill="#000000" stroke="#000000" points="3620.0862,-216.9136 3614.9291,-207.6586 3613.1892,-218.1096 3620.0862,-216.9136"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1903.4946,-426.0707C1620.9528,-424.0077 475.5585,-414.2815 446,-392 391.4265,-350.8619 382.8715,-262.9192 382.2924,-217.6732"/>
<polygon fill="#000000" stroke="#000000" points="385.7925,-217.6588 382.2874,-207.6606 378.7925,-217.6624 385.7925,-217.6588"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1903.3114,-426.2644C1606.0549,-425.0144 351.6027,-418.1931 321,-392 270.7714,-349.009 274.368,-262.2752 280.2052,-217.5632"/>
<polygon fill="#000000" stroke="#000000" points="283.6697,-218.0599 281.6257,-207.6641 276.7407,-217.0656 283.6697,-218.0599"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M2007.5834,-408.4777C2017.3813,-404.9981 2027.9138,-401.8597 2038,-400 2056.222,-396.6403 2690.1694,-403.1077 2705,-392 2759.6246,-351.088 2767.6308,-263.0435 2767.9043,-217.7245"/>
<polygon fill="#000000" stroke="#000000" points="2771.4042,-217.6727 2767.841,-207.6951 2764.4043,-217.717 2771.4042,-217.6727"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M2007.5852,-408.4876C2017.383,-405.0075 2027.915,-401.8664 2038,-400 2054.3898,-396.9667 2625.4261,-402.9419 2638,-392 2687.6767,-348.7709 2681.7109,-262.1434 2674.6048,-217.5085"/>
<polygon fill="#000000" stroke="#000000" points="2678.0494,-216.8875 2672.9018,-207.6272 2671.1511,-218.0764 2678.0494,-216.8875"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1903.4444,-424.6651C1758.0311,-420.1445 1408.033,-407.6894 1388,-392 1334.3087,-349.9503 1325.332,-262.738 1324.4721,-217.7312"/>
<polygon fill="#000000" stroke="#000000" points="1327.9706,-217.4848 1324.4044,-207.5082 1320.9708,-217.5312 1327.9706,-217.4848"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1903.3359,-425.5253C1735.4919,-422.6372 1286.8303,-412.983 1263,-392 1213.4843,-348.4005 1216.6908,-262.2519 1222.3093,-217.6844"/>
<polygon fill="#000000" stroke="#000000" points="1225.807,-217.9427 1223.72,-207.5555 1218.8739,-216.9771 1225.807,-217.9427"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node68" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M1951,-171.5C1951,-171.5 1981,-171.5 1981,-171.5 1987,-171.5 1993,-177.5 1993,-183.5 1993,-183.5 1993,-195.5 1993,-195.5 1993,-201.5 1987,-207.5 1981,-207.5 1981,-207.5 1951,-207.5 1951,-207.5 1945,-207.5 1939,-201.5 1939,-195.5 1939,-195.5 1939,-183.5 1939,-183.5 1939,-177.5 1945,-171.5 1951,-171.5"/>
<text text-anchor="middle" x="1966" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M1966,-408.2965C1966,-367.283 1966,-267.3911 1966,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="1969.5001,-217.7655 1966,-207.7655 1962.5001,-217.7655 1969.5001,-217.7655"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node69" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M2041,-171.5C2041,-171.5 2071,-171.5 2071,-171.5 2077,-171.5 2083,-177.5 2083,-183.5 2083,-183.5 2083,-195.5 2083,-195.5 2083,-201.5 2077,-207.5 2071,-207.5 2071,-207.5 2041,-207.5 2041,-207.5 2035,-207.5 2029,-201.5 2029,-195.5 2029,-195.5 2029,-183.5 2029,-183.5 2029,-177.5 2035,-171.5 2041,-171.5"/>
<text text-anchor="middle" x="2056" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge32" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M2000.8595,-408.4148C2007.0367,-403.8104 2012.8207,-398.3354 2017,-392 2052.5617,-338.0926 2057.3716,-259.6158 2057.1103,-217.9574"/>
<polygon fill="#000000" stroke="#000000" points="2060.6058,-217.6546 2056.9371,-207.7152 2053.6068,-217.773 2060.6058,-217.6546"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2166,-40.5C2166,-40.5 2218,-40.5 2218,-40.5 2224,-40.5 2230,-46.5 2230,-52.5 2230,-52.5 2230,-64.5 2230,-64.5 2230,-70.5 2224,-76.5 2218,-76.5 2218,-76.5 2166,-76.5 2166,-76.5 2160,-76.5 2154,-70.5 2154,-64.5 2154,-64.5 2154,-52.5 2154,-52.5 2154,-46.5 2160,-40.5 2166,-40.5"/>
<text text-anchor="middle" x="2192" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2144,-171.5C2144,-171.5 2236,-171.5 2236,-171.5 2242,-171.5 2248,-177.5 2248,-183.5 2248,-183.5 2248,-195.5 2248,-195.5 2248,-201.5 2242,-207.5 2236,-207.5 2236,-207.5 2144,-207.5 2144,-207.5 2138,-207.5 2132,-201.5 2132,-195.5 2132,-195.5 2132,-183.5 2132,-183.5 2132,-177.5 2138,-171.5 2144,-171.5"/>
<text text-anchor="middle" x="2190" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.573,-165.4947C2231.722,-158.1127 2244.8363,-150.9073 2258,-147 2327.1418,-126.4768 3490.9358,-154.1197 3556,-123 3576.1575,-113.3588 3591.5089,-92.2029 3600.5989,-76.7397"/>
<polygon fill="#000000" stroke="#000000" points="2218.3021,-162.8107 2212.0897,-171.3931 2222.2982,-168.558 2218.3021,-162.8107"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.5865,-165.5398C2231.7366,-158.1616 2244.8482,-150.9471 2258,-147 2362.1117,-115.754 3129.2908,-143.7052 3236,-123 3284.214,-113.6448 3336.6634,-92.204 3370.805,-76.6035"/>
<polygon fill="#000000" stroke="#000000" points="2218.3184,-162.8536 2212.1015,-171.4327 2222.3115,-168.603 2218.3184,-162.8536"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.5675,-165.4761C2231.716,-158.0925 2244.8315,-150.891 2258,-147 2337.928,-123.3834 3681.1952,-155.3611 3758,-123 3780.5616,-113.4938 3799.5008,-92.0837 3811.0113,-76.5316"/>
<polygon fill="#000000" stroke="#000000" points="2218.2954,-162.793 2212.0849,-171.3768 2222.2927,-168.5395 2218.2954,-162.793"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.5631,-165.4612C2231.7113,-158.0764 2244.8276,-150.8779 2258,-147 2349.3018,-120.1214 3884.1719,-161.979 3971,-123 3992.3213,-113.4284 4009.3412,-92.0316 4019.5191,-76.5004"/>
<polygon fill="#000000" stroke="#000000" points="2218.29,-162.7789 2212.081,-171.3637 2222.2884,-168.5247 2218.29,-162.7789"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.7823,-165.6849C2147.2246,-158.224 2133.6084,-150.9201 2120,-147 1952.3523,-98.7068 718.105,-169.6763 550,-123 516.9276,-113.8171 483.477,-92.3412 462.0714,-76.6855"/>
<polygon fill="#000000" stroke="#000000" points="2156.9408,-168.6647 2167.1851,-171.3675 2160.8622,-162.8662 2156.9408,-168.6647"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.7871,-165.6684C2147.2298,-158.206 2133.6126,-150.9054 2120,-147 2022.3205,-118.9765 386.9081,-156.5892 291,-123 264.4759,-113.7106 239.8278,-92.2564 224.3971,-76.6348"/>
<polygon fill="#000000" stroke="#000000" points="2156.9455,-168.6483 2167.1892,-171.353 2160.868,-162.8505 2156.9455,-168.6483"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.7774,-165.7021C2147.2192,-158.2427 2133.604,-150.9354 2120,-147 2046.9822,-125.877 820.5874,-155.765 752,-123 731.838,-113.3684 716.4874,-92.2106 707.3989,-76.7444"/>
<polygon fill="#000000" stroke="#000000" points="2156.9359,-168.6819 2167.1807,-171.3827 2160.8561,-162.8826 2156.9359,-168.6819"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.7687,-165.732C2147.2098,-158.2753 2133.5962,-150.9621 2120,-147 2000.711,-112.2378 1120.9674,-158.8472 1002,-123 971.1062,-113.6911 940.47,-92.2409 920.9613,-76.6255"/>
<polygon fill="#000000" stroke="#000000" points="2156.9273,-168.7118 2167.1731,-171.409 2160.8455,-162.9111 2156.9273,-168.7118"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.9537,-165.6812C2232.0535,-158.39 2245.0401,-151.1937 2258,-147 2333.4393,-122.5885 2543.3265,-158.9481 2614,-123 2633.9161,-112.8696 2649.3147,-91.8093 2658.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="2218.7538,-162.9462 2212.493,-171.4933 2222.7174,-168.7159 2218.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2225.5942,-165.7958C2235.8619,-159.3606 2247.2101,-152.6233 2258,-147 2313.6819,-117.9804 2381.0114,-90.665 2423.6783,-74.2593"/>
<polygon fill="#000000" stroke="#000000" points="2223.4458,-163.0144 2216.8903,-171.3376 2227.2055,-168.9191 2223.4458,-163.0144"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.8964,-165.5003C2231.9917,-158.1949 2244.9901,-151.0357 2258,-147 2376.5422,-110.2277 2702.284,-172.7305 2816,-123 2838.2857,-113.254 2857.1505,-92.1186 2868.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="2218.6854,-162.7735 2212.4424,-171.3337 2222.661,-168.5351 2218.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2220.6013,-165.5888C2231.7526,-158.2148 2244.8613,-150.9904 2258,-147 2340.0093,-122.0928 2951.1125,-158.769 3029,-123 3050.1007,-113.3097 3067.0539,-92.1634 3077.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="2218.3363,-162.9002 2212.1145,-171.4758 2222.3261,-168.6519 2218.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.4532,-165.6805C2146.951,-158.2969 2133.4541,-151.0431 2120,-147 1986.2513,-106.8069 1626.1296,-161.9031 1492,-123 1459.0349,-113.4388 1425.5626,-92.0398 1404.1226,-76.5054"/>
<polygon fill="#000000" stroke="#000000" points="2156.5728,-168.6337 2166.8264,-171.3011 2160.4742,-162.8217 2156.5728,-168.6337"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.7562,-165.7745C2147.1962,-158.3217 2133.5851,-151.0001 2120,-147 2025.423,-119.1522 1325.8208,-156.2356 1233,-123 1206.5412,-113.5261 1181.8798,-92.1094 1166.4282,-76.547"/>
<polygon fill="#000000" stroke="#000000" points="2156.915,-168.7543 2167.1621,-171.4464 2160.8303,-162.9517 2156.915,-168.7543"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2158.4112,-165.8179C2146.9054,-158.4461 2133.417,-151.1646 2120,-147 2029.4452,-118.8922 1778.7481,-165.5203 1694,-123 1674.0283,-112.9797 1658.6406,-91.8978 1649.4913,-76.5556"/>
<polygon fill="#000000" stroke="#000000" points="2156.5315,-168.7714 2166.7892,-171.4226 2160.4237,-162.9532 2156.5315,-168.7714"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M2155.4523,-166.1375C2144.4389,-159.349 2131.9924,-152.3347 2120,-147 2086.0833,-131.9125 2075.428,-134.083 2040,-123 1986.0013,-106.1075 1924.0274,-85.7636 1884.0099,-72.5014"/>
<polygon fill="#000000" stroke="#000000" points="2153.6172,-169.1181 2163.9415,-171.4971 2157.3541,-163.199 2153.6172,-169.1181"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node67" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2278.5,-171.5C2278.5,-171.5 2379.5,-171.5 2379.5,-171.5 2385.5,-171.5 2391.5,-177.5 2391.5,-183.5 2391.5,-183.5 2391.5,-195.5 2391.5,-195.5 2391.5,-201.5 2385.5,-207.5 2379.5,-207.5 2379.5,-207.5 2278.5,-207.5 2278.5,-207.5 2272.5,-207.5 2266.5,-201.5 2266.5,-195.5 2266.5,-195.5 2266.5,-183.5 2266.5,-183.5 2266.5,-177.5 2272.5,-171.5 2278.5,-171.5"/>
<text text-anchor="middle" x="2329" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge49" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M2309.9507,-171.285C2286.1281,-148.5057 2245.2193,-109.3885 2218.3908,-83.735"/>
<polygon fill="#000000" stroke="#000000" points="2220.5339,-80.9417 2210.8875,-76.5603 2215.6962,-86.001 2220.5339,-80.9417"/>
</g>
</g>
</svg>
