sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/week1schema.vf,-w,D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/week1schema.sch
