[
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as VerilogA requires explicit termination of port statements."
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step  begin",
		"error_description": "Missing closing parenthesis ')' in event control expression. The event control requires balanced parentheses around the event name."
	},
	{
		"original_line": "	 if (sigout_high <= sigout_low) begin", 
		"bug_line": "	 if (sigout_high =< sigout_low) begin",
		"error_description": "Invalid operator: '=<' is not a valid VerilogA operator; correct operator is '<=' for less than or equal to comparison."
	},
	{
		"original_line": "    $finish;", 
		"bug_line": "    $finish",
		"error_description": "Missing semicolon at the end of the system task statement"
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the output port declaration, causing a syntax error where subsequent tokens will be incorrectly parsed as part of this statement."
	},
	{
		"original_line": "				- sigin_offset) + sigout_symm;", 
		"bug_line": "				- sigin_offset + sigout_symm;",
		"error_description": "Missing closing parenthesis for the expression started with '(V(sigin_p, sigin_n)' in the previous line, causing unmatched parentheses in the mathematical operation."
	},
	{
		"original_line": "      V(sigout) <+ sigout_val;", 
		"bug_line": "      V(sigout) <+ sigout_val",
		"error_description": "Missing semicolon at the end of the contribution statement. VerilogA requires all analog block statements to terminate with semicolons."
	},
	{
		"original_line": "      if (sigout_val > sigout_high) begin", 
		"bug_line": "      if (sigout_val > sigout_high begin",
		"error_description": "Missing closing parenthesis ')' after condition in if statement"
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as the next token 'electrical' becomes part of the same statement."
	},
	{
		"original_line": "      V(sigout) <+ sigout_val;", 
		"bug_line": "      V(sigout) <+ sigout_val",
		"error_description": "Missing semicolon at the end of the statement. Verilog-A requires semicolons to terminate analog block statements."
	},
	{
		"original_line": "parameter real sigin_offset = 0;", 
		"bug_line": "parameter real sigin_offset = 0",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing syntax error due to unterminated statement."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn', causing unterminated block statement"
	},
	{
		"original_line": "V(sigout) <+ sigout_val;", 
		"bug_line": "V(sigout) <+ sigout_val",
		"error_description": "Missing semicolon at the end of the contribution statement, causing a syntax error as statements in analog blocks must be properly terminated."
	},
	{
		"original_line": "      sigout_val = gain_const*V(sigctrl_p, sigctrl_n)*(V(sigin_p, sigin_n)", 
		"bug_line": "      sigout_val = gain_const*V(sigctrl_p sigctrl_n)*(V(sigin_p, sigin_n)",
		"error_description": "Missing comma between function arguments in the first V() call, resulting in invalid syntax for the function parameters."
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step , begin",
		"error_description": "Missing closing parenthesis ')' and incorrect comma usage in event control list. The comma creates an incomplete event specification, and the missing parenthesis breaks the expression grouping."
	},
	{
		"original_line": "      V(sigout) <+ sigout_val;", 
		"bug_line": "      V(sigout) <+ sigout_val",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "parameter real sigout_low = -10;", 
		"bug_line": "parameter real sigout_low = -10",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "      V(sigout) <+ sigout_val;", 
		"bug_line": "      V(sigout) <+ sigout_val",
		"error_description": "Missing semicolon at the end of the contribution statement."
	},
	{
		"original_line": "parameter real sigin_offset = 0;", 
		"bug_line": "parameter real sigin_offset = 0",
		"error_description": "Missing semicolon at the end of parameter declaration"
	},
	{
		"original_line": "parameter real sigout_high = 10;", 
		"bug_line": "parameter real sigout_high = 10",
		"error_description": "Missing semicolon at end of parameter declaration"
	}
]