
---------- Begin Simulation Statistics ----------
final_tick                                   88745500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719012                       # Number of bytes of host memory used
host_op_rate                                   282842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              520555543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23748                       # Number of instructions simulated
sim_ops                                         48216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000089                       # Number of seconds simulated
sim_ticks                                    88745500                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                      2608                       # Number of branches fetched
system.switch_cpus.committedInsts               11183                       # Number of instructions committed
system.switch_cpus.committedOps                 22126                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                2345                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    69                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1310                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               15060                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    48                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                   140700                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles             140700                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        14405                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes         7649                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts         2091                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           1059                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  1059                       # number of float instructions
system.switch_cpus.num_fp_register_reads         1614                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes          788                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                 358                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses         21471                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                21471                       # number of integer instructions
system.switch_cpus.num_int_register_reads        40922                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes        17353                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                2336                       # Number of load instructions
system.switch_cpus.num_mem_refs                  3643                       # number of memory refs
system.switch_cpus.num_store_insts               1307                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           101      0.46%      0.46% # Class of executed instruction
system.switch_cpus.op_class::IntAlu             17719     80.00%     80.46% # Class of executed instruction
system.switch_cpus.op_class::IntMult                7      0.03%     80.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     80.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              10      0.05%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               48      0.22%     80.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.75% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              185      0.84%     81.58% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     81.58% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              210      0.95%     82.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             217      0.98%     83.51% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     83.51% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     83.51% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              9      0.04%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     83.55% # Class of executed instruction
system.switch_cpus.op_class::MemRead             2105      9.50%     93.06% # Class of executed instruction
system.switch_cpus.op_class::MemWrite            1184      5.35%     98.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          231      1.04%     99.44% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          123      0.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total              22149                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         1041                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         9668                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          692                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         4444                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         3752                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups         11881                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           740                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          566                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           24160                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          13699                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         1045                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             3091                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         1498                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           18                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        36831                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        12564                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        26089                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        29512                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.884013                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.055497                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        22619     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1702      5.77%     82.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1450      4.91%     87.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3          936      3.17%     90.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          534      1.81%     92.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          303      1.03%     93.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          246      0.83%     94.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          224      0.76%     94.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         1498      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        29512                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             1646                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          211                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           24947                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                2596                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          234      0.90%      0.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        21121     80.96%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            2      0.01%     81.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     81.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           19      0.07%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          116      0.44%     82.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          265      1.02%     83.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     83.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          358      1.37%     84.77% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          274      1.05%     85.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     85.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     85.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           38      0.15%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     85.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         2208      8.46%     94.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite          908      3.48%     97.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          388      1.49%     99.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          158      0.61%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        26089                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 3662                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             12564                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               26089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.928287                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.928287                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        19310                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        83565                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           3776                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            8850                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         1075                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         2160                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              5407                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 293                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              1655                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  51                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches             11881                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            5543                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               31619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                52518                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          2150                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.322932                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         2300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1432                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.427469                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        35176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.967250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.638694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          19466     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            899      2.56%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            680      1.93%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            915      2.60%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            635      1.81%     64.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            699      1.99%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            639      1.82%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            441      1.25%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8          10802     30.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        35176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            4756                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           2777                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1561                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           4823                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.308391                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               7025                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             1653                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles          7465                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         7247                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           36                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         2823                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        64346                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         5372                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         2791                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        48137                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           39                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          924                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         1075                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          974                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          228                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         4645                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         1748                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           57920                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               47098                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.605663                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           35080                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.280150                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                47883                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          61992                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         37897                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.341497                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.341497                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          869      1.71%      1.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        40050     78.64%     80.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            2      0.00%     80.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            7      0.01%     80.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          154      0.30%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          201      0.39%     81.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     81.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          602      1.18%     82.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          665      1.31%     83.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          354      0.70%     84.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          148      0.29%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         4782      9.39%     93.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         1652      3.24%     97.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1219      2.39%     99.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          225      0.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        50930                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          3691                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         7419                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         3088                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         8384                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1586                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.031141                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu          1471     92.75%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     92.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           17      1.07%     93.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            4      0.25%     94.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            8      0.50%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     94.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           28      1.77%     96.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           10      0.63%     96.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           27      1.70%     98.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           21      1.32%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        47956                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       132237                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        44010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        94153                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            64310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           50930                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           36                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        38184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1036                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined        52815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        35176                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.447862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.452090                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        23847     67.79%     67.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1418      4.03%     71.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1438      4.09%     75.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         1132      3.22%     79.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1436      4.08%     83.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1558      4.43%     87.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1898      5.40%     93.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1274      3.62%     96.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1175      3.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        35176                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.384306                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              5555                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  66                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads           18                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            9                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         7247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         2823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         18277                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                  36791                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         16004                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        30622                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          467                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           4797                       # Number of cycles rename is idle
system.switch_cpus_1.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       189700                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        76641                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        86972                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            9891                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents         1617                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         1075                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         2365                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          56266                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         9115                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       107922                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         1039                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           39                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            3516                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              90583                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            131651                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           93                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          983                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          890                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                694                       # Transaction distribution
system.membus.trans_dist::ReadExReq               196                       # Transaction distribution
system.membus.trans_dist::ReadExResp              196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        56960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        56960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 890                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1108000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4724250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF     88745500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          262                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        30720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  60352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    890     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             544000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            687000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            646500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          357                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          307                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::total                    890                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          357                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          307                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           74                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          151                       # number of overall misses
system.l2.overall_misses::total                   890                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     31524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     26408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      6634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     13280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77847500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     31524500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     26408500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      6634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     13280000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77847500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           74                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  890                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           74                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 890                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88303.921569                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86021.172638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 89655.405405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87947.019868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87469.101124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88303.921569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86021.172638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 89655.405405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87947.019868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87469.101124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              889                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     24873500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     12525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73402500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     24873500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     12525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73402500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998876                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83303.921569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81021.172638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84655.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82947.019868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82567.491564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83303.921569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81021.172638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84655.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82947.019868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82567.491564                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               22                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     12849500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data      4287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86820.945946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89322.916667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87433.673469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12109500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      4047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81820.945946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84322.916667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82433.673469                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     31524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           74                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88303.921569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89655.405405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88331.018519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29739500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36004000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83303.921569                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84655.405405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83535.962877                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     13559000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      8992500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85276.729560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 87305.825243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86074.427481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     12764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      8477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21241500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80276.729560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82305.825243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81074.427481                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   448.007493                       # Cycle average of tags in use
system.l2.tags.total_refs                         983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104494                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.449234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   222.292850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   199.655409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    10.788491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    14.821508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.054271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.048744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.002634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.003619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.109377                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.217041                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8754                       # Number of tag accesses
system.l2.tags.data_accesses                     8754                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       983                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               890                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            983                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          357                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data          307                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          151                       # number of demand (read+write) misses
system.l3.demand_misses::total                    890                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          357                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data          307                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst           74                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          151                       # number of overall misses
system.l3.overall_misses::total                   890                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     27597500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     23031500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst      5820500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     11619000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         68068500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     27597500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     23031500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      5820500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     11619000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        68068500                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          357                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data          307                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst           74                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          151                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  890                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          357                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data          307                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           74                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          151                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 890                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 77303.921569                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 75021.172638                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 78655.405405                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 76947.019868                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 76481.460674                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 77303.921569                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 75021.172638                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 78655.405405                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 76947.019868                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 76481.460674                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.inst          357                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data          307                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          151                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               889                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          357                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data          307                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           74                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          151                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              889                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     24027500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     19961500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5080500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     10109000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     59178500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     24027500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     19961500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5080500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     10109000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     59178500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998876                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998876                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 67303.921569                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 65021.172638                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68655.405405                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 66947.019868                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 66567.491564                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 67303.921569                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 65021.172638                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68655.405405                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 66947.019868                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 66567.491564                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus.data          148                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data           48                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 196                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data     11221500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data      3759500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      14981000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data          148                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               196                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 75820.945946                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78322.916667                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 76433.673469                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          148                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data           48                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            196                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data      9741500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data      3279500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     13021000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65820.945946                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68322.916667                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 66433.673469                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          357                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          159                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           74                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          103                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             694                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     27597500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data     11810000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      5820500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data      7859500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     53087500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          357                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data          159                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           74                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           694                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 77303.921569                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74276.729560                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 78655.405405                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 76305.825243                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 76494.956772                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          357                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data          159                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           74                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          103                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          693                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     24027500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     10220000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      5080500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      6829500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     46157500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.998559                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 67303.921569                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64276.729560                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68655.405405                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 66305.825243                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 66605.339105                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   448.663441                       # Cycle average of tags in use
system.l3.tags.total_refs                         890                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       890                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   222.335089                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   199.691732                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    10.797247                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data    14.839374                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.006785                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.006094                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000330                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000453                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.013692                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           890                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.027161                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     15130                       # Number of tag accesses
system.l3.tags.data_accesses                    15130                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                       890                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               890                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            890                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               694                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              196                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             196                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          694                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1780                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        56960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              890                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    890    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                890                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             444500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           1333500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 890                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            721163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    257455308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    221397141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     53366086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    108895662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641835361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       721163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    257455308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     53366086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        311542557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           721163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    257455308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    221397141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     53366086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    108895662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            641835361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       889                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5990000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22658750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6737.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25487.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    307.911111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.123275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.204474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     33.89%     33.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     23.33%     57.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     11.11%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      8.33%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      5.00%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.89%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      5.56%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.67%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  56896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       641.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      88595000                       # Total gap between requests
system.mem_ctrls.avgGap                      99656.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        19648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 257455307.593061059713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 221397141.263500690460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 53366086.167749352753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 108895662.315272331238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           74                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9366750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data      7351000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2034250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      3906750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26237.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23944.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27489.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     25872.52                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2791740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         35590800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4107360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           50194695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.602707                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10225250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     75660250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               360525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3555720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38944680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1283040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           51626145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.732539                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2924750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     82960750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst        14703                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         5388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        14703                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         5388                       # number of overall hits
system.cpu.icache.overall_hits::total           20091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          357                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          154                       # number of overall misses
system.cpu.icache.overall_misses::total           512                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     32060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10911000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42971000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     32060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10911000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42971000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        15060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         5542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        20603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        15060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         5542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        20603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.023705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.027788                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.023705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.027788                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024851                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89803.921569                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 70850.649351                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83927.734375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89803.921569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 70850.649351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83927.734375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          325                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           74                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     31881500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      6708500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     31881500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      6708500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38590000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.023705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.013353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.023705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.013353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020919                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89303.921569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90655.405405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89535.962877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89303.921569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90655.405405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89535.962877                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        14703                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         5388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           512                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     32060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10911000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        15060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         5542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        20603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.023705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.027788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89803.921569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 70850.649351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83927.734375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           74                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     31881500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      6708500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38590000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.013353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89303.921569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90655.405405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89535.962877                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           225.605227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.506944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   213.821322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.783905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.417620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.021062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.440635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             82844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            82844                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse             20523                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          432                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                  20603                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data         3325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         5656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data         3325                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         5656                       # number of overall hits
system.cpu.dcache.overall_hits::total            8981                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          307                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          381                       # number of overall misses
system.cpu.dcache.overall_misses::total           688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     26869500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     30876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57745500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     26869500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     30876000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57745500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data         3632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         6037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data         3632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         6037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9669                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.084526                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.063111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.084526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.063111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87522.801303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 81039.370079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83932.412791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87522.801303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 81039.370079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83932.412791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     26716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     13431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     26716000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     13431000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40147000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.084526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.025012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.084526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.025012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047368                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87022.801303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88947.019868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87657.205240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87022.801303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88947.019868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87657.205240                       # average overall mshr miss latency
system.cpu.dcache.replacements                     62                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         2166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         4636                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     13798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     26516500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40314500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         2325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         4969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.068387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.067015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86779.874214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 79629.129129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81940.040650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     13718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data      9095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22814000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.020729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035920                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86279.874214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 88305.825243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87076.335878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         1159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     13071500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data      4359500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17431000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.113236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.044944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88320.945946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 90822.916667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88933.673469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     12997500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data      4335500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17333000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.113236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.044944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082526                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87820.945946                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 90322.916667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88433.673469                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           207.926725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.609170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   193.615925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    14.310800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.378156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.027951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.406107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             39134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            39134                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse              9439                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims          458                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                   9669                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     88745500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF     88745500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
