irq_busy	int_o	1.0
irq_busy	INT_SOURCEOut	1.0
Rw	Write	1.0
Rw	Read	1.0
ResetRxCIrq_sync3	SetRxCIrq_rxclk	1.0
ResetRxCIrq_sync2	ResetRxCIrq_sync3	1.0
ResetRxCIrq_sync2	SetRxCIrq_rxclk	1.0
ResetRxCIrq_sync1	ResetRxCIrq_sync2	1.0
MIICOMMANDOut	r_RStat	1.0
MIICOMMANDOut	r_ScanStat	1.0
MIICOMMANDOut	DataOut	1.0
MIICOMMANDOut	r_WCtrlData	1.0
TX_BD_NUM_Sel	TX_BD_NUM_Wr	1.0
MIIMODEROut	r_ClkDiv	1.0
MIIMODEROut	r_MiiNoPre	1.0
MIIMODEROut	DataOut	1.0
DMAC_ADDR1_Sel	DMAC_ADDR1_Wr	2.0
Busy_IRQ	irq_busy	2.0
MIIADDRESSOut	r_FIAD	1.0
MIIADDRESSOut	DataOut	1.0
MIIADDRESSOut	r_RGAD	1.0
DMAC_ADDR1Out	r_DMAC	1.0
COLLCONFOut	r_CollValid	1.0
COLLCONFOut	DataOut	1.0
COLLCONFOut	r_MaxRet	1.0
Reset	irq_busy	3.0
Reset	SetTxCIrq	2.0
Reset	SetRxCIrq_sync2	2.0
Reset	SetRxCIrq_sync3	2.0
Reset	ResetRxCIrq_sync3	2.0
Reset	ResetRxCIrq_sync2	2.0
Reset	ResetRxCIrq_sync1	2.0
Reset	irq_txc	3.0
Reset	irq_txe	3.0
Reset	irq_rxe	3.0
Reset	irq_rxb	3.0
Reset	irq_rxc	3.0
Reset	SetTxCIrq_sync2	2.0
Reset	SetTxCIrq_sync3	2.0
Reset	SetRxCIrq_sync1	2.0
Reset	SetTxCIrq_sync1	2.0
Reset	SetTxCIrq_txclk	3.0
Reset	irq_txb	3.0
Reset	SetRxCIrq	2.0
Reset	SetRxCIrq_rxclk	3.0
Reset	ResetTxCIrq_sync1	2.0
Reset	ResetTxCIrq_sync2	2.0
TXCTRLOut	DataOut	1.0
TXCTRLOut	r_TxPauseTV	1.0
TXCTRLOut	r_TxPauseRq	1.0
Address	IPGR1_Sel	1.0
Address	MAC_ADDR0_Sel	1.0
Address	MIIADDRESS_Sel	1.0
Address	IPv4_L1_Sel	1.0
Address	TX_BD_NUM_Sel	1.0
Address	CTRLMODER_Sel	1.0
Address	MIIMODER_Sel	1.0
Address	DMAC_ADDR1_Sel	1.0
Address	MIITX_DATA_Sel	1.0
Address	HASH0_Sel	1.0
Address	MODER_Sel	1.0
Address	DMAC_ADDR0_Sel	1.0
Address	MIICOMMAND_Sel	1.0
Address	PACKETLEN_Sel	1.0
Address	INT_MASK_Sel	1.0
Address	TXCTRL_Sel	1.0
Address	HASH1_Sel	1.0
Address	RXCTRL_Sel	1.0
Address	MAC_ADDR1_Sel	1.0
Address	DBG_REG_Sel	1.0
Address	IPGT_Sel	1.0
Address	IPGR2_Sel	1.0
Address	DataOut	24.0
Address	COLLCONF_Sel	1.0
Address	INT_SOURCE_Sel	1.0
IPv4_L1_Sel	IPv4_L1_Wr	4.0
CTRLMODEROut	r_TxFlow	1.0
CTRLMODEROut	DataOut	1.0
CTRLMODEROut	r_PassAll	1.0
CTRLMODEROut	r_RxFlow	1.0
SetTxCIrq_txclk	SetTxCIrq_sync1	1.0
StartTxDone	SetTxCIrq_txclk	2.0
RxB_IRQ	irq_rxb	2.0
MIISTATUSOut	DataOut	1.0
SetTxCIrq	irq_txc	2.0
DMAC_ADDR0_Sel	DMAC_ADDR0_Wr	4.0
MAC_ADDR0Out	DataOut	1.0
MAC_ADDR0Out	r_MAC	1.0
IPGTOut	DataOut	1.0
IPGTOut	r_IPGT	1.0
HASH0_Sel	HASH0_Wr	4.0
MAC_ADDR1Out	DataOut	1.0
MAC_ADDR1Out	r_MAC	1.0
MODER_Sel	MODER_Wr	3.0
TxE_IRQ	irq_txe	2.0
HASH0Out	DataOut	1.0
HASH0Out	r_HASH0	1.0
r_RxFlow	SetRxCIrq_rxclk	2.0
UpdateMIIRX_DATAReg	MIIRX_DATA_Wr	1.0
TX_BD_NUMOut	r_TxBDNum	1.0
TX_BD_NUMOut	DataOut	1.0
TX_BD_NUMOut	r_RxEn	1.0
TX_BD_NUMOut	r_TxEn	1.0
IPGR2_Sel	IPGR2_Wr	1.0
SetRxCIrq	irq_rxc	2.0
MIIRX_DATAOut	DataOut	1.0
SetPauseTimer	SetRxCIrq_rxclk	2.0
SetRxCIrq_sync1	SetRxCIrq_sync2	1.0
SetRxCIrq_sync2	ResetRxCIrq_sync1	1.0
SetRxCIrq_sync2	SetRxCIrq	1.0
SetRxCIrq_sync2	SetRxCIrq_sync3	1.0
SetRxCIrq_sync3	SetRxCIrq	1.0
Busy_stat	MIISTATUSOut	1.0
HASH1Out	DataOut	1.0
HASH1Out	r_HASH1	1.0
TXCTRL_Sel	TXCTRL_Wr	3.0
MIITX_DATAOut	DataOut	1.0
MIITX_DATAOut	r_CtrlData	1.0
dbg_dat	DataOut	1.0
INT_SOURCEOut	DataOut	1.0
irq_rxe	int_o	1.0
irq_rxe	INT_SOURCEOut	1.0
irq_rxb	int_o	1.0
irq_rxb	INT_SOURCEOut	1.0
irq_rxc	int_o	1.0
irq_rxc	INT_SOURCEOut	1.0
DMAC_ADDR0Out	r_DMAC	1.0
SetTxCIrq_sync2	SetTxCIrq	1.0
SetTxCIrq_sync2	ResetTxCIrq_sync1	1.0
SetTxCIrq_sync2	SetTxCIrq_sync3	1.0
SetTxCIrq_sync1	SetTxCIrq_sync2	1.0
SetTxCIrq_sync1	ResetTxCIrq_sync2	1.0
r_TxFlow	SetTxCIrq_txclk	2.0
NValid_stat	MIISTATUSOut	1.0
HASH1_Sel	HASH1_Wr	4.0
LinkFail	MIISTATUSOut	1.0
TxB_IRQ	irq_txb	2.0
IPGR2Out	r_IPGR2	1.0
IPGR2Out	DataOut	1.0
IPv4_L1_out	DataOut	1.0
COLLCONF_Sel	COLLCONF_Wr	2.0
Cs	Write	1.0
Cs	Read	1.0
INT_SOURCE_Sel	INT_SOURCE_Wr	1.0
IPGR1Out	r_IPGR1	1.0
IPGR1Out	DataOut	1.0
IPGR1_Sel	IPGR1_Wr	1.0
MAC_ADDR0_Sel	MAC_ADDR0_Wr	4.0
DataIn	irq_busy	1.0
DataIn	irq_rxe	1.0
DataIn	irq_rxb	1.0
DataIn	irq_rxc	1.0
DataIn	TX_BD_NUM_Wr	1.0
DataIn	irq_txb	1.0
DataIn	irq_txc	1.0
DataIn	irq_txe	1.0
MIIADDRESS_Sel	MIIADDRESS_Wr	2.0
Write	DMAC_ADDR0_Wr	4.0
Write	DMAC_ADDR1_Wr	2.0
Write	IPGT_Wr	1.0
Write	MAC_ADDR1_Wr	2.0
Write	INT_SOURCE_Wr	1.0
Write	MIIMODER_Wr	2.0
Write	CTRLMODER_Wr	1.0
Write	PACKETLEN_Wr	4.0
Write	TX_BD_NUM_Wr	1.0
Write	MIIADDRESS_Wr	2.0
Write	MODER_Wr	3.0
Write	INT_MASK_Wr	1.0
Write	MIITX_DATA_Wr	2.0
Write	IPGR1_Wr	1.0
Write	MAC_ADDR0_Wr	4.0
Write	MIICOMMAND_Wr	1.0
Write	HASH1_Wr	4.0
Write	HASH0_Wr	4.0
Write	TXCTRL_Wr	3.0
Write	IPv4_L1_Wr	4.0
Write	COLLCONF_Wr	2.0
Write	IPGR2_Wr	1.0
irq_txb	int_o	1.0
irq_txb	INT_SOURCEOut	1.0
irq_txc	int_o	1.0
irq_txc	INT_SOURCEOut	1.0
irq_txe	int_o	1.0
irq_txe	INT_SOURCEOut	1.0
RxE_IRQ	irq_rxe	2.0
CTRLMODER_Sel	CTRLMODER_Wr	1.0
MIIMODER_Sel	MIIMODER_Wr	2.0
INT_SOURCE_Wr	irq_busy	1.0
INT_SOURCE_Wr	irq_rxe	1.0
INT_SOURCE_Wr	irq_rxb	1.0
INT_SOURCE_Wr	irq_rxc	1.0
INT_SOURCE_Wr	irq_txb	1.0
INT_SOURCE_Wr	irq_txc	1.0
INT_SOURCE_Wr	irq_txe	1.0
Read	DataOut	25.0
TxCtrlEndFrm	SetTxCIrq_txclk	2.0
MIITX_DATA_Sel	MIITX_DATA_Wr	2.0
INT_MASKOut	int_o	1.0
INT_MASKOut	DataOut	1.0
MIICOMMAND_Sel	MIICOMMAND_Wr	1.0
PACKETLENOut	r_MinFL	1.0
PACKETLENOut	DataOut	1.0
PACKETLENOut	r_MaxFL	1.0
SetTxCIrq_sync3	SetTxCIrq	1.0
SetRxCIrq_rxclk	SetRxCIrq_sync1	1.0
MODEROut	r_Pad	1.0
MODEROut	r_NoPre	1.0
MODEROut	r_LoopBck	1.0
MODEROut	r_TxEn	1.0
MODEROut	r_DlyCrcEn	1.0
MODEROut	r_RxEn	1.0
MODEROut	r_HugEn	1.0
MODEROut	r_CrcEn	1.0
MODEROut	r_IFG	1.0
MODEROut	DataOut	1.0
MODEROut	r_RecSmall	1.0
MODEROut	r_FullD	1.0
MODEROut	r_NoBckof	1.0
MODEROut	r_Iam	1.0
MODEROut	r_Bro	1.0
MODEROut	r_Pro	1.0
MODEROut	r_ExDfrEn	1.0
INT_MASK_Sel	INT_MASK_Wr	1.0
PACKETLEN_Sel	PACKETLEN_Wr	4.0
MAC_ADDR1_Sel	MAC_ADDR1_Wr	2.0
IPGT_Sel	IPGT_Wr	1.0
ResetTxCIrq_sync2	SetTxCIrq_txclk	1.0