/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 8aecab0ac551141070a2f7e79b9f5f6c963d9af9 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_pfff_1.12v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 pfff_1_12 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 1.12;

   voltage_map(vccd_1p0, 1.12);
   voltage_map(vccdgt_1p0, 1.12);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 1.12 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_inputPin) {
     variable_1 : input_transition_time ;
     index_1 ("110");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_outputPin) {
     variable_1 : total_output_net_capacitance ;
     variable_2 : input_transition_time ;
     index_1 ("50");
     index_2 ("110");
   }

/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;
	  cell_leakage_power :      46.3148;
	leakage_power() {
		when : !ipwreninb;
		value :      46.3148;
	}
	leakage_power() {
		when : ipwreninb;
		value :       2.1277;
	}
      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("2482.18");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("3724.04");
            }
         }
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : !iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("452.87");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("543.45");
            }
         }
         capacitance :      7.364;

 	 min_pulse_width_high :   466.899;
         min_pulse_width_low  :   466.899;
         min_period           :   933.801;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "197, 195, 190, 185, 180, 174", \
                     "201, 199, 194, 188, 183, 178", \
                     "210, 208, 203, 198, 193, 187", \
                     "216, 214, 209, 204, 199, 193", \
                     "224, 222, 217, 212, 207, 201", \
                     "231, 229, 224, 218, 213, 208");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "188, 186, 181, 175, 170, 164", \
                     "191, 189, 184, 178, 173, 167", \
                     "199, 197, 192, 187, 182, 176", \
                     "205, 203, 198, 192, 187, 181", \
                     "212, 210, 205, 200, 195, 189", \
                     "219, 217, 212, 206, 201, 196");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "235, 237, 242, 247, 252, 258", \
                     "234, 236, 241, 246, 251, 257", \
                     "231, 233, 238, 243, 248, 254", \
                     "229, 231, 236, 242, 247, 253", \
                     "228, 230, 235, 240, 245, 251", \
                     "227, 229, 234, 240, 245, 251");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "236, 238, 243, 248, 253, 259", \
                     "235, 237, 242, 247, 252, 258", \
                     "232, 234, 239, 245, 250, 255", \
                     "231, 233, 238, 243, 248, 254", \
                     "229, 231, 236, 242, 247, 253", \
                     "229, 231, 236, 242, 247, 252");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 99,  97,  92,  86,  81,  75", \
                     "102, 100,  95,  90,  85,  79", \
                     "112, 110, 105,  99,  94,  88", \
                     "117, 115, 110, 105, 100,  94", \
                     "126, 124, 119, 113, 108, 102", \
                     "133, 131, 126, 120, 115, 109");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "100,  98,  93,  87,  82,  77", \
                     "103, 101,  96,  91,  86,  80", \
                     "112, 110, 105, 100,  95,  89", \
                     "118, 116, 111, 106, 101,  95", \
                     "126, 124, 119, 114, 109, 103", \
                     "133, 131, 126, 121, 116, 110");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 66,  68,  73,  78,  83,  89", \
                     " 64,  66,  71,  77,  82,  88", \
                     " 61,  64,  68,  74,  79,  85", \
                     " 60,  62,  67,  72,  77,  83", \
                     " 58,  60,  65,  71,  76,  82", \
                     " 58,  60,  65,  70,  75,  81");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 66,  69,  74,  79,  84,  90", \
                     " 65,  68,  72,  78,  83,  89", \
                     " 63,  65,  70,  75,  80,  86", \
                     " 61,  64,  69,  74,  79,  85", \
                     " 60,  62,  67,  73,  78,  83", \
                     " 60,  62,  67,  72,  77,  83");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            internal_power() {
				  related_pg_pin : vccdgt_1p0; 
				  related_pin : ickr;
            rise_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("86.87");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("19.54");
            }
            }
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "607, 615, 629, 637, 656, 681", \
                     "609, 617, 631, 639, 659, 683", \
                     "614, 622, 636, 645, 664, 688", \
                     "620, 628, 642, 651, 670, 694", \
                     "626, 634, 648, 656, 676, 700", \
                     "633, 640, 654, 663, 682, 706");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  16,  33,  45,  78, 153", \
                     "  7,  16,  33,  45,  78, 153", \
                     "  7,  16,  33,  45,  78, 153", \
                     "  7,  16,  33,  45,  78, 153", \
                     "  7,  16,  33,  45,  78, 153", \
                     "  7,  16,  33,  45,  78, 153");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "275, 283, 297, 306, 325, 344", \
                     "277, 285, 300, 308, 327, 347", \
                     "282, 290, 305, 314, 333, 352", \
                     "288, 296, 311, 320, 339, 358", \
                     "294, 302, 317, 325, 344, 363", \
                     "301, 309, 323, 332, 351, 370");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  15,  30,  40,  67, 124", \
                     "  7,  15,  30,  40,  67, 124", \
                     "  7,  15,  30,  40,  67, 124", \
                     "  7,  15,  30,  40,  67, 124", \
                     "  7,  15,  30,  40,  67, 124", \
                     "  7,  15,  30,  40,  67, 124");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2756, 2776, 2812, 2834, 2887, 2966", \
                     "2762, 2781, 2817, 2839, 2893, 2971", \
                     "2777, 2797, 2833, 2855, 2908, 2987", \
                     "2786, 2806, 2842, 2864, 2917, 2996", \
                     "2799, 2819, 2855, 2877, 2930, 3009", \
                     "2809, 2829, 2865, 2887, 2940, 3019");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 13,  28,  60,  84, 162, 401", \
                     " 13,  28,  60,  84, 162, 401", \
                     " 13,  28,  60,  84, 162, 401", \
                     " 13,  28,  60,  84, 162, 401", \
                     " 13,  28,  60,  84, 162, 401", \
                     " 13,  28,  60,  84, 162, 401");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2749, 2767, 2802, 2823, 2873, 2939", \
                     "2754, 2773, 2808, 2829, 2879, 2945", \
                     "2770, 2789, 2823, 2844, 2894, 2960", \
                     "2779, 2798, 2832, 2853, 2903, 2969", \
                     "2792, 2811, 2845, 2866, 2916, 2982", \
                     "2802, 2821, 2855, 2877, 2926, 2992");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 13,  25,  52,  72, 135, 323", \
                     " 13,  25,  52,  72, 135, 323", \
                     " 13,  25,  52,  72, 135, 323", \
                     " 13,  25,  52,  72, 135, 323", \
                     " 13,  25,  52,  72, 135, 323", \
                     " 13,  25,  52,  72, 135, 323");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


