 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Sun Aug 25 07:15:38 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU_ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_15_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_OUT_VALID_reg/CK (SDFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_1_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_2_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_2_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_3_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_3_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_4_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_4_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_5_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_5_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_6_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_6_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_7_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_7_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_8_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_8_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_9_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_9_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_10_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_10_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_ALU_OUT_reg_11_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_11_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_ALU_OUT_reg_12_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_12_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_ALU_OUT_reg_13_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_13_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_ALU_OUT_reg_14_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_0_/Q (SDFFRQX1M)                     0.41       0.41 f
  U0_ALU_ALU_OUT_reg_1_/SI (SDFFRQX1M)                    0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU_ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_14_/Q (SDFFRQX1M)                    0.41       0.41 f
  U0_ALU_ALU_OUT_reg_15_/SI (SDFFRQX1M)                   0.00       0.41 f
  data arrival time                                                  0.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU_ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                       18.88


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_Address_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2313/Y (INVXLM)                                        0.78      22.11 r
  U0_SYS_CTRL_RF_Address_reg_reg_3_/SE (SDFFQNX1M)        0.00      22.11 r
  data arrival time                                                 22.11

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_Address_reg_reg_3_/CK (SDFFQNX1M)        0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.11
  --------------------------------------------------------------------------
  slack (MET)                                                       77.02


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_FUN_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2303/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_FUN_reg_reg_0_/SE (SDFFQNX1M)           0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_FUN_reg_reg_0_/CK (SDFFQNX1M)           0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_Address_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2302/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_Address_reg_reg_2_/SE (SDFFQNX1M)        0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_Address_reg_reg_2_/CK (SDFFQNX1M)        0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2308/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_WrData_reg_reg_6_/SE (SDFFQNX1M)         0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_6_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2308/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_WrData_reg_reg_2_/SE (SDFFQNX1M)         0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_2_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2309/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_WrData_reg_reg_0_/SE (SDFFQNX1M)         0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_0_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_FUN_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2309/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_FUN_reg_reg_3_/SE (SDFFQNX1M)           0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_FUN_reg_reg_3_/CK (SDFFQNX1M)           0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2302/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_WrData_reg_reg_7_/SE (SDFFQNX1M)         0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_7_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2303/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_RF_WrData_reg_reg_1_/SE (SDFFQNX1M)         0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_1_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.03


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_FUN_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2311/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_ALU_FUN_reg_reg_1_/SE (SDFFQNX1M)           0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_FUN_reg_reg_1_/CK (SDFFQNX1M)           0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.04


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_FUN_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2301/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_ALU_FUN_reg_reg_2_/SE (SDFFQNX1M)           0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_FUN_reg_reg_2_/CK (SDFFQNX1M)           0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.04


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_Address_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2319/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_RF_Address_reg_reg_1_/SE (SDFFQNX1M)        0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_Address_reg_reg_1_/CK (SDFFQNX1M)        0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.04


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_RF_WrData_reg_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2315/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_RF_WrData_reg_reg_5_/SE (SDFFQNX1M)         0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_RF_WrData_reg_reg_5_/CK (SDFFQNX1M)         0.00      99.80 r
  library setup time                                     -0.68      99.12
  data required time                                                99.12
  --------------------------------------------------------------------------
  data required time                                                99.12
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.04


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2308/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/SE (SDFFQX1M)            0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/CK (SDFFQX1M)            0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_8_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2303/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_8_/SE (SDFFQX1M)            0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_8_/CK (SDFFQX1M)            0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_10_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2302/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_10_/SE (SDFFQX1M)           0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_10_/CK (SDFFQX1M)           0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_15_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2309/Y (INVXLM)                                        0.77      22.09 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_15_/SE (SDFFQX1M)           0.00      22.09 r
  data arrival time                                                 22.09

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_15_/CK (SDFFQX1M)           0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.09
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_11_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2311/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_11_/SE (SDFFQX1M)           0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_11_/CK (SDFFQX1M)           0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2301/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_0_/SE (SDFFQX1M)            0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_0_/CK (SDFFQX1M)            0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.80      20.80 r
  U2312/Y (INVXLM)                                        0.52      21.32 f
  U2319/Y (INVXLM)                                        0.76      22.08 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/SE (SDFFQX1M)            0.00      22.08 r
  data arrival time                                                 22.08

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/CK (SDFFQX1M)            0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -22.08
  --------------------------------------------------------------------------
  slack (MET)                                                       77.05


1
