# (c) Copyright 2012-2020 PRO DESIGN Electronic GmbH.
# All rights reserved.
#
# This file is owned and controlled by PRO DESIGN and must be used solely
# for design, simulation, implementation and creation of design files
# limited to profpga systems or technologies. Use with non-profpga
# systems or technologies is expressly prohibited and immediately
# terminates your license.
#
# PRO DESIGN IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY
# FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR PRO DESIGN SYSTEMS. BY
# PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE
# IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, PRO DESIGN IS
# MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY
# CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY
# RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. PRO DESIGN EXPRESSLY
# DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
# PARTICULAR PURPOSE.
#
# PRO DESIGN products are not intended for use in life support appliances,
# devices, or systems. Use in such applications are expressly
# prohibited.
#
# This file was generated by profpga_brdgen version 14.0
#   on Mon Jul 18 15:32:45 2022


# FPGA module FM-XC7Z100-R1
# pins which are not connected to an x-board

# pins which are connected to motherboard connector FA2_TA2
# and connector BA1 on x-board EB-PDS-DDR3-R2
set_property PACKAGE_PIN C9 [get_ports fa2_ta2_eb1_LED01]
set_property PACKAGE_PIN A9 [get_ports fa2_ta2_eb1_LED02]
set_property PACKAGE_PIN B9 [get_ports fa2_ta2_eb1_LED03]
set_property PACKAGE_PIN B7 [get_ports fa2_ta2_eb1_LED04]


# VREF/DCI constraints for banks related to connector TA2
#   set_property DCI_CASCADE {33 35} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 34]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 35]
#   set_property INTERNAL_VREF {0.90} [get_iobanks 33]

set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED01]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED02]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED04]
set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED03]

set_property IOSTANDARD LVCMOS15 [get_ports fa2_ta2_eb1_LED05]
