/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 40 112 208 128)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[3]" (rect 5 0 36 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 32 176 200 192)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "SW[2]" (rect 5 0 35 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 424 104 600 120)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[0]" (rect 90 0 128 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 384 176 560 192)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[1]" (rect 90 0 128 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 232 120 368 200)
	(text "part2" (rect 5 0 29 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "D" (rect 0 0 8 12)(font "Arial" ))
		(text "D" (rect 21 43 29 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 136 32)
		(output)
		(text "Q" (rect 0 0 8 12)(font "Arial" ))
		(text "Q" (rect 109 27 117 39)(font "Arial" ))
		(line (pt 136 32)(pt 120 32))
	)
	(port
		(pt 136 48)
		(output)
		(text "Q_n" (rect 0 0 20 12)(font "Arial" ))
		(text "Q_n" (rect 99 43 119 55)(font "Arial" ))
		(line (pt 136 48)(pt 120 48))
	)
	(drawing
		(rectangle (rect 16 16 120 64))
	)
)
(connector
	(pt 224 152)
	(pt 224 120)
)
(connector
	(pt 232 152)
	(pt 224 152)
)
(connector
	(pt 224 120)
	(pt 208 120)
)
(connector
	(pt 224 168)
	(pt 224 184)
)
(connector
	(pt 232 168)
	(pt 224 168)
)
(connector
	(pt 224 184)
	(pt 200 184)
)
(connector
	(pt 376 152)
	(pt 376 112)
)
(connector
	(pt 368 152)
	(pt 376 152)
)
(connector
	(pt 376 112)
	(pt 424 112)
)
(connector
	(pt 376 168)
	(pt 376 184)
)
(connector
	(pt 368 168)
	(pt 376 168)
)
(connector
	(pt 376 184)
	(pt 384 184)
)
