[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/t65/T65.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/t65.v
%3Cclass%3E=100
%3Cbasename%3E=T65
%3Csubpkgs%3E=T65_Pack

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=mode, res_n, enable, clk, rdy, abort_n, irq_n, nmi_n, so_n, r_w_n, sync, ef, mf, xf, ml_n, vp_n, vda, vpa, a, di, do, regs, debug, nmi_ack
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
%3Clabel4%3E\category=113
%3Clabel4%3E\port=0
%3Clabel4%3E\alias=<label4>
a\category=117
a\port=2
a\alias=A
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=23
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
abc\category=117
abc\port=0
abc\alias=ABC
abc\type\Subtype\mark1=ieee::std_logic_vector
abc\type\Subtype\mark2=ieee::std_logic_vector
abc\type\Subtype\constraint\0\Range\dir=false
abc\type\Subtype\constraint\0\Range\left\Constant\value=15
abc\type\Subtype\constraint\0\Range\left\Constant\units=
abc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
abc\type\Subtype\constraint\0\Range\right\Constant\value=0
abc\type\Subtype\constraint\0\Range\right\Constant\units=
abc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
abort_n\category=117
abort_n\port=1
abort_n\alias=Abort_n
abort_n\type\Subtype\mark1=ieee::std_logic
abort_n\type\Subtype\mark2=ieee::std_logic
ad\category=117
ad\port=0
ad\alias=AD
ad\type\Subtype\mark1=ieee::std_logic_vector
ad\type\Subtype\mark2=ieee::std_logic_vector
ad\type\Subtype\constraint\0\Range\dir=false
ad\type\Subtype\constraint\0\Range\left\Constant\value=7
ad\type\Subtype\constraint\0\Range\left\Constant\units=
ad\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ad\type\Subtype\constraint\0\Range\right\Constant\value=0
ad\type\Subtype\constraint\0\Range\right\Constant\units=
ad\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ad\init\Constant\value=00
ad\init\Constant\units=
ad\init\Constant\typeClass=0
adadd\category=117
adadd\port=0
adadd\alias=ADAdd
adadd\type\Subtype\mark1=ieee::std_logic
adadd\type\Subtype\mark2=ieee::std_logic
addy\category=117
addy\port=0
addy\alias=AddY
addy\type\Subtype\mark1=ieee::std_logic
addy\type\Subtype\mark2=ieee::std_logic
alu\category=105
alu\port=0
alu\alias=alu
alu_op\category=117
alu_op\port=0
alu_op\alias=ALU_Op
alu_op\type\Subtype\mark2=t65_pack::t_alu_op
alu_op_r\category=117
alu_op_r\port=0
alu_op_r\alias=ALU_Op_r
alu_op_r\type\Subtype\mark2=t65_pack::t_alu_op
alu_q\category=117
alu_q\port=0
alu_q\alias=ALU_Q
alu_q\type\Subtype\mark1=ieee::std_logic_vector
alu_q\type\Subtype\mark2=ieee::std_logic_vector
alu_q\type\Subtype\constraint\0\Range\dir=false
alu_q\type\Subtype\constraint\0\Range\left\Constant\value=7
alu_q\type\Subtype\constraint\0\Range\left\Constant\units=
alu_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_q\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_q\type\Subtype\constraint\0\Range\right\Constant\units=
alu_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
baadd\category=117
baadd\port=0
baadd\alias=BAAdd
baadd\type\Subtype\mark1=ieee::std_logic_vector
baadd\type\Subtype\mark2=ieee::std_logic_vector
baadd\type\Subtype\constraint\0\Range\dir=false
baadd\type\Subtype\constraint\0\Range\left\Constant\value=1
baadd\type\Subtype\constraint\0\Range\left\Constant\units=
baadd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
baadd\type\Subtype\constraint\0\Range\right\Constant\value=0
baadd\type\Subtype\constraint\0\Range\right\Constant\units=
baadd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bah\category=117
bah\port=0
bah\alias=BAH
bah\type\Subtype\mark1=ieee::std_logic_vector
bah\type\Subtype\mark2=ieee::std_logic_vector
bah\type\Subtype\constraint\0\Range\dir=false
bah\type\Subtype\constraint\0\Range\left\Constant\value=7
bah\type\Subtype\constraint\0\Range\left\Constant\units=
bah\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bah\type\Subtype\constraint\0\Range\right\Constant\value=0
bah\type\Subtype\constraint\0\Range\right\Constant\units=
bah\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
bal\category=117
bal\port=0
bal\alias=BAL
bal\type\Subtype\mark1=ieee::std_logic_vector
bal\type\Subtype\mark2=ieee::std_logic_vector
bal\type\Subtype\constraint\0\Range\dir=false
bal\type\Subtype\constraint\0\Range\left\Constant\value=8
bal\type\Subtype\constraint\0\Range\left\Constant\units=
bal\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bal\type\Subtype\constraint\0\Range\right\Constant\value=0
bal\type\Subtype\constraint\0\Range\right\Constant\units=
bal\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
baquirk\category=117
baquirk\port=0
baquirk\alias=BAQuirk
baquirk\type\Subtype\mark1=ieee::std_logic_vector
baquirk\type\Subtype\mark2=ieee::std_logic_vector
baquirk\type\Subtype\constraint\0\Range\dir=false
baquirk\type\Subtype\constraint\0\Range\left\Constant\value=1
baquirk\type\Subtype\constraint\0\Range\left\Constant\units=
baquirk\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
baquirk\type\Subtype\constraint\0\Range\right\Constant\value=0
baquirk\type\Subtype\constraint\0\Range\right\Constant\units=
baquirk\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
break\category=117
break\port=0
break\alias=Break
break\type\Subtype\mark1=ieee::std_logic
break\type\Subtype\mark2=ieee::std_logic
breakatna\category=117
breakatna\port=0
breakatna\alias=BreakAtNA
breakatna\type\Subtype\mark1=ieee::std_logic
breakatna\type\Subtype\mark2=ieee::std_logic
busa\category=117
busa\port=0
busa\alias=BusA
busa\type\Subtype\mark1=ieee::std_logic_vector
busa\type\Subtype\mark2=ieee::std_logic_vector
busa\type\Subtype\constraint\0\Range\dir=false
busa\type\Subtype\constraint\0\Range\left\Constant\value=7
busa\type\Subtype\constraint\0\Range\left\Constant\units=
busa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busa\type\Subtype\constraint\0\Range\right\Constant\value=0
busa\type\Subtype\constraint\0\Range\right\Constant\units=
busa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busa_r\category=117
busa_r\port=0
busa_r\alias=BusA_r
busa_r\type\Subtype\mark1=ieee::std_logic_vector
busa_r\type\Subtype\mark2=ieee::std_logic_vector
busa_r\type\Subtype\constraint\0\Range\dir=false
busa_r\type\Subtype\constraint\0\Range\left\Constant\value=7
busa_r\type\Subtype\constraint\0\Range\left\Constant\units=
busa_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busa_r\type\Subtype\constraint\0\Range\right\Constant\value=0
busa_r\type\Subtype\constraint\0\Range\right\Constant\units=
busa_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busb\category=117
busb\port=0
busb\alias=BusB
busb\type\Subtype\mark1=ieee::std_logic_vector
busb\type\Subtype\mark2=ieee::std_logic_vector
busb\type\Subtype\constraint\0\Range\dir=false
busb\type\Subtype\constraint\0\Range\left\Constant\value=7
busb\type\Subtype\constraint\0\Range\left\Constant\units=
busb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busb\type\Subtype\constraint\0\Range\right\Constant\value=0
busb\type\Subtype\constraint\0\Range\right\Constant\units=
busb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busb_r\category=117
busb_r\port=0
busb_r\alias=BusB_r
busb_r\type\Subtype\mark1=ieee::std_logic_vector
busb_r\type\Subtype\mark2=ieee::std_logic_vector
busb_r\type\Subtype\constraint\0\Range\dir=false
busb_r\type\Subtype\constraint\0\Range\left\Constant\value=7
busb_r\type\Subtype\constraint\0\Range\left\Constant\units=
busb_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busb_r\type\Subtype\constraint\0\Range\right\Constant\value=0
busb_r\type\Subtype\constraint\0\Range\right\Constant\units=
busb_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
dbr\category=117
dbr\port=0
dbr\alias=DBR
dbr\type\Subtype\mark1=ieee::std_logic_vector
dbr\type\Subtype\mark2=ieee::std_logic_vector
dbr\type\Subtype\constraint\0\Range\dir=false
dbr\type\Subtype\constraint\0\Range\left\Constant\value=7
dbr\type\Subtype\constraint\0\Range\left\Constant\units=
dbr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dbr\type\Subtype\constraint\0\Range\right\Constant\value=0
dbr\type\Subtype\constraint\0\Range\right\Constant\units=
dbr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
debug\category=117
debug\port=2
debug\alias=DEBUG
debug\type\Subtype\mark2=t65_pack::t_t65_dbg
dec_s\category=117
dec_s\port=0
dec_s\alias=Dec_S
dec_s\type\Subtype\mark1=ieee::std_logic
dec_s\type\Subtype\mark2=ieee::std_logic
di\category=117
di\port=1
di\alias=DI
di\type\Subtype\mark1=ieee::std_logic_vector
di\type\Subtype\mark2=ieee::std_logic_vector
di\type\Subtype\constraint\0\Range\dir=false
di\type\Subtype\constraint\0\Range\left\Constant\value=7
di\type\Subtype\constraint\0\Range\left\Constant\units=
di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
di\type\Subtype\constraint\0\Range\right\Constant\value=0
di\type\Subtype\constraint\0\Range\right\Constant\units=
di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dl\category=117
dl\port=0
dl\alias=DL
dl\type\Subtype\mark1=ieee::std_logic_vector
dl\type\Subtype\mark2=ieee::std_logic_vector
dl\type\Subtype\constraint\0\Range\dir=false
dl\type\Subtype\constraint\0\Range\left\Constant\value=7
dl\type\Subtype\constraint\0\Range\left\Constant\units=
dl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dl\type\Subtype\constraint\0\Range\right\Constant\value=0
dl\type\Subtype\constraint\0\Range\right\Constant\units=
dl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dl\init\Constant\value=00
dl\init\Constant\units=
dl\init\Constant\typeClass=0
do\category=117
do\port=2
do\alias=DO
do\type\Subtype\mark1=ieee::std_logic_vector
do\type\Subtype\mark2=ieee::std_logic_vector
do\type\Subtype\constraint\0\Range\dir=false
do\type\Subtype\constraint\0\Range\left\Constant\value=7
do\type\Subtype\constraint\0\Range\left\Constant\units=
do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
do\type\Subtype\constraint\0\Range\right\Constant\value=0
do\type\Subtype\constraint\0\Range\right\Constant\units=
do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
do_r\category=117
do_r\port=0
do_r\alias=DO_r
do_r\type\Subtype\mark1=ieee::std_logic_vector
do_r\type\Subtype\mark2=ieee::std_logic_vector
do_r\type\Subtype\constraint\0\Range\dir=false
do_r\type\Subtype\constraint\0\Range\left\Constant\value=7
do_r\type\Subtype\constraint\0\Range\left\Constant\units=
do_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
do_r\type\Subtype\constraint\0\Range\right\Constant\value=0
do_r\type\Subtype\constraint\0\Range\right\Constant\units=
do_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ef\category=117
ef\port=2
ef\alias=EF
ef\type\Subtype\mark1=ieee::std_logic
ef\type\Subtype\mark2=ieee::std_logic
ef_i\category=117
ef_i\port=0
ef_i\alias=EF_i
ef_i\type\Subtype\mark1=ieee::std_logic
ef_i\type\Subtype\mark2=ieee::std_logic
enable\category=117
enable\port=1
enable\alias=Enable
enable\type\Subtype\mark1=ieee::std_logic
enable\type\Subtype\mark2=ieee::std_logic
inc_s\category=117
inc_s\port=0
inc_s\alias=Inc_S
inc_s\type\Subtype\mark1=ieee::std_logic
inc_s\type\Subtype\mark2=ieee::std_logic
ir\category=117
ir\port=0
ir\alias=IR
ir\type\Subtype\mark1=ieee::std_logic_vector
ir\type\Subtype\mark2=ieee::std_logic_vector
ir\type\Subtype\constraint\0\Range\dir=false
ir\type\Subtype\constraint\0\Range\left\Constant\value=7
ir\type\Subtype\constraint\0\Range\left\Constant\units=
ir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ir\type\Subtype\constraint\0\Range\right\Constant\value=0
ir\type\Subtype\constraint\0\Range\right\Constant\units=
ir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
irq_n\category=117
irq_n\port=1
irq_n\alias=IRQ_n
irq_n\type\Subtype\mark1=ieee::std_logic
irq_n\type\Subtype\mark2=ieee::std_logic
irq_n_o\category=117
irq_n_o\port=0
irq_n_o\alias=IRQ_n_o
irq_n_o\type\Subtype\mark1=ieee::std_logic
irq_n_o\type\Subtype\mark2=ieee::std_logic
irqcycle\category=117
irqcycle\port=0
irqcycle\alias=IRQCycle
irqcycle\type\Subtype\mark1=ieee::std_logic
irqcycle\type\Subtype\mark2=ieee::std_logic
jump\category=117
jump\port=0
jump\alias=Jump
jump\type\Subtype\mark1=ieee::std_logic_vector
jump\type\Subtype\mark2=ieee::std_logic_vector
jump\type\Subtype\constraint\0\Range\dir=false
jump\type\Subtype\constraint\0\Range\left\Constant\value=1
jump\type\Subtype\constraint\0\Range\left\Constant\units=
jump\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
jump\type\Subtype\constraint\0\Range\right\Constant\value=0
jump\type\Subtype\constraint\0\Range\right\Constant\units=
jump\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lcycle\category=117
lcycle\port=0
lcycle\alias=LCycle
lcycle\type\Subtype\mark1=ieee::std_logic_vector
lcycle\type\Subtype\mark2=ieee::std_logic_vector
lcycle\type\Subtype\constraint\0\Range\dir=false
lcycle\type\Subtype\constraint\0\Range\left\Constant\value=2
lcycle\type\Subtype\constraint\0\Range\left\Constant\units=
lcycle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
lcycle\type\Subtype\constraint\0\Range\right\Constant\value=0
lcycle\type\Subtype\constraint\0\Range\right\Constant\units=
lcycle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lda\category=117
lda\port=0
lda\alias=LDA
lda\type\Subtype\mark1=ieee::std_logic
lda\type\Subtype\mark2=ieee::std_logic
ldad\category=117
ldad\port=0
ldad\alias=LDAD
ldad\type\Subtype\mark1=ieee::std_logic
ldad\type\Subtype\mark2=ieee::std_logic
ldalu\category=117
ldalu\port=0
ldalu\alias=LDALU
ldalu\type\Subtype\mark1=ieee::std_logic
ldalu\type\Subtype\mark2=ieee::std_logic
ldbah\category=117
ldbah\port=0
ldbah\alias=LDBAH
ldbah\type\Subtype\mark1=ieee::std_logic
ldbah\type\Subtype\mark2=ieee::std_logic
ldbal\category=117
ldbal\port=0
ldbal\alias=LDBAL
ldbal\type\Subtype\mark1=ieee::std_logic
ldbal\type\Subtype\mark2=ieee::std_logic
lddi\category=117
lddi\port=0
lddi\alias=LDDI
lddi\type\Subtype\mark1=ieee::std_logic
lddi\type\Subtype\mark2=ieee::std_logic
ldp\category=117
ldp\port=0
ldp\alias=LDP
ldp\type\Subtype\mark1=ieee::std_logic
ldp\type\Subtype\mark2=ieee::std_logic
lds\category=117
lds\port=0
lds\alias=LDS
lds\type\Subtype\mark1=ieee::std_logic
lds\type\Subtype\mark2=ieee::std_logic
ldx\category=117
ldx\port=0
ldx\alias=LDX
ldx\type\Subtype\mark1=ieee::std_logic
ldx\type\Subtype\mark2=ieee::std_logic
ldy\category=117
ldy\port=0
ldy\alias=LDY
ldy\type\Subtype\mark1=ieee::std_logic
ldy\type\Subtype\mark2=ieee::std_logic
mcode\category=105
mcode\port=0
mcode\alias=mcode
mcycle\category=117
mcycle\port=0
mcycle\alias=MCycle
mcycle\type\Subtype\mark1=ieee::std_logic_vector
mcycle\type\Subtype\mark2=ieee::std_logic_vector
mcycle\type\Subtype\constraint\0\Range\dir=false
mcycle\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycle\type\Subtype\constraint\0\Range\left\Constant\units=
mcycle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycle\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycle\type\Subtype\constraint\0\Range\right\Constant\units=
mcycle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mf\category=117
mf\port=2
mf\alias=MF
mf\type\Subtype\mark1=ieee::std_logic
mf\type\Subtype\mark2=ieee::std_logic
mf_i\category=117
mf_i\port=0
mf_i\alias=MF_i
mf_i\type\Subtype\mark1=ieee::std_logic
mf_i\type\Subtype\mark2=ieee::std_logic
ml_n\category=117
ml_n\port=2
ml_n\alias=ML_n
ml_n\type\Subtype\mark1=ieee::std_logic
ml_n\type\Subtype\mark2=ieee::std_logic
mode\category=117
mode\port=1
mode\alias=Mode
mode\type\Subtype\mark1=ieee::std_logic_vector
mode\type\Subtype\mark2=ieee::std_logic_vector
mode\type\Subtype\constraint\0\Range\dir=false
mode\type\Subtype\constraint\0\Range\left\Constant\value=1
mode\type\Subtype\constraint\0\Range\left\Constant\units=
mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mode\type\Subtype\constraint\0\Range\right\Constant\value=0
mode\type\Subtype\constraint\0\Range\right\Constant\units=
mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode_r\category=117
mode_r\port=0
mode_r\alias=Mode_r
mode_r\type\Subtype\mark1=ieee::std_logic_vector
mode_r\type\Subtype\mark2=ieee::std_logic_vector
mode_r\type\Subtype\constraint\0\Range\dir=false
mode_r\type\Subtype\constraint\0\Range\left\Constant\value=1
mode_r\type\Subtype\constraint\0\Range\left\Constant\units=
mode_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mode_r\type\Subtype\constraint\0\Range\right\Constant\value=0
mode_r\type\Subtype\constraint\0\Range\right\Constant\units=
mode_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
nmi_ack\category=117
nmi_ack\port=2
nmi_ack\alias=NMI_ack
nmi_ack\type\Subtype\mark1=ieee::std_logic
nmi_ack\type\Subtype\mark2=ieee::std_logic
nmi_entered\category=117
nmi_entered\port=0
nmi_entered\alias=NMI_entered
nmi_entered\type\Subtype\mark1=ieee::std_logic
nmi_entered\type\Subtype\mark2=ieee::std_logic
nmi_n\category=117
nmi_n\port=1
nmi_n\alias=NMI_n
nmi_n\type\Subtype\mark1=ieee::std_logic
nmi_n\type\Subtype\mark2=ieee::std_logic
nmi_n_o\category=117
nmi_n_o\port=0
nmi_n_o\alias=NMI_n_o
nmi_n_o\type\Subtype\mark1=ieee::std_logic
nmi_n_o\type\Subtype\mark2=ieee::std_logic
nmiact\category=117
nmiact\port=0
nmiact\alias=NMIAct
nmiact\type\Subtype\mark1=ieee::std_logic
nmiact\type\Subtype\mark2=ieee::std_logic
nmicycle\category=117
nmicycle\port=0
nmicycle\alias=NMICycle
nmicycle\type\Subtype\mark1=ieee::std_logic
nmicycle\type\Subtype\mark2=ieee::std_logic
p\category=117
p\port=0
p\alias=P
p\type\Subtype\mark1=ieee::std_logic_vector
p\type\Subtype\mark2=ieee::std_logic_vector
p\type\Subtype\constraint\0\Range\dir=false
p\type\Subtype\constraint\0\Range\left\Constant\value=7
p\type\Subtype\constraint\0\Range\left\Constant\units=
p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
p\type\Subtype\constraint\0\Range\right\Constant\value=0
p\type\Subtype\constraint\0\Range\right\Constant\units=
p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
p\init\Constant\value=00
p\init\Constant\units=
p\init\Constant\typeClass=0
p_out\category=117
p_out\port=0
p_out\alias=P_Out
p_out\type\Subtype\mark1=ieee::std_logic_vector
p_out\type\Subtype\mark2=ieee::std_logic_vector
p_out\type\Subtype\constraint\0\Range\dir=false
p_out\type\Subtype\constraint\0\Range\left\Constant\value=7
p_out\type\Subtype\constraint\0\Range\left\Constant\units=
p_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
p_out\type\Subtype\constraint\0\Range\right\Constant\value=0
p_out\type\Subtype\constraint\0\Range\right\Constant\units=
p_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pbr\category=117
pbr\port=0
pbr\alias=PBR
pbr\type\Subtype\mark1=ieee::std_logic_vector
pbr\type\Subtype\mark2=ieee::std_logic_vector
pbr\type\Subtype\constraint\0\Range\dir=false
pbr\type\Subtype\constraint\0\Range\left\Constant\value=7
pbr\type\Subtype\constraint\0\Range\left\Constant\units=
pbr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pbr\type\Subtype\constraint\0\Range\right\Constant\value=0
pbr\type\Subtype\constraint\0\Range\right\Constant\units=
pbr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pc\category=117
pc\port=0
pc\alias=PC
pc\type\Subtype\mark1=ieee::unsigned
pc\type\Subtype\mark2=ieee::unsigned
pc\type\Subtype\constraint\0\Range\dir=false
pc\type\Subtype\constraint\0\Range\left\Constant\value=15
pc\type\Subtype\constraint\0\Range\left\Constant\units=
pc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pc\type\Subtype\constraint\0\Range\right\Constant\value=0
pc\type\Subtype\constraint\0\Range\right\Constant\units=
pc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pcadd\category=117
pcadd\port=0
pcadd\alias=PCAdd
pcadd\type\Subtype\mark1=ieee::std_logic
pcadd\type\Subtype\mark2=ieee::std_logic
pcadder\category=117
pcadder\port=0
pcadder\alias=PCAdder
pcadder\type\Subtype\mark1=ieee::unsigned
pcadder\type\Subtype\mark2=ieee::unsigned
pcadder\type\Subtype\constraint\0\Range\dir=false
pcadder\type\Subtype\constraint\0\Range\left\Constant\value=8
pcadder\type\Subtype\constraint\0\Range\left\Constant\units=
pcadder\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pcadder\type\Subtype\constraint\0\Range\right\Constant\value=0
pcadder\type\Subtype\constraint\0\Range\right\Constant\units=
pcadder\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pwithb\category=117
pwithb\port=0
pwithb\alias=PwithB
pwithb\type\Subtype\mark1=ieee::std_logic_vector
pwithb\type\Subtype\mark2=ieee::std_logic_vector
pwithb\type\Subtype\constraint\0\Range\dir=false
pwithb\type\Subtype\constraint\0\Range\left\Constant\value=7
pwithb\type\Subtype\constraint\0\Range\left\Constant\units=
pwithb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pwithb\type\Subtype\constraint\0\Range\right\Constant\value=0
pwithb\type\Subtype\constraint\0\Range\right\Constant\units=
pwithb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r_w_n\category=117
r_w_n\port=2
r_w_n\alias=R_W_n
r_w_n\type\Subtype\mark1=ieee::std_logic
r_w_n\type\Subtype\mark2=ieee::std_logic
rdy\category=117
rdy\port=1
rdy\alias=Rdy
rdy\type\Subtype\mark1=ieee::std_logic
rdy\type\Subtype\mark2=ieee::std_logic
rdy_mod\category=117
rdy_mod\port=0
rdy_mod\alias=rdy_mod
rdy_mod\type\Subtype\mark1=ieee::std_logic
rdy_mod\type\Subtype\mark2=ieee::std_logic
really_rdy\category=117
really_rdy\port=0
really_rdy\alias=really_rdy
really_rdy\type\Subtype\mark1=ieee::std_logic
really_rdy\type\Subtype\mark2=ieee::std_logic
regs\category=117
regs\port=2
regs\alias=Regs
regs\type\Subtype\mark1=ieee::std_logic_vector
regs\type\Subtype\mark2=ieee::std_logic_vector
regs\type\Subtype\constraint\0\Range\dir=false
regs\type\Subtype\constraint\0\Range\left\Constant\value=63
regs\type\Subtype\constraint\0\Range\left\Constant\units=
regs\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
regs\type\Subtype\constraint\0\Range\right\Constant\value=0
regs\type\Subtype\constraint\0\Range\right\Constant\units=
regs\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
res_n\category=117
res_n\port=1
res_n\alias=Res_n
res_n\type\Subtype\mark1=ieee::std_logic
res_n\type\Subtype\mark2=ieee::std_logic
res_n_d\category=117
res_n_d\port=0
res_n_d\alias=Res_n_d
res_n_d\type\Subtype\mark1=ieee::std_logic
res_n_d\type\Subtype\mark2=ieee::std_logic
res_n_i\category=117
res_n_i\port=0
res_n_i\alias=Res_n_i
res_n_i\type\Subtype\mark1=ieee::std_logic
res_n_i\type\Subtype\mark2=ieee::std_logic
rstcycle\category=117
rstcycle\port=0
rstcycle\alias=RstCycle
rstcycle\type\Subtype\mark1=ieee::std_logic
rstcycle\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
s\category=117
s\port=0
s\alias=S
s\type\Subtype\mark1=ieee::unsigned
s\type\Subtype\mark2=ieee::unsigned
s\type\Subtype\constraint\0\Range\dir=false
s\type\Subtype\constraint\0\Range\left\Constant\value=15
s\type\Subtype\constraint\0\Range\left\Constant\units=
s\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s\type\Subtype\constraint\0\Range\right\Constant\value=0
s\type\Subtype\constraint\0\Range\right\Constant\units=
s\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
savep\category=117
savep\port=0
savep\alias=SaveP
savep\type\Subtype\mark1=ieee::std_logic
savep\type\Subtype\mark2=ieee::std_logic
set_addr_to\category=117
set_addr_to\port=0
set_addr_to\alias=Set_Addr_To
set_addr_to\type\Subtype\mark2=t65_pack::t_set_addr_to
set_addr_to_r\category=117
set_addr_to_r\port=0
set_addr_to_r\alias=Set_Addr_To_r
set_addr_to_r\type\Subtype\mark2=t65_pack::t_set_addr_to
set_busa_to\category=117
set_busa_to\port=0
set_busa_to\alias=Set_BusA_To
set_busa_to\type\Subtype\mark2=t65_pack::t_set_busa_to
so_n\category=117
so_n\port=1
so_n\alias=SO_n
so_n\type\Subtype\mark1=ieee::std_logic
so_n\type\Subtype\mark2=ieee::std_logic
so_n_o\category=117
so_n_o\port=0
so_n_o\alias=SO_n_o
so_n_o\type\Subtype\mark1=ieee::std_logic
so_n_o\type\Subtype\mark2=ieee::std_logic
sync\category=117
sync\port=2
sync\alias=Sync
sync\type\Subtype\mark1=ieee::std_logic
sync\type\Subtype\mark2=ieee::std_logic
t65\category=100
t65\port=0
t65\alias=T65
vda\category=117
vda\port=2
vda\alias=VDA
vda\type\Subtype\mark1=ieee::std_logic
vda\type\Subtype\mark2=ieee::std_logic
vp_n\category=117
vp_n\port=2
vp_n\alias=VP_n
vp_n\type\Subtype\mark1=ieee::std_logic
vp_n\type\Subtype\mark2=ieee::std_logic
vpa\category=117
vpa\port=2
vpa\alias=VPA
vpa\type\Subtype\mark1=ieee::std_logic
vpa\type\Subtype\mark2=ieee::std_logic
write\category=117
write\port=0
write\alias=Write
write\type\Subtype\mark1=ieee::std_logic
write\type\Subtype\mark2=ieee::std_logic
write_data\category=117
write_data\port=0
write_data\alias=Write_Data
write_data\type\Subtype\mark2=t65_pack::t_write_data
write_data_r\category=117
write_data_r\port=0
write_data_r\alias=Write_Data_r
write_data_r\type\Subtype\mark2=t65_pack::t_write_data
wrn_i\category=117
wrn_i\port=0
wrn_i\alias=WRn_i
wrn_i\type\Subtype\mark1=ieee::std_logic
wrn_i\type\Subtype\mark2=ieee::std_logic
x\category=117
x\port=0
x\alias=X
x\type\Subtype\mark1=ieee::std_logic_vector
x\type\Subtype\mark2=ieee::std_logic_vector
x\type\Subtype\constraint\0\Range\dir=false
x\type\Subtype\constraint\0\Range\left\Constant\value=15
x\type\Subtype\constraint\0\Range\left\Constant\units=
x\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
x\type\Subtype\constraint\0\Range\right\Constant\value=0
x\type\Subtype\constraint\0\Range\right\Constant\units=
x\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xf\category=117
xf\port=2
xf\alias=XF
xf\type\Subtype\mark1=ieee::std_logic
xf\type\Subtype\mark2=ieee::std_logic
xf_i\category=117
xf_i\port=0
xf_i\alias=XF_i
xf_i\type\Subtype\mark1=ieee::std_logic
xf_i\type\Subtype\mark2=ieee::std_logic
y\category=117
y\port=0
y\alias=Y
y\type\Subtype\mark1=ieee::std_logic_vector
y\type\Subtype\mark2=ieee::std_logic_vector
y\type\Subtype\constraint\0\Range\dir=false
y\type\Subtype\constraint\0\Range\left\Constant\value=15
y\type\Subtype\constraint\0\Range\left\Constant\units=
y\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
y\type\Subtype\constraint\0\Range\right\Constant\value=0
y\type\Subtype\constraint\0\Range\right\Constant\units=
y\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
alu_op\type\Subtype\mark1=t65_pack::t_alu_op
alu_op_r\type\Subtype\mark1=t65_pack::t_alu_op
debug\type\Subtype\mark1=t65_pack::t_t65_dbg
set_addr_to\type\Subtype\mark1=t65_pack::t_set_addr_to
set_addr_to_r\type\Subtype\mark1=t65_pack::t_set_addr_to
set_busa_to\type\Subtype\mark1=t65_pack::t_set_busa_to
write_data\type\Subtype\mark1=t65_pack::t_write_data
write_data_r\type\Subtype\mark1=t65_pack::t_write_data
