--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<5>       |    3.432(R)|      SLOW  |    0.061(R)|      SLOW  |clk_BUFGP         |   0.000|
SW<6>       |    3.215(R)|      SLOW  |    0.343(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        13.868(R)|      SLOW  |         5.243(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        13.676(R)|      SLOW  |         5.142(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        13.795(R)|      SLOW  |         5.161(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        13.590(R)|      SLOW  |         5.090(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<0>  |        15.993(R)|      SLOW  |         5.589(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<1>  |        16.243(R)|      SLOW  |         5.498(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<2>  |        16.109(R)|      SLOW  |         5.636(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<3>  |        15.908(R)|      SLOW  |         5.517(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<4>  |        15.701(R)|      SLOW  |         5.661(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<5>  |        15.885(R)|      SLOW  |         5.641(R)|      FAST  |clk_BUFGP         |   0.000|
SEGMENT<6>  |        15.630(R)|      SLOW  |         5.757(R)|      FAST  |clk_BUFGP         |   0.000|
SEG_PEN     |        11.698(R)|      SLOW  |         4.479(R)|      FAST  |clk_BUFGP         |   0.000|
seg_clk     |        11.563(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sout    |        11.133(R)|      SLOW  |         4.264(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.507|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<5>          |SEGMENT<0>     |   13.242|
SW<5>          |SEGMENT<1>     |   13.492|
SW<5>          |SEGMENT<2>     |   13.358|
SW<5>          |SEGMENT<3>     |   13.191|
SW<5>          |SEGMENT<4>     |   12.950|
SW<5>          |SEGMENT<5>     |   13.134|
SW<5>          |SEGMENT<6>     |   12.879|
SW<6>          |SEGMENT<0>     |   12.895|
SW<6>          |SEGMENT<1>     |   13.145|
SW<6>          |SEGMENT<2>     |   13.011|
SW<6>          |SEGMENT<3>     |   12.974|
SW<6>          |SEGMENT<4>     |   12.603|
SW<6>          |SEGMENT<5>     |   12.787|
SW<6>          |SEGMENT<6>     |   12.532|
---------------+---------------+---------+


Analysis completed Sat Nov 18 18:40:42 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5100 MB



