{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512422649063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512422649065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 16:24:08 2017 " "Processing started: Mon Dec  4 16:24:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512422649065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422649065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422649066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512422652096 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_fifo.qsys " "Elaborating Qsys system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422661746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:25 Progress: Loading synth/varint_in_fifo.qsys " "2017.12.04.16:24:25 Progress: Loading synth/varint_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422665684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:25 Progress: Reading input file " "2017.12.04.16:24:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422665984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:26 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:24:26 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666196 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:26 Progress: Parameterizing module fifo_0 " "2017.12.04.16:24:26 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:26 Progress: Building connections " "2017.12.04.16:24:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:26 Progress: Parameterizing connections " "2017.12.04.16:24:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:26 Progress: Validating " "2017.12.04.16:24:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422666492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:27 Progress: Done reading input file " "2017.12.04.16:24:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422667262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422667431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422667431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:27 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422667431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Transforming system: varint_in_fifo\" " "Varint_in_fifo: \"Transforming system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform " "Varint_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform took 0.001s " "Varint_in_fifo: Running transform generation_view_transform took 0.001s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform " "Varint_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform took 0.057s " "Varint_in_fifo: Running transform merlin_avalon_transform took 0.057s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\" " "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Processing generation queue\" " "Varint_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo\" " "Varint_in_fifo: \"Generating: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_161_sggz6gq\" " "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_161_sggz6gq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files " "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422668436 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_fifo.qsys " "Finished elaborating Qsys system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422669116 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_index.qsys " "Elaborating Qsys system entity \"varint_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422669124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:32 Progress: Loading synth/varint_in_index.qsys " "2017.12.04.16:24:32 Progress: Loading synth/varint_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422672947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Reading input file " "2017.12.04.16:24:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:24:33 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673452 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Parameterizing module fifo_0 " "2017.12.04.16:24:33 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Building connections " "2017.12.04.16:24:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Parameterizing connections " "2017.12.04.16:24:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:33 Progress: Validating " "2017.12.04.16:24:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422673747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:34 Progress: Done reading input file " "2017.12.04.16:24:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422674527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:34 : varint_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:24:34 : varint_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422674701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:34 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:34 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422674701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:34 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:34 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422674701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Transforming system: varint_in_index\" " "Varint_in_index: \"Transforming system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform " "Varint_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform took 0.000s " "Varint_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform " "Varint_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform took 0.045s " "Varint_in_index: Running transform merlin_avalon_transform took 0.045s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Naming system components in system: varint_in_index\" " "Varint_in_index: \"Naming system components in system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Processing generation queue\" " "Varint_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index\" " "Varint_in_index: \"Generating: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index_fifo_161_juzcywa\" " "Varint_in_index: \"Generating: varint_in_index_fifo_161_juzcywa\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files " "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422675627 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_index.qsys " "Finished elaborating Qsys system entity \"varint_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422682118 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_size.qsys " "Elaborating Qsys system entity \"varint_in_size.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422682127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:45 Progress: Loading synth/varint_in_size.qsys " "2017.12.04.16:24:45 Progress: Loading synth/varint_in_size.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422685882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Reading input file " "2017.12.04.16:24:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:24:46 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686382 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Parameterizing module fifo_0 " "2017.12.04.16:24:46 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Building connections " "2017.12.04.16:24:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Parameterizing connections " "2017.12.04.16:24:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:46 Progress: Validating " "2017.12.04.16:24:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422686642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:47 Progress: Done reading input file " "2017.12.04.16:24:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422687388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:47 : varint_in_size.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:24:47 : varint_in_size.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422687569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:47 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:47 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422687570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:47 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:47 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422687570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Transforming system: varint_in_size\" " "Varint_in_size: \"Transforming system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform " "Varint_in_size: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform took 0.000s " "Varint_in_size: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform " "Varint_in_size: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform took 0.044s " "Varint_in_size: Running transform merlin_avalon_transform took 0.044s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Naming system components in system: varint_in_size\" " "Varint_in_size: \"Naming system components in system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Processing generation queue\" " "Varint_in_size: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size\" " "Varint_in_size: \"Generating: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size_fifo_161_npwagfi\" " "Varint_in_size: \"Generating: varint_in_size_fifo_161_npwagfi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files " "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422688490 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_size.qsys " "Finished elaborating Qsys system entity \"varint_in_size.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422689334 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Elaborating Qsys system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422689341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Loading synth/raw_data_in_fifo.qsys " "2017.12.04.16:24:53 Progress: Loading synth/raw_data_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Reading input file " "2017.12.04.16:24:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:24:53 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693602 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Parameterizing module fifo_0 " "2017.12.04.16:24:53 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Building connections " "2017.12.04.16:24:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Parameterizing connections " "2017.12.04.16:24:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:53 Progress: Validating " "2017.12.04.16:24:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422693864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:54 Progress: Done reading input file " "2017.12.04.16:24:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422694540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422694702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422694702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:24:54 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422694702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform " "Raw_data_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform " "Raw_data_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.042s " "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.042s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Processing generation queue\" " "Raw_data_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_161_sggz6gq\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_161_sggz6gq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files " "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422695591 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Finished elaborating Qsys system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422696279 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_index.qsys " "Elaborating Qsys system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422696283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:24:59 Progress: Loading synth/raw_data_in_index.qsys " "2017.12.04.16:24:59 Progress: Loading synth/raw_data_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422699964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Reading input file " "2017.12.04.16:25:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:00 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700439 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:00 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Building connections " "2017.12.04.16:25:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Parameterizing connections " "2017.12.04.16:25:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:00 Progress: Validating " "2017.12.04.16:25:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422700690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:01 Progress: Done reading input file " "2017.12.04.16:25:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422701339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422701494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422701494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:01 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422701494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Transforming system: raw_data_in_index\" " "Raw_data_in_index: \"Transforming system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform " "Raw_data_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform took 0.000s " "Raw_data_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform " "Raw_data_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform took 0.052s " "Raw_data_in_index: Running transform merlin_avalon_transform took 0.052s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\" " "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Processing generation queue\" " "Raw_data_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index\" " "Raw_data_in_index: \"Generating: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_161_juzcywa\" " "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_161_juzcywa\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files " "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422702484 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_index.qsys " "Finished elaborating Qsys system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422703214 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Elaborating Qsys system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422703225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Loading synth/raw_data_in_wstrb.qsys " "2017.12.04.16:25:07 Progress: Loading synth/raw_data_in_wstrb.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Reading input file " "2017.12.04.16:25:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:07 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707542 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:07 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Building connections " "2017.12.04.16:25:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Parameterizing connections " "2017.12.04.16:25:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:07 Progress: Validating " "2017.12.04.16:25:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422707843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:08 Progress: Done reading input file " "2017.12.04.16:25:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422708579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422708738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422708738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:08 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422708739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform " "Raw_data_in_wstrb: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s " "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform " "Raw_data_in_wstrb: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.047s " "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.047s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Processing generation queue\" " "Raw_data_in_wstrb: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_161_el7h66y\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_161_el7h66y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files " "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422709635 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Finished elaborating Qsys system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422710306 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_fifo.qsys " "Elaborating Qsys system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422710319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:14 Progress: Loading synth/varint_out_fifo.qsys " "2017.12.04.16:25:14 Progress: Loading synth/varint_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422714294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:14 Progress: Reading input file " "2017.12.04.16:25:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422714614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:14 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:14 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422714813 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:15 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:15 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:15 Progress: Building connections " "2017.12.04.16:25:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:15 Progress: Parameterizing connections " "2017.12.04.16:25:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:15 Progress: Validating " "2017.12.04.16:25:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:15 Progress: Done reading input file " "2017.12.04.16:25:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422715862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:16 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Transforming system: varint_out_fifo\" " "Varint_out_fifo: \"Transforming system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform " "Varint_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform took 0.000s " "Varint_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform " "Varint_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform took 0.046s " "Varint_out_fifo: Running transform merlin_avalon_transform took 0.046s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\" " "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Processing generation queue\" " "Varint_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo\" " "Varint_out_fifo: \"Generating: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_161_js5xm3y\" " "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_161_js5xm3y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files " "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422716929 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_fifo.qsys " "Finished elaborating Qsys system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422717594 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_index.qsys " "Elaborating Qsys system entity \"varint_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422717603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:21 Progress: Loading synth/varint_out_index.qsys " "2017.12.04.16:25:21 Progress: Loading synth/varint_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422721591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:21 Progress: Reading input file " "2017.12.04.16:25:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422721904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:22 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:22 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722104 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:22 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:22 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:22 Progress: Building connections " "2017.12.04.16:25:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:22 Progress: Parameterizing connections " "2017.12.04.16:25:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:22 Progress: Validating " "2017.12.04.16:25:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422722392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:23 Progress: Done reading input file " "2017.12.04.16:25:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:23 : varint_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:23 : varint_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:23 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:23 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:23 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:23 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Transforming system: varint_out_index\" " "Varint_out_index: \"Transforming system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform " "Varint_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform took 0.000s " "Varint_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform " "Varint_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform took 0.043s " "Varint_out_index: Running transform merlin_avalon_transform took 0.043s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422723999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Naming system components in system: varint_out_index\" " "Varint_out_index: \"Naming system components in system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422724164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Processing generation queue\" " "Varint_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422724166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index\" " "Varint_out_index: \"Generating: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422724167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index_fifo_161_yhvbcmy\" " "Varint_out_index: \"Generating: varint_out_index_fifo_161_yhvbcmy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422724201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files " "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422724220 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_index.qsys " "Finished elaborating Qsys system entity \"varint_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422724940 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Elaborating Qsys system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422724949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:28 Progress: Loading synth/raw_data_out_fifo.qsys " "2017.12.04.16:25:28 Progress: Loading synth/raw_data_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422728659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:28 Progress: Reading input file " "2017.12.04.16:25:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422728945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:29 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:29 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:29 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:29 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:29 Progress: Building connections " "2017.12.04.16:25:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:29 Progress: Parameterizing connections " "2017.12.04.16:25:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:29 Progress: Validating " "2017.12.04.16:25:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422729416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:30 Progress: Done reading input file " "2017.12.04.16:25:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:30 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform " "Raw_data_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform " "Raw_data_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.040s " "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.040s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422730881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422731050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Processing generation queue\" " "Raw_data_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422731051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422731053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_161_js5xm3y\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_161_js5xm3y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422731087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files " "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422731098 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Finished elaborating Qsys system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422731805 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_index.qsys " "Elaborating Qsys system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422731811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:35 Progress: Loading synth/raw_data_out_index.qsys " "2017.12.04.16:25:35 Progress: Loading synth/raw_data_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422735775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Reading input file " "2017.12.04.16:25:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:36 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736287 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:36 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Building connections " "2017.12.04.16:25:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Parameterizing connections " "2017.12.04.16:25:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:36 Progress: Validating " "2017.12.04.16:25:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422736580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:37 Progress: Done reading input file " "2017.12.04.16:25:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422737303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422737470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422737470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:37 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422737470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Transforming system: raw_data_out_index\" " "Raw_data_out_index: \"Transforming system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform " "Raw_data_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform took 0.000s " "Raw_data_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform " "Raw_data_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform took 0.050s " "Raw_data_out_index: Running transform merlin_avalon_transform took 0.050s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\" " "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Processing generation queue\" " "Raw_data_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index\" " "Raw_data_out_index: \"Generating: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_161_yhvbcmy\" " "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_161_yhvbcmy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files " "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422738421 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_index.qsys " "Finished elaborating Qsys system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422739256 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "out_fifo.qsys " "Elaborating Qsys system entity \"out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422739266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:42 Progress: Loading synth/out_fifo.qsys " "2017.12.04.16:25:42 Progress: Loading synth/out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Reading input file " "2017.12.04.16:25:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.16:25:43 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743499 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Parameterizing module fifo_0 " "2017.12.04.16:25:43 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Building connections " "2017.12.04.16:25:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Parameterizing connections " "2017.12.04.16:25:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:43 Progress: Validating " "2017.12.04.16:25:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422743784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:44 Progress: Done reading input file " "2017.12.04.16:25:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422744527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:44 : out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.16:25:44 : out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422744693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:44 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:44 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422744693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.16:25:44 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.16:25:44 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422744693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Transforming system: out_fifo\" " "Out_fifo: \"Transforming system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform " "Out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform took 0.000s " "Out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform " "Out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform took 0.049s " "Out_fifo: Running transform merlin_avalon_transform took 0.049s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Naming system components in system: out_fifo\" " "Out_fifo: \"Naming system components in system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Processing generation queue\" " "Out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo\" " "Out_fifo: \"Generating: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo_fifo_161_zmix54y\" " "Out_fifo: \"Generating: out_fifo_fifo_161_zmix54y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files " "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422745641 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "out_fifo.qsys " "Finished elaborating Qsys system entity \"out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422746427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/synth/ghrd_10as066n2.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/synth/ghrd_10as066n2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2 " "Found entity 1: ghrd_10as066n2" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_cfg:config " "Found design unit 1: ghrd_10as066n2_cfg:config" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_p5oy5va " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_p5oy5va" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_p5oy5va.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_kbptgda " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_kbptgda" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_kbptgda.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_imbvr3i " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_imbvr3i" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_imbvr3i.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_yundlma " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_yundlma" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747701 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_3z24bki " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_3z24bki" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_sc_fifo_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747705 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_translator_161/synth/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy " "Found entity 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg:config" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_error_adapter_161_mg6siqa " "Found entity 1: ghrd_10as066n2_error_adapter_161_mg6siqa" {  } { { "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_mg6siqa.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747725 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_6tlrwfy " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_6tlrwfy" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747726 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_r2wmb7q " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_r2wmb7q" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747732 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747732 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747732 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747732 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747757 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747761 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_eznt4gi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_eznt4gi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747763 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_glc2kaq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_glc2kaq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 protobuf_serializer " "Found entity 1: protobuf_serializer" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_0 " "Found entity 1: fsm_0" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_0.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_1 " "Found entity 1: fsm_1" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_1.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_2 " "Found entity 1: fsm_2" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_2.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3a.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3a " "Found entity 1: fsm_3a" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3a.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3a.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3b " "Found entity 1: fsm_3b" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3b.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3 " "Found entity 1: fsm_3" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/fsm_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_4 " "Found entity 1: fsm_4" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/fsm_4.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/fsm_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_hps_161_wdommvq " "Found entity 1: ghrd_10as066n2_altera_arria10_hps_161_wdommvq" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg:config" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey " "Found entity 1: ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v 16 16 " "Found 16 design units, including 16 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_emif_interface_to_ddr " "Found entity 1: hps_emif_interface_to_ddr" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "2 a10_hps_emif_interface " "Found entity 2: a10_hps_emif_interface" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_hps_rl_interface_fpga2hps " "Found entity 3: twentynm_hps_rl_interface_fpga2hps" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_hps_rl_interface_hps2fpga " "Found entity 4: twentynm_hps_rl_interface_hps2fpga" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_hps_rl_interface_hps2fpga_light_weight " "Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_hps_rl_mode0_fpga2sdram " "Found entity 6: twentynm_hps_rl_mode0_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_hps_rl_mode1_fpga2sdram " "Found entity 7: twentynm_hps_rl_mode1_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 2583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_hps_rl_mode2_fpga2sdram " "Found entity 8: twentynm_hps_rl_mode2_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_hps_rl_mode3_fpga2sdram " "Found entity 9: twentynm_hps_rl_mode3_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "10 s2f_rl_adp " "Found entity 10: s2f_rl_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "11 f2s_rl_adp " "Found entity 11: f2s_rl_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "12 full_reg_slice " "Found entity 12: full_reg_slice" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "13 twentynm_hps_rl_mode0es_fpga2sdram " "Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "14 twentynm_hps_rl_mode1es_fpga2sdram " "Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "15 f2s_rl_delay_adp " "Found entity 15: f2s_rl_delay_adp" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""} { "Info" "ISGN_ENTITY_NAME" "16 alentar " "Found entity 16: alentar" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq " "Found entity 1: ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg:config" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey " "Found entity 1: ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_master_translator_161/synth/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya " "Found entity 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg:config" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_error_adapter_161_bzz5nli " "Found entity 1: ghrd_10as066n2_error_adapter_161_bzz5nli" {  } { { "ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/error_adapter_161/synth/ghrd_10as066n2_error_adapter_161_bzz5nli.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747813 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_54j6pka " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_54j6pka" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747815 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_cwpupmi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_cwpupmi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_master_agent_161/synth/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747825 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_p6phnay " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_p6phnay" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747826 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_23evfkq " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_23evfkq" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_srnh6va " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_srnh6va" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_pio_161_wd25eay " "Found entity 1: ghrd_10as066n2_altera_avalon_pio_161_wd25eay" {  } { { "ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_pio_161/synth/ghrd_10as066n2_altera_avalon_pio_161_wd25eay.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_nvquryy " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_nvquryy" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_nvquryy.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_43ijldi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_43ijldi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_irq_mapper_161_43ijldi " "Found entity 1: ghrd_10as066n2_altera_irq_mapper_161_43ijldi" {  } { { "ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_43ijldi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_irq_mapper_161/synth/ghrd_10as066n2_altera_irq_mapper_161_43ijldi.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq " "Found entity 1: ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg:config" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi " "Found entity 1: ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_bufs " "Found entity 1: altera_emif_arch_nf_bufs" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_i " "Found entity 1: altera_emif_arch_nf_buf_udir_se_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_o " "Found entity 1: altera_emif_arch_nf_buf_udir_se_o" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_se_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_i " "Found entity 1: altera_emif_arch_nf_buf_udir_df_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_o " "Found entity 1: altera_emif_arch_nf_buf_udir_df_o" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_df_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_cp_i " "Found entity 1: altera_emif_arch_nf_buf_udir_cp_i" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_df " "Found entity 1: altera_emif_arch_nf_buf_bdir_df" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_df.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_se " "Found entity 1: altera_emif_arch_nf_buf_bdir_se" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_bdir_se.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_unused " "Found entity 1: altera_emif_arch_nf_buf_unused" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_buf_unused.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll " "Found entity 1: altera_emif_arch_nf_pll" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_fast_sim " "Found entity 1: altera_emif_arch_nf_pll_fast_sim" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_fast_sim.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_extra_clks " "Found entity 1: altera_emif_arch_nf_pll_extra_clks" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_pll_extra_clks.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_oct " "Found entity 1: altera_emif_arch_nf_oct" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_core_clks_rsts " "Found entity 1: altera_emif_arch_nf_core_clks_rsts" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_core_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hps_clks_rsts " "Found entity 1: altera_emif_arch_nf_hps_clks_rsts" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hps_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_wrap " "Found entity 1: altera_emif_arch_nf_io_tiles_wrap" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles " "Found entity 1: altera_emif_arch_nf_io_tiles" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles.sv" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_abphy " "Found entity 1: altera_emif_arch_nf_io_tiles_abphy" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_abphy.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_abphy_mux " "Found entity 1: altera_emif_arch_nf_abphy_mux" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_abphy_mux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_avl_if " "Found entity 1: altera_emif_arch_nf_hmc_avl_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_avl_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_sideband_if " "Found entity 1: altera_emif_arch_nf_hmc_sideband_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_sideband_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_mmr_if " "Found entity 1: altera_emif_arch_nf_hmc_mmr_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_mmr_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_amm_data_if " "Found entity 1: altera_emif_arch_nf_hmc_amm_data_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_ast_data_if " "Found entity 1: altera_emif_arch_nf_hmc_ast_data_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_afi_if " "Found entity 1: altera_emif_arch_nf_afi_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_afi_if.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_seq_if " "Found entity 1: altera_emif_arch_nf_seq_if" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_regs " "Found entity 1: altera_emif_arch_nf_regs" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_regs.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct " "Found entity 1: altera_oct" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct_um_fsm " "Found entity 1: altera_oct_um_fsm" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_oct_um_fsm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi " "Found entity 1: ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg:config" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747962 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_pvtvnwi " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_pvtvnwi" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(48) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(49) " "Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512422747964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv 2 2 " "Found 2 design units, including 2 entities, in source file ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode " "Found entity 1: ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747965 ""} { "Info" "ISGN_ENTITY_NAME" "2 ghrd_10as066n2_altera_merlin_router_161_vr26f3y " "Found entity 2: ghrd_10as066n2_altera_merlin_router_161_vr26f3y" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq " "Found entity 1: ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy " "Found entity 1: ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy" {  } { { "ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_demultiplexer_161/synth/ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi " "Found entity 1: ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg:config " "Found design unit 1: ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg:config" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_channel_adapter_161_xd7xncy " "Found entity 1: ghrd_10as066n2_channel_adapter_161_xd7xncy" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_xd7xncy.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_bytes_to_packets_161/synth/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_timing_adapter_161_u532i6q " "Found entity 1: ghrd_10as066n2_timing_adapter_161_u532i6q" {  } { { "ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_channel_adapter_161_fcviibi " "Found entity 1: ghrd_10as066n2_channel_adapter_161_fcviibi" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747988 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747988 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422747999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422747999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_packets_to_bytes_161/synth/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq " "Found entity 1: ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq" {  } { { "ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_sysid_qsys_161/synth/ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_mm_bridge_161/synth/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq " "Found entity 1: ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq" {  } { { "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_10as066n2_top " "Found entity 1: ghrd_10as066n2_top" {  } { { "ghrd_10as066n2_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo_fifo_161_sggz6gq " "Found entity 1: varint_in_fifo_fifo_161_sggz6gq" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo " "Found entity 1: varint_in_fifo" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_fifo_cfg:config " "Found design unit 1: varint_in_fifo_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index_fifo_161_juzcywa " "Found entity 1: varint_in_index_fifo_161_juzcywa" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index " "Found entity 1: varint_in_index" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_index_cfg:config " "Found design unit 1: varint_in_index_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size_fifo_161_npwagfi " "Found entity 1: varint_in_size_fifo_161_npwagfi" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size " "Found entity 1: varint_in_size" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_size_cfg:config " "Found design unit 1: varint_in_size_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo_fifo_161_sggz6gq " "Found entity 1: raw_data_in_fifo_fifo_161_sggz6gq" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo " "Found entity 1: raw_data_in_fifo" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_fifo_cfg:config " "Found design unit 1: raw_data_in_fifo_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index_fifo_161_juzcywa " "Found entity 1: raw_data_in_index_fifo_161_juzcywa" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index " "Found entity 1: raw_data_in_index" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_index_cfg:config " "Found design unit 1: raw_data_in_index_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb_fifo_161_el7h66y " "Found entity 1: raw_data_in_wstrb_fifo_161_el7h66y" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb " "Found entity 1: raw_data_in_wstrb" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_wstrb_cfg:config " "Found design unit 1: raw_data_in_wstrb_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo_fifo_161_js5xm3y " "Found entity 1: varint_out_fifo_fifo_161_js5xm3y" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo " "Found entity 1: varint_out_fifo" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_fifo_cfg:config " "Found design unit 1: varint_out_fifo_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index_fifo_161_yhvbcmy " "Found entity 1: varint_out_index_fifo_161_yhvbcmy" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index " "Found entity 1: varint_out_index" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_index_cfg:config " "Found design unit 1: varint_out_index_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo_fifo_161_js5xm3y " "Found entity 1: raw_data_out_fifo_fifo_161_js5xm3y" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo " "Found entity 1: raw_data_out_fifo" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_fifo_cfg:config " "Found design unit 1: raw_data_out_fifo_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index_fifo_161_yhvbcmy " "Found entity 1: raw_data_out_index_fifo_161_yhvbcmy" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index " "Found entity 1: raw_data_out_index" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_index_cfg:config " "Found design unit 1: raw_data_out_index_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_fifo_161_zmix54y " "Found entity 1: out_fifo_fifo_161_zmix54y" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo " "Found entity 1: out_fifo" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_fifo_cfg:config " "Found design unit 1: out_fifo_cfg:config" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422748055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422748055 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422748056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_10as066n2_top " "Elaborating entity \"ghrd_10as066n2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512422748472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2 ghrd_10as066n2:soc_inst " "Elaborating entity \"ghrd_10as066n2\" for hierarchy \"ghrd_10as066n2:soc_inst\"" {  } { { "ghrd_10as066n2_top.v" "soc_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422748490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "ilc" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422750496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422750502 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422750502 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422750548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"ghrd_10as066n2:soc_inst\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/interrupt_latency_counter_161/synth/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422750557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_hps_161_wdommvq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0 " "Elaborating entity \"ghrd_10as066n2_altera_arria10_hps_161_wdommvq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "arria10_hps_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422750570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces " "Elaborating entity \"ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" "fpga_interfaces" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422751862 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "emif_gp_to_emif ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv(31) " "Output port \"emif_gp_to_emif\" at ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv(31) has no driver" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512422751903 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a10_hps_emif_interface ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|a10_hps_emif_interface:emif_interface " "Elaborating entity \"a10_hps_emif_interface\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|a10_hps_emif_interface:emif_interface\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "emif_interface" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422752727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_emif_interface_to_ddr ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst " "Elaborating entity \"hps_emif_interface_to_ddr\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422752883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_fpga2hps ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps " "Elaborating entity \"twentynm_hps_rl_interface_fpga2hps\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "fpga2hps" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422752977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_ar" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga_light_weight ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga_light_weight\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "hps2fpga_light_weight" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_ar" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "hps2fpga" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_mode2_fpga2sdram ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram " "Elaborating entity \"twentynm_hps_rl_mode2_fpga2sdram\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" "f2sdram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey.sv" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_burst_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_prot_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "aw_valid_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen " "Elaborating entity \"alentar\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "w_strb_alen" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422753962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq:hps_io " "Elaborating entity \"ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq:hps_io\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" "hps_io" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_161/synth/ghrd_10as066n2_altera_arria10_hps_161_wdommvq.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq:hps_io\|ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey:border " "Elaborating entity \"ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq:hps_io\|ghrd_10as066n2_altera_arria10_interface_generator_140_eoqgdey:border\"" {  } { { "ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v" "border" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_hps_io_161/synth/ghrd_10as066n2_altera_arria10_hps_io_161_yhkpgdq.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_pio_161_imbvr3i ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio " "Elaborating entity \"ghrd_10as066n2_altera_avalon_pio_161_imbvr3i\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_imbvr3i:button_pio\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "button_pio" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_pio_161_wd25eay ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio " "Elaborating entity \"ghrd_10as066n2_altera_avalon_pio_161_wd25eay\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_wd25eay:dipsw_pio\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "dipsw_pio" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0 " "Elaborating entity \"ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "emif_a10_hps_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\"" {  } { { "ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v" "arch" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_a10_hps_161/synth/ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422754902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv" "arch_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756014 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422756347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "pll_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "pll_extra_clks_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "oct_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hps_clks_rsts ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_hps_clks_rsts\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "hps.hps_clks_rsts_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "bufs_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_unused ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub " "Elaborating entity \"altera_emif_arch_nf_buf_unused\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "unused_pin\[0\].ub" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_df_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_df_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_ck.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_a.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_reset_n.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422756986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_se ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_se\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dq.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_i ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_i\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_alert_n.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_df ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_df\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dqs.inst\[0\].b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_bufs.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux:io_aux_inst " "Elaborating entity \"ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_io_aux:io_aux_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "io_aux_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "io_tiles_wrap_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757330 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757688 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757688 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757691 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757692 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757823 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757883 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757884 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757889 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757891 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757891 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "seq_if_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "hmc_avl_if_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "hmc_sideband_if_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757989 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422757989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_mmr_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_mmr_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "hmc_mmr_if_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422757996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_ast_data_if ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_ast_data_if\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_emif_a10_hps_161_6mh7udq:emif_a10_hps_0\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi:arch\|ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst\"" {  } { { "ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" "hmc.hmc_ast.data_if_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_emif_arch_nf_161/synth/ghrd_10as066n2_altera_emif_arch_nf_161_7576xxi_top.sv" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758005 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758301 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758301 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512422758301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master " "Elaborating entity \"ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "f2sdram_only_master" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "node" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422758362 ""}  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422758362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422758940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422759204 ""}  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422759204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422759291 ""}  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422759291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "idle_remover" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" "idle_inserter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" "crosser" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_timing_adapter_161_u532i6q ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_timing_adapter_161_u532i6q:timing_adt " "Elaborating entity \"ghrd_10as066n2_timing_adapter_161_u532i6q\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_timing_adapter_161_u532i6q:timing_adt\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "timing_adt" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ghrd_10as066n2_timing_adapter_161_u532i6q.sv(82) " "Verilog HDL or VHDL warning at ghrd_10as066n2_timing_adapter_161_u532i6q.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/timing_adapter_161/synth/ghrd_10as066n2_timing_adapter_161_u532i6q.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422759389 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|ghrd_10as066n2_timing_adapter_161_u532i6q:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "b2p" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "p2b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "transacto" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" "p2m" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_packets_to_master_161/synth/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_channel_adapter_161_fcviibi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_channel_adapter_161_fcviibi:b2p_adapter " "Elaborating entity \"ghrd_10as066n2_channel_adapter_161_fcviibi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_channel_adapter_161_fcviibi:b2p_adapter\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "b2p_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ghrd_10as066n2_channel_adapter_161_fcviibi.sv(78) " "Verilog HDL or VHDL warning at ghrd_10as066n2_channel_adapter_161_fcviibi.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422759504 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|ghrd_10as066n2_channel_adapter_161_fcviibi:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ghrd_10as066n2_channel_adapter_161_fcviibi.sv(90) " "Verilog HDL assignment warning at ghrd_10as066n2_channel_adapter_161_fcviibi.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/channel_adapter_161/synth/ghrd_10as066n2_channel_adapter_161_fcviibi.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422759504 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|ghrd_10as066n2_channel_adapter_161_fcviibi:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_channel_adapter_161_xd7xncy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_channel_adapter_161_xd7xncy:p2b_adapter " "Elaborating entity \"ghrd_10as066n2_channel_adapter_161_xd7xncy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|ghrd_10as066n2_channel_adapter_161_xd7xncy:p2b_adapter\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "p2b_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" "rst_controller" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_avalon_master_161/synth/ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_reset_controller_161/synth/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422759532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "in_system_sources_probes_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" "issp_impl" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760026 ""}  } { { "ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_in_system_sources_probes_161/synth/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422760026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ghrd_10as066n2:soc_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_pio_161_p5oy5va ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_p5oy5va:led_pio " "Elaborating entity \"ghrd_10as066n2_altera_avalon_pio_161_p5oy5va\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_pio_161_p5oy5va:led_pio\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "led_pio" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0 " "Elaborating entity \"ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "onchip_memory2_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" "the_altsyncram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ghrd_10as066n2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"ghrd_10as066n2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 262144 " "Parameter \"maximum_depth\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422760346 ""}  } { { "ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_onchip_memory2_161/synth/ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422760346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1l1 " "Found entity 1: altsyncram_b1l1" {  } { { "db/altsyncram_b1l1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_b1l1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422760417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422760417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1l1 ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated " "Elaborating entity \"altsyncram_b1l1\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422760419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_afa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_afa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_afa " "Found entity 1: decode_afa" {  } { { "db/decode_afa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/decode_afa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422762897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422762897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_afa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated\|decode_afa:decode3 " "Elaborating entity \"decode_afa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated\|decode_afa:decode3\"" {  } { { "db/altsyncram_b1l1.tdf" "decode3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_b1l1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422762899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q9b " "Found entity 1: mux_q9b" {  } { { "db/mux_q9b.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/mux_q9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422762941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422762941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q9b ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated\|mux_q9b:mux2 " "Elaborating entity \"mux_q9b\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_onchip_memory2_161_lxrufkq:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b1l1:auto_generated\|mux_q9b:mux2\"" {  } { { "db/altsyncram_b1l1.tdf" "mux2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_b1l1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422762943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ghrd_10as066n2:soc_inst\|altera_avalon_mm_bridge:pb_lwh2f " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ghrd_10as066n2:soc_inst\|altera_avalon_mm_bridge:pb_lwh2f\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "pb_lwh2f" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protobuf_serializer ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0 " "Elaborating entity \"protobuf_serializer\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "protobuf_serializer_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0 " "Elaborating entity \"varint_in_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo_fifo_161_sggz6gq ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0 " "Elaborating entity \"varint_in_fifo_fifo_161_sggz6gq\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/synth/varint_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763263 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422763263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_koa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_koa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_koa1 " "Found entity 1: scfifo_koa1" {  } { { "db/scfifo_koa1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_koa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_koa1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated " "Elaborating entity \"scfifo_koa1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7ga1 " "Found entity 1: a_dpfifo_7ga1" {  } { { "db/a_dpfifo_7ga1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7ga1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo " "Elaborating entity \"a_dpfifo_7ga1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\"" {  } { { "db/scfifo_koa1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_koa1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4in1 " "Found entity 1: altsyncram_4in1" {  } { { "db/altsyncram_4in1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_4in1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4in1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram " "Elaborating entity \"altsyncram_4in1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram\"" {  } { { "db/a_dpfifo_7ga1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_te8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_te8 " "Found entity 1: cmpr_te8" {  } { { "db/cmpr_te8.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cmpr_te8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer " "Elaborating entity \"cmpr_te8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7ga1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison " "Elaborating entity \"cmpr_te8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison\"" {  } { { "db/a_dpfifo_7ga1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ra " "Found entity 1: cntr_1ra" {  } { { "db/cntr_1ra.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_1ra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ra ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb " "Elaborating entity \"cntr_1ra\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7ga1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ls6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ls6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ls6 " "Found entity 1: cntr_ls6" {  } { { "db/cntr_ls6.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_ls6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ls6 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter " "Elaborating entity \"cntr_ls6\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter\"" {  } { { "db/a_dpfifo_7ga1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9sa " "Found entity 1: cntr_9sa" {  } { { "db/cntr_9sa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_9sa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9sa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr " "Elaborating entity \"cntr_9sa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr\"" {  } { { "db/a_dpfifo_7ga1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_7ga1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1 " "Elaborating entity \"varint_in_index\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index_fifo_161_juzcywa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0 " "Elaborating entity \"varint_in_index_fifo_161_juzcywa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/synth/varint_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422763759 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422763759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_en91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1f91 " "Found entity 1: a_dpfifo_1f91" {  } { { "db/a_dpfifo_1f91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_1f91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1f91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo " "Elaborating entity \"a_dpfifo_1f91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_en91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shn1 " "Found entity 1: altsyncram_shn1" {  } { { "db/altsyncram_shn1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_shn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422763851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422763851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shn1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram " "Elaborating entity \"altsyncram_shn1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram\"" {  } { { "db/a_dpfifo_1f91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_1f91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2 " "Elaborating entity \"varint_in_size\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size_fifo_161_npwagfi ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0 " "Elaborating entity \"varint_in_size_fifo_161_npwagfi\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/synth/varint_in_size.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422763889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764060 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422764060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ul91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ul91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ul91 " "Found entity 1: scfifo_ul91" {  } { { "db/scfifo_ul91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_ul91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ul91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated " "Elaborating entity \"scfifo_ul91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hd91 " "Found entity 1: a_dpfifo_hd91" {  } { { "db/a_dpfifo_hd91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_hd91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hd91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo " "Elaborating entity \"a_dpfifo_hd91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\"" {  } { { "db/scfifo_ul91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_ul91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sen1 " "Found entity 1: altsyncram_sen1" {  } { { "db/altsyncram_sen1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_sen1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sen1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram " "Elaborating entity \"altsyncram_sen1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram\"" {  } { { "db/a_dpfifo_hd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_hd91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3 " "Elaborating entity \"raw_data_in_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo_fifo_161_sggz6gq ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0 " "Elaborating entity \"raw_data_in_fifo_fifo_161_sggz6gq\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/synth/raw_data_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764358 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422764358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4 " "Elaborating entity \"raw_data_in_index\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in4" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index_fifo_161_juzcywa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0 " "Elaborating entity \"raw_data_in_index_fifo_161_juzcywa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/synth/raw_data_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764569 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422764569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5 " "Elaborating entity \"raw_data_in_wstrb\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "in5" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb_fifo_161_el7h66y ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0 " "Elaborating entity \"raw_data_in_wstrb_fifo_161_el7h66y\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422764778 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422764778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1m91 " "Found entity 1: scfifo_1m91" {  } { { "db/scfifo_1m91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_1m91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1m91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated " "Elaborating entity \"scfifo_1m91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kd91 " "Found entity 1: a_dpfifo_kd91" {  } { { "db/a_dpfifo_kd91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_kd91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kd91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo " "Elaborating entity \"a_dpfifo_kd91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\"" {  } { { "db/scfifo_1m91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_1m91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fn1 " "Found entity 1: altsyncram_2fn1" {  } { { "db/altsyncram_2fn1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_2fn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422764870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422764870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fn1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram " "Elaborating entity \"altsyncram_2fn1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram\"" {  } { { "db/a_dpfifo_kd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_kd91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_0 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_0:f0 " "Elaborating entity \"fsm_0\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_0:f0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_1:f1 " "Elaborating entity \"fsm_1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_1:f1\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_2 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_2:f2 " "Elaborating entity \"fsm_2\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_2:f2\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3a ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3a:f3a " "Elaborating entity \"fsm_3a\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3a:f3a\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f3a" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3b ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3b:f3b " "Elaborating entity \"fsm_3b\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3b:f3b\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f3b" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3:f3 " "Elaborating entity \"fsm_3\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_3:f3\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_4 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_4:f4 " "Elaborating entity \"fsm_4\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|fsm_4:f4\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "f4" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0 " "Elaborating entity \"varint_out_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "out0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo_fifo_161_js5xm3y ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0 " "Elaborating entity \"varint_out_fifo_fifo_161_js5xm3y\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/synth/varint_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422764996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765169 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422765169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lna1 " "Found entity 1: scfifo_lna1" {  } { { "db/scfifo_lna1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_lna1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lna1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated " "Elaborating entity \"scfifo_lna1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8fa1 " "Found entity 1: a_dpfifo_8fa1" {  } { { "db/a_dpfifo_8fa1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8fa1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo " "Elaborating entity \"a_dpfifo_8fa1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\"" {  } { { "db/scfifo_lna1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_lna1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6gn1 " "Found entity 1: altsyncram_6gn1" {  } { { "db/altsyncram_6gn1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_6gn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6gn1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram " "Elaborating entity \"altsyncram_6gn1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram\"" {  } { { "db/a_dpfifo_8fa1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ve8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ve8 " "Found entity 1: cmpr_ve8" {  } { { "db/cmpr_ve8.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cmpr_ve8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer " "Elaborating entity \"cmpr_ve8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8fa1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison " "Elaborating entity \"cmpr_ve8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison\"" {  } { { "db/a_dpfifo_8fa1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asa " "Found entity 1: cntr_asa" {  } { { "db/cntr_asa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_asa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb " "Elaborating entity \"cntr_asa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8fa1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ns6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ns6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ns6 " "Found entity 1: cntr_ns6" {  } { { "db/cntr_ns6.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_ns6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ns6 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter " "Elaborating entity \"cntr_ns6\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter\"" {  } { { "db/a_dpfifo_8fa1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bsa " "Found entity 1: cntr_bsa" {  } { { "db/cntr_bsa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_bsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bsa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr " "Elaborating entity \"cntr_bsa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr\"" {  } { { "db/a_dpfifo_8fa1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_8fa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1 " "Elaborating entity \"varint_out_index\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "out1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index_fifo_161_yhvbcmy ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0 " "Elaborating entity \"varint_out_index_fifo_161_yhvbcmy\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/synth/varint_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765640 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422765640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sn91 " "Found entity 1: scfifo_sn91" {  } { { "db/scfifo_sn91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_sn91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sn91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated " "Elaborating entity \"scfifo_sn91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ff91 " "Found entity 1: a_dpfifo_ff91" {  } { { "db/a_dpfifo_ff91.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_ff91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ff91 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo " "Elaborating entity \"a_dpfifo_ff91\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\"" {  } { { "db/scfifo_sn91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_sn91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oin1 " "Found entity 1: altsyncram_oin1" {  } { { "db/altsyncram_oin1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_oin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422765732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422765732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oin1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram " "Elaborating entity \"altsyncram_oin1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram\"" {  } { { "db/a_dpfifo_ff91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_ff91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2 " "Elaborating entity \"raw_data_out_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "out2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo_fifo_161_js5xm3y ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0 " "Elaborating entity \"raw_data_out_fifo_fifo_161_js5xm3y\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/synth/raw_data_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422765944 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422765944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3 " "Elaborating entity \"raw_data_out_index\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "out3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index_fifo_161_yhvbcmy ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0 " "Elaborating entity \"raw_data_out_index_fifo_161_yhvbcmy\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/synth/raw_data_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422765982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766153 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422766153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4 " "Elaborating entity \"out_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "out4" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo_fifo_161_zmix54y ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0 " "Elaborating entity \"out_fifo_fifo_161_zmix54y\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/synth/out_fifo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\"" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422766365 ""}  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422766365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tcb1 " "Found entity 1: scfifo_tcb1" {  } { { "db/scfifo_tcb1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_tcb1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tcb1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated " "Elaborating entity \"scfifo_tcb1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g4b1 " "Found entity 1: a_dpfifo_g4b1" {  } { { "db/a_dpfifo_g4b1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g4b1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo " "Elaborating entity \"a_dpfifo_g4b1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\"" {  } { { "db/scfifo_tcb1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/scfifo_tcb1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mn1 " "Found entity 1: altsyncram_6mn1" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_6mn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mn1 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram " "Elaborating entity \"altsyncram_6mn1\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\"" {  } { { "db/a_dpfifo_g4b1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hp6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hp6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hp6 " "Found entity 1: decode_hp6" {  } { { "db/decode_hp6.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/decode_hp6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hp6 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2 " "Elaborating entity \"decode_hp6\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2\"" {  } { { "db/altsyncram_6mn1.tdf" "decode2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_6mn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1k7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1k7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1k7 " "Found entity 1: mux_1k7" {  } { { "db/mux_1k7.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/mux_1k7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1k7 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3 " "Elaborating entity \"mux_1k7\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3\"" {  } { { "db/altsyncram_6mn1.tdf" "mux3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_6mn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4f8 " "Found entity 1: cmpr_4f8" {  } { { "db/cmpr_4f8.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cmpr_4f8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer " "Elaborating entity \"cmpr_4f8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g4b1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison " "Elaborating entity \"cmpr_4f8\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison\"" {  } { { "db/a_dpfifo_g4b1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fsa " "Found entity 1: cntr_fsa" {  } { { "db/cntr_fsa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_fsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fsa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb " "Elaborating entity \"cntr_fsa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g4b1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ss6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ss6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ss6 " "Found entity 1: cntr_ss6" {  } { { "db/cntr_ss6.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_ss6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ss6 ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter " "Elaborating entity \"cntr_ss6\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter\"" {  } { { "db/a_dpfifo_g4b1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gsa " "Found entity 1: cntr_gsa" {  } { { "db/cntr_gsa.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/cntr_gsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422766794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422766794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gsa ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr " "Elaborating entity \"cntr_gsa\" for hierarchy \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr\"" {  } { { "db/a_dpfifo_g4b1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/a_dpfifo_g4b1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq:sysid_qsys_0 " "Elaborating entity \"ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_avalon_sysid_qsys_161_2nmdgeq:sysid_qsys_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "sysid_qsys_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_yundlma ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_yundlma\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_translator:protobuf_serializer_0_s0_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_translator:protobuf_serializer_0_s0_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "protobuf_serializer_0_s0_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422766991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_translator.sv(574) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(574): truncated value with size 5 to match size of target (1)" {  } { { "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422766995 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_translator:protobuf_serializer_0_s0_translator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_axi_translator.sv(575) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(575): truncated value with size 5 to match size of target (1)" {  } { { "ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_translator_161/synth/altera_merlin_axi_translator.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422766995 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_translator:protobuf_serializer_0_s0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "arria10_hps_0_h2f_axi_master_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_master_ni_161/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "protobuf_serializer_0_s0_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (16)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767068 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767069 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767069 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (16)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767071 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767072 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (16)" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767075 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_axi_slave_ni:protobuf_serializer_0_s0_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_glc2kaq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq:router " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_glc2kaq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq:router\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "router" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq:router\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq:router\|ghrd_10as066n2_altera_merlin_router_161_glc2kaq_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_3z24bki ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_3z24bki:router_001 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_3z24bki\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_3z24bki:router_001\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "router_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_3z24bki:router_001\|ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_3z24bki:router_001\|ghrd_10as066n2_altera_merlin_router_161_3z24bki_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_6tlrwfy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy:router_002 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_6tlrwfy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy:router_002\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "router_002" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy:router_002\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy:router_002\|ghrd_10as066n2_altera_merlin_router_161_6tlrwfy_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_eznt4gi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi:router_003 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_eznt4gi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi:router_003\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "router_003" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi:router_003\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi:router_003\|ghrd_10as066n2_altera_merlin_router_161_eznt4gi_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_r2wmb7q ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q:router_004 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_r2wmb7q\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q:router_004\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "router_004" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q:router_004\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q:router_004\|ghrd_10as066n2_altera_merlin_router_161_r2wmb7q_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_traffic_limiter:arria10_hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_traffic_limiter:arria10_hps_0_h2f_axi_master_wr_limiter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "arria10_hps_0_h2f_axi_master_wr_limiter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 3 to match size of target (1)" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767333 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_traffic_limiter:arria10_hps_0_h2f_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_burst_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (7)" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767370 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767414 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422767415 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea:cmd_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_demultiplexer_161_usno3ea:cmd_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "cmd_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a:cmd_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_sz5y66a:cmd_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "cmd_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "cmd_mux_002" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv" "arb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_w7zbgra:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "adder" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi:rsp_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_demultiplexer_161_vweyymi:rsp_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "rsp_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq:rsp_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq:rsp_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "rsp_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv" "arb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_x6gq7vq.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422767623 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422767624 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422767624 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767693 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512422767710 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512422767710 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "limiter_pipeline" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "agent_pipeline_002" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "agent_pipeline_004" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_004\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "agent_pipeline_005" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy:avalon_st_adapter " "Elaborating entity \"ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy:avalon_st_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" "avalon_st_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_yundlma.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_error_adapter_161_mg6siqa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy:avalon_st_adapter\|ghrd_10as066n2_error_adapter_161_mg6siqa:error_adapter_0 " "Elaborating entity \"ghrd_10as066n2_error_adapter_161_mg6siqa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_yundlma:mm_interconnect_0\|ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy:avalon_st_adapter\|ghrd_10as066n2_error_adapter_161_mg6siqa:error_adapter_0\"" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" "error_adapter_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4tryxxy.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422767999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_1" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "fpga_only_master_master_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_translator:pb_lwh2f_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_translator:pb_lwh2f_s0_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "pb_lwh2f_s0_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "arria10_hps_0_h2f_lw_axi_master_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "fpga_only_master_master_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_agent:pb_lwh2f_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_agent:pb_lwh2f_s0_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "pb_lwh2f_s0_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_agent:pb_lwh2f_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_slave_agent:pb_lwh2f_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rsp_fifo\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "pb_lwh2f_s0_agent_rsp_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_sc_fifo:pb_lwh2f_s0_agent_rdata_fifo\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "pb_lwh2f_s0_agent_rdata_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_cwpupmi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi:router " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_cwpupmi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi:router\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "router" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi:router\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi:router\|ghrd_10as066n2_altera_merlin_router_161_cwpupmi_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_54j6pka ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_54j6pka:router_003 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_54j6pka\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_54j6pka:router_003\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "router_003" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_54j6pka:router_003\|ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_router_161_54j6pka:router_003\|ghrd_10as066n2_altera_merlin_router_161_54j6pka_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "pb_lwh2f_s0_burst_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_merlin_burst_adapter:pb_lwh2f_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa:cmd_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_demultiplexer_161_ue62npa:cmd_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "cmd_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "cmd_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv" "arb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_to4nw7y:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "adder" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i:rsp_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_demultiplexer_161_3cn2f3i:rsp_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "rsp_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey:rsp_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_merlin_multiplexer_161_lepxjey:rsp_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "rsp_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "agent_pipeline" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "agent_pipeline_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya:avalon_st_adapter " "Elaborating entity \"ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya:avalon_st_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" "avalon_st_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_error_adapter_161_bzz5nli ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya:avalon_st_adapter\|ghrd_10as066n2_error_adapter_161_bzz5nli:error_adapter_0 " "Elaborating entity \"ghrd_10as066n2_error_adapter_161_bzz5nli\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_k5z5r4y:mm_interconnect_1\|ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya:avalon_st_adapter\|ghrd_10as066n2_error_adapter_161_bzz5nli:error_adapter_0\"" {  } { { "ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" "error_adapter_0" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_adapter_161/synth/ghrd_10as066n2_altera_avalon_st_adapter_161_4hslsya.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_2" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_master_translator:pb_lwh2f_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_master_translator:pb_lwh2f_m0_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "pb_lwh2f_m0_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "ilc_avalon_slave_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "sysid_qsys_0_control_slave_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "led_pio_s1_translator" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_master_agent:pb_lwh2f_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_master_agent:pb_lwh2f_m0_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "pb_lwh2f_m0_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "ilc_avalon_slave_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_slave_agent:ilc_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_slave_agent_161/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_sc_fifo:ilc_avalon_slave_agent_rsp_fifo\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "ilc_avalon_slave_agent_rsp_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_vr26f3y ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_vr26f3y\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "router" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y:router\|ghrd_10as066n2_altera_merlin_router_161_vr26f3y_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422768997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_pvtvnwi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi:router_001 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_pvtvnwi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi:router_001\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "router_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi:router_001\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi:router_001\|ghrd_10as066n2_altera_merlin_router_161_pvtvnwi_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "pb_lwh2f_m0_limiter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 5 to match size of target (1)" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422769046 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2|altera_merlin_traffic_limiter:pb_lwh2f_m0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy:cmd_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_demultiplexer_161_zfzukmy:cmd_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "cmd_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq:cmd_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_icmsfcq:cmd_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "cmd_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa:rsp_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_demultiplexer_161_bfk75pa:rsp_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "rsp_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "rsp_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" "arb" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|ghrd_10as066n2_altera_merlin_multiplexer_161_5ardxoi:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" "adder" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_multiplexer_161/synth/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "limiter_pipeline" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" "agent_pipeline_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_imhgcbi:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_3" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "hps_only_master_master_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "arria10_hps_0_f2h_axi_slave_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_axi_slave_ni:arria10_hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_axi_slave_ni_161/synth/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_23evfkq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_23evfkq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "router" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(154) " "Verilog HDL or VHDL warning at ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(154): object \"address\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422769827 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router\|ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_23evfkq:router\|ghrd_10as066n2_altera_merlin_router_161_23evfkq_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_p6phnay ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_p6phnay:router_001 " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_p6phnay\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_p6phnay:router_001\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "router_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_p6phnay:router_001\|ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode:the_default_decode " "Elaborating entity \"ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_router_161_p6phnay:router_001\|ghrd_10as066n2_altera_merlin_router_161_p6phnay_default_decode:the_default_decode\"" {  } { { "ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" "the_default_decode" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "hps_only_master_master_limiter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_traffic_limiter_161/synth/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512422769866 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_traffic_limiter:hps_only_master_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa:cmd_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_demultiplexer_161_vlbffpa:cmd_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "cmd_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq:cmd_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_multiplexer_161_rk5recq:cmd_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "cmd_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q:rsp_demux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_demultiplexer_161_j54ki5q:rsp_demux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "rsp_demux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux " "Elaborating entity \"ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|ghrd_10as066n2_altera_merlin_multiplexer_161_kblxcwy:rsp_mux\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "rsp_mux" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422769942 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422769943 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512422769943 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422769982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770010 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512422770030 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_width_adapter_161/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512422770030 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3|altera_merlin_width_adapter:arria10_hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "limiter_pipeline" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "agent_pipeline" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" "agent_pipeline_002" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_kzxwlpi:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_avalon_st_pipeline_stage_161/synth/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_srnh6va ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_srnh6va:mm_interconnect_4 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_srnh6va\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_srnh6va:mm_interconnect_4\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_4" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_srnh6va:mm_interconnect_4\|altera_merlin_master_agent:f2sdram_only_master1_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_srnh6va:mm_interconnect_4\|altera_merlin_master_agent:f2sdram_only_master1_master_agent\"" {  } { { "ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v" "f2sdram_only_master1_master_agent" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_mm_interconnect_161/synth/ghrd_10as066n2_altera_mm_interconnect_161_srnh6va.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y:mm_interconnect_5 " "Elaborating entity \"ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_mm_interconnect_161_a4dxs3y:mm_interconnect_5\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "mm_interconnect_5" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_irq_mapper_161_nvquryy ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_nvquryy:irq_mapper " "Elaborating entity \"ghrd_10as066n2_altera_irq_mapper_161_nvquryy\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_nvquryy:irq_mapper\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "irq_mapper" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_irq_mapper_161_43ijldi ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_43ijldi:irq_mapper_001 " "Elaborating entity \"ghrd_10as066n2_altera_irq_mapper_161_43ijldi\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_43ijldi:irq_mapper_001\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "irq_mapper_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghrd_10as066n2_altera_irq_mapper_161_kbptgda ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_kbptgda:irq_mapper_002 " "Elaborating entity \"ghrd_10as066n2_altera_irq_mapper_161_kbptgda\" for hierarchy \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_irq_mapper_161_kbptgda:irq_mapper_002\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "irq_mapper_002" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "rst_controller" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ghrd_10as066n2:soc_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "ghrd_10as066n2/synth/ghrd_10as066n2.v" "rst_controller_001" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/synth/ghrd_10as066n2.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "ghrd_10as066n2_top.v" "debounce_inst" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd_10as066n2_top.v" "pulse_cold_reset" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd_10as066n2_top.v" "pulse_warm_reset" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd_10as066n2_top.v" "pulse_debug_reset" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422770928 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "node" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1512422780746 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "node" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1512422780756 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" "node" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_jtag_dc_streaming_161/synth/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1512422780767 "|ghrd_10as066n2_top|ghrd_10as066n2:soc_inst|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512422786559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.04.16:26:30 Progress: Loading sld84537248/alt_sld_fab_wrapper_hw.tcl " "2017.12.04.16:26:30 Progress: Loading sld84537248/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422790887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Transforming system: alt_sld_fab\" " "Alt_sld_fab: \"Transforming system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform " "Presplit: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform took 0.000s " "Presplit: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform " "Splitter: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform took 0.000s " "Splitter: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtagpins: Running transform generation_view_transform " "Jtagpins: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtagpins: Running transform generation_view_transform took 0.000s " "Jtagpins: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: Running transform generation_view_transform " "Sldfabric: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: Running transform generation_view_transform took 0.000s " "Sldfabric: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: Running transform generation_view_transform " "Ident: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: Running transform generation_view_transform took 0.000s " "Ident: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.045s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.045s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.009s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.009s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\" " "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Processing generation queue\" " "Alt_sld_fab: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab\" " "Alt_sld_fab: \"Generating: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_161_jsfgeea\" " "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_161_jsfgeea\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422793853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_161_vumttgi\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_161_vumttgi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422794328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_161_agqapvy\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_161_agqapvy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422794480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422794647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_connection_identification_hub_161_kzyodwq\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_connection_identification_hub_161_kzyodwq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422794840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 8 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 8 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422794848 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512422795503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_161_jsfgeea " "Found entity 1: alt_sld_fab_alt_sld_fab_161_jsfgeea" {  } { { "db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422795940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422795940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg:config " "Found design unit 1: alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg:config" {  } { { "db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_jsfgeea_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422795942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422795942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/altera_connection_identification_hub_161/synth/alt_sld_fab_altera_connection_identification_hub_161_kzyodwq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84537248/altera_connection_identification_hub_161/synth/alt_sld_fab_altera_connection_identification_hub_161_kzyodwq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_connection_identification_hub_161_kzyodwq " "Found entity 1: alt_sld_fab_altera_connection_identification_hub_161_kzyodwq" {  } { { "db/ip/sld84537248/altera_connection_identification_hub_161/synth/alt_sld_fab_altera_connection_identification_hub_161_kzyodwq.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/altera_connection_identification_hub_161/synth/alt_sld_fab_altera_connection_identification_hub_161_kzyodwq.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422795945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422795945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva-rtl " "Found design unit 1: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva-rtl" {  } { { "db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva " "Found entity 1: alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva" {  } { { "db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/altera_sld_jtag_hub_161/synth/alt_sld_fab_altera_sld_jtag_hub_161_wbfqiva.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422796085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_agqapvy.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84537248/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_agqapvy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_sld_splitter_161_agqapvy " "Found entity 1: alt_sld_fab_altera_sld_splitter_161_agqapvy" {  } { { "db/ip/sld84537248/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_agqapvy.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_agqapvy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422796201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_vumttgi.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84537248/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_vumttgi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_super_splitter_161_vumttgi " "Found entity 1: alt_sld_fab_altera_super_splitter_161_vumttgi" {  } { { "db/ip/sld84537248/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_vumttgi.sv" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_vumttgi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422796302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/synth/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld84537248/synth/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld84537248/synth/alt_sld_fab.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/synth/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422796404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld84537248/synth/alt_sld_fab_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld84537248/synth/alt_sld_fab_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_cfg:config " "Found design unit 1: alt_sld_fab_cfg:config" {  } { { "db/ip/sld84537248/synth/alt_sld_fab_cfg.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/ip/sld84537248/synth/alt_sld_fab_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422796406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422796406 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[7\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[7\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[6\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[6\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[5\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[5\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[4\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[4\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[3\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[3\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[2\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[2\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[1\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[1\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[0\]\" " "Converted tri-state node \"ghrd_10as066n2:soc_inst\|protobuf_serializer:protobuf_serializer_0\|out_fifo_data\[0\]\" into a selector" {  } { { "ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/protobuf_serializer_30/synth/protobuf_serializer.v" 82 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 11 1512422811259 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 11 1512422811259 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master1\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master1\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512422813272 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512422813272 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512422813272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512422813327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_jtag_avalon_master_161_7opu3yi:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512422813327 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512422813327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tom1 " "Found entity 1: altsyncram_tom1" {  } { { "db/altsyncram_tom1.tdf" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/db/altsyncram_tom1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512422813372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422813372 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512422814188 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3036 " "3036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512422829133 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:b_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_last_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:r_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:araddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:awaddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_strb_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:wdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:w_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""} { "Info" "ISCL_SCL_CELL_NAME" "ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"ghrd_10as066n2:soc_inst\|ghrd_10as066n2_altera_arria10_hps_161_wdommvq:arria10_hps_0\|ghrd_10as066n2_altera_arria10_interface_generator_140_h73okey:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|alentar:aw_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512422829411 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1512422829411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/output_files/ghrd_10as066n2.map.smsg " "Generated suppressed messages file /home/fpga/workspace/firework/a10-soc-devkit-ghrd/output_files/ghrd_10as066n2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422833052 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE hps_i2c1_SDA~output " "Input port OE of I/O output buffer \"hps_i2c1_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "ghrd_10as066n2_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 60 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1512422840664 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE hps_i2c1_SCL~output " "Input port OE of I/O output buffer \"hps_i2c1_SCL~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "ghrd_10as066n2_top.v" "" { Text "/home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2_top.v" 61 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1512422840664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28286 " "Implemented 28286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512422842036 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512422842036 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512422842036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27751 " "Implemented 27751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512422842036 ""} { "Info" "ICUT_CUT_TM_RAMS" "349 " "Implemented 349 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512422842036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512422842036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1974 " "Peak virtual memory: 1974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512422842401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 16:27:22 2017 " "Processing ended: Mon Dec  4 16:27:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512422842401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512422842401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:40 " "Total CPU time (on all processors): 00:09:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512422842401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512422842401 ""}
