// Seed: 1425916434
module module_0 (
    input uwire id_0,
    input tri1  id_1
    , id_3
);
  assign id_3 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    input tri0 _id_0,
    input wire id_1,
    output tri id_2,
    output supply0 id_3
);
  always_comb force id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic [id_0 : -1] id_5;
  ;
  assign id_5[-1] = id_1;
  logic [id_0 : -1] id_6;
  ;
  assign id_5 = id_0;
  wire id_7;
endmodule
module module_2 #(
    parameter id_2 = 32'd25
) (
    id_1
);
  output logic [7:0] id_1;
  logic _id_2 = -1;
  assign id_2 = id_2;
  always @(-1) begin : LABEL_0
    cover (id_2);
  end
  assign id_1 = id_2;
  assign id_1[id_2<id_2] = 1;
  wire id_3;
endmodule
module module_3 #(
    parameter id_2 = 32'd82,
    parameter id_5 = 32'd38
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  output supply0 id_7;
  input wire id_6;
  output wire _id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [1 : id_5] id_12;
  assign id_7 = id_1 - 1 < id_10[id_2 : 1'h0];
  module_2 modCall_1 (id_10);
  wire [id_2 : -1] id_13;
endmodule
