<?xml version="1.0" encoding="utf-8" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!--  This file is generated by Nim. -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

<meta name="viewport" content="width=device-width, initial-scale=1.0">

<!-- Favicon -->
<link rel="shortcut icon" href="data:image/x-icon;base64,AAABAAEAEBAAAAEAIABoBAAAFgAAACgAAAAQAAAAIAAAAAEAIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AAAAAAUAAAAF////AP///wD///8A////AP///wD///8A////AP///wD///8A////AAAAAAIAAABbAAAAlQAAAKIAAACbAAAAmwAAAKIAAACVAAAAWwAAAAL///8A////AP///wD///8A////AAAAABQAAADAAAAAYwAAAA3///8A////AP///wD///8AAAAADQAAAGMAAADAAAAAFP///wD///8A////AP///wAAAACdAAAAOv///wD///8A////AP///wD///8A////AP///wD///8AAAAAOgAAAJ3///8A////AP///wAAAAAnAAAAcP///wAAAAAoAAAASv///wD///8A////AP///wAAAABKAAAAKP///wAAAABwAAAAJ////wD///8AAAAAgQAAABwAAACIAAAAkAAAAJMAAACtAAAAFQAAABUAAACtAAAAkwAAAJAAAACIAAAAHAAAAIH///8A////AAAAAKQAAACrAAAAaP///wD///8AAAAARQAAANIAAADSAAAARf///wD///8AAAAAaAAAAKsAAACk////AAAAADMAAACcAAAAnQAAABj///8A////AP///wAAAAAYAAAAGP///wD///8A////AAAAABgAAACdAAAAnAAAADMAAAB1AAAAwwAAAP8AAADpAAAAsQAAAE4AAAAb////AP///wAAAAAbAAAATgAAALEAAADpAAAA/wAAAMMAAAB1AAAAtwAAAOkAAAD/AAAA/wAAAP8AAADvAAAA3gAAAN4AAADeAAAA3gAAAO8AAAD/AAAA/wAAAP8AAADpAAAAtwAAAGUAAAA/AAAA3wAAAP8AAAD/AAAA/wAAAP8AAAD/AAAA/wAAAP8AAAD/AAAA/wAAAP8AAADfAAAAPwAAAGX///8A////AAAAAEgAAADtAAAAvwAAAL0AAADGAAAA7wAAAO8AAADGAAAAvQAAAL8AAADtAAAASP///wD///8A////AP///wD///8AAAAAO////wD///8A////AAAAAIcAAACH////AP///wD///8AAAAAO////wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A////AP///wD///8A//8AAP//AAD4HwAA7/cAAN/7AAD//wAAoYUAAJ55AACf+QAAh+EAAAAAAADAAwAA4AcAAP5/AAD//wAA//8AAA=="/>
<link rel="icon" type="image/png" sizes="32x32" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAABmJLR0QA/wD/AP+gvaeTAAAACXBIWXMAAA3XAAAN1wFCKJt4AAAAB3RJTUUH4QQQEwksSS9ZWwAAAk1JREFUWMPtll2ITVEUx39nn/O7Y5qR8f05wtCUUr6ZIS++8pEnkZInPImneaCQ5METNdOkeFBKUhMPRIkHKfEuUZSUlGlKPN2TrgfncpvmnntnmlEyq1Z7t89/rf9a6+y99oZxGZf/XeIq61EdtgKXgdXA0xrYAvBjOIF1AI9zvjcC74BSpndrJPkBWDScTF8Aa4E3wDlgHbASaANmVqlcCnwHvgDvgVfAJ+AikAAvgfVZwLnSVZHZaOuKoQi3ZOMi4NkYkpe1p4J7A8BpYAD49hfIy/oqG0+hLomiKP2L5L+1ubn5115S+3OAn4EnwBlgMzCjyt6ZAnQCJ4A7wOs88iRJHvw50HoujuPBoCKwHWiosy8MdfZnAdcHk8dxXFJ3VQbQlCTJvRBCGdRbD4M6uc5glpY3eAihpN5S5w12diSEcCCEcKUO4ljdr15T76ur1FDDLIQQ3qv71EdDOe3Kxj3leRXyk+pxdWnFWod6Wt2bY3de3aSuUHcPBVimHs7mK9WrmeOF6lR1o9qnzskh2ar2qm1qizpfXaPeVGdlmGN5pb09qMxz1Xb1kLqgzn1RyH7JUXW52lr5e/Kqi9qpto7V1atuUzfnARrV7jEib1T76gG2qxdGmXyiekkt1GswPTtek0aBfJp6YySGBfWg2tPQ0FAYgf1stUfdmdcjarbYJEniKIq6gY/Aw+zWHAC+p2labGpqiorFYgGYCEzN7oQdQClN07O1/EfDyGgC0ALMBdYAi4FyK+4H3gLPsxfR1zRNi+NP7nH5J+QntnXe5B5mpfQAAAAASUVORK5CYII=">

<!-- Google fonts -->
<link href='https://fonts.googleapis.com/css?family=Lato:400,600,900' rel='stylesheet' type='text/css'/>
<link href='https://fonts.googleapis.com/css?family=Source+Code+Pro:400,500,600' rel='stylesheet' type='text/css'/>

<!-- CSS -->
<title>verilog_wrapper</title>
<link rel="stylesheet" type="text/css" href="nimdoc.out.css">

<script type="text/javascript" src="dochack.js"></script>

<script type="text/javascript">
function main() {
  var pragmaDots = document.getElementsByClassName("pragmadots");
  for (var i = 0; i < pragmaDots.length; i++) {
    pragmaDots[i].onclick = function(event) {
      // Hide tease
      event.target.parentNode.style.display = "none";
      // Show actual
      event.target.parentNode.nextElementSibling.style.display = "inline";
    }
  }

  const toggleSwitch = document.querySelector('.theme-switch input[type="checkbox"]');
  function switchTheme(e) {
      if (e.target.checked) {
          document.documentElement.setAttribute('data-theme', 'dark');
          localStorage.setItem('theme', 'dark');
      } else {
          document.documentElement.setAttribute('data-theme', 'light');
          localStorage.setItem('theme', 'light');
      }
  }

  toggleSwitch.addEventListener('change', switchTheme, false);

  const currentTheme = localStorage.getItem('theme') ? localStorage.getItem('theme') : null;
  if (currentTheme) {
    document.documentElement.setAttribute('data-theme', currentTheme);

    if (currentTheme === 'dark') {
      toggleSwitch.checked = true;
    }
  }
}
</script>

</head>
<body onload="main()">
<div class="document" id="documentId">
  <div class="container">
    <h1 class="title">verilog_wrapper</h1>
      <div class="row">
    <div class="three columns">
    <div class="theme-switch-wrapper">
      <label class="theme-switch" for="checkbox">
        <input type="checkbox" id="checkbox" />
        <div class="slider round"></div>
      </label>
     &nbsp;&nbsp;&nbsp; <em>Dark Mode</em>
    </div>
    <div id="global-links">
  <ol>
  <li>src  <ol>    <li>      <a href="https://haxscramper.github.io/htsparse/src/htsparse.html">htsparse</a>    </li>    <li>htsparse    <ol>      <li>bash      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/bash/bash.html">bash</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/bash/bash_wrapper.html">bash_wrapper</a>        </li>      </ol></li>      <li>rust      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/rust/rust_wrapper.html">rust_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/rust/rust.html">rust</a>        </li>      </ol></li>      <li>fennel      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/fennel/fennel_wrapper.html">fennel_wrapper</a>        </li>      </ol></li>      <li>c      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/c/c.html">c</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/c/c_wrapper.html">c_wrapper</a>        </li>      </ol></li>      <li>latex      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/latex/latex_wrapper.html">latex_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/latex/latex.html">latex</a>        </li>      </ol></li>      <li>scala      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/scala/scala.html">scala</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/scala/scala_wrapper.html">scala_wrapper</a>        </li>      </ol></li>      <li>        <a href="https://haxscramper.github.io/htsparse/src/htsparse/nakefile.html">nakefile</a>      </li>      <li>        <a href="https://haxscramper.github.io/htsparse/src/htsparse/common.html">common</a>      </li>      <li>nix      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/nix/nix_wrapper.html">nix_wrapper</a>        </li>      </ol></li>      <li>julia      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/julia/julia_wrapper.html">julia_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/julia/julia.html">julia</a>        </li>      </ol></li>      <li>agda      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/agda/agda.html">agda</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/agda/agda_wrapper.html">agda_wrapper</a>        </li>      </ol></li>      <li>cpp      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/cpp/cpp.html">cpp</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/cpp/cpp_wrapper.html">cpp_wrapper</a>        </li>      </ol></li>      <li>eno      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/eno/eno_wrapper.html">eno_wrapper</a>        </li>      </ol></li>      <li>go      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/go/go_wrapper.html">go_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/go/go.html">go</a>        </li>      </ol></li>      <li>dart      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/dart/dart_wrapper.html">dart_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/dart/dart.html">dart</a>        </li>      </ol></li>      <li>systemVerilog      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/systemVerilog/systemVerilog.html">systemVerilog</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/systemVerilog/verilog_wrapper.html">verilog_wrapper</a>        </li>      </ol></li>      <li>javascript      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/javascript/javascript_wrapper.html">javascript_wrapper</a>        </li>      </ol></li>      <li>csharp      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/csharp/csharp.html">csharp</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/csharp/c_sharp_wrapper.html">c_sharp_wrapper</a>        </li>      </ol></li>      <li>kotlin      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/kotlin/kotlin.html">kotlin</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/kotlin/kotlin_wrapper.html">kotlin_wrapper</a>        </li>      </ol></li>      <li>lua      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/lua/lua.html">lua</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/lua/lua_wrapper.html">lua_wrapper</a>        </li>      </ol></li>      <li>ruby      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/ruby/ruby_wrapper.html">ruby_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/ruby/ruby.html">ruby</a>        </li>      </ol></li>      <li>css      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/css/css.html">css</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/css/css_wrapper.html">css_wrapper</a>        </li>      </ol></li>      <li>zig      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/zig/zig.html">zig</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/zig/zig_wrapper.html">zig_wrapper</a>        </li>      </ol></li>      <li>embeddedTemplate      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/embeddedTemplate/embedded_template.html">embedded_template</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/embeddedTemplate/embedded_template_wrapper.html">embedded_template_wrapper</a>        </li>      </ol></li>      <li>toml      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/toml/toml.html">toml</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/toml/toml_wrapper.html">toml_wrapper</a>        </li>      </ol></li>      <li>html      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/html/html_wrapper.html">html_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/html/html.html">html</a>        </li>      </ol></li>      <li>vhdl      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/vhdl/vhdl_wrapper.html">vhdl_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/vhdl/vhdl.html">vhdl</a>        </li>      </ol></li>      <li>java      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/java/java.html">java</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/java/java_wrapper.html">java_wrapper</a>        </li>      </ol></li>      <li>systemrdl      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/systemrdl/systemrdl.html">systemrdl</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/systemrdl/systemrdl_wrapper.html">systemrdl_wrapper</a>        </li>      </ol></li>      <li>python      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/python/python_wrapper.html">python_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/python/python.html">python</a>        </li>      </ol></li>      <li>php      <ol>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/php/php_wrapper.html">php_wrapper</a>        </li>        <li>          <a href="https://haxscramper.github.io/htsparse/src/htsparse/php/php.html">php</a>        </li>      </ol></li>    </ol></li>  </ol></li>
  <li>
    <a href="https://haxscramper.github.io/htsparse//index.html">index</a>
  </li>
</ol>    </div>
    <div id="searchInputDiv">
      Search: <input type="text" id="searchInput"
        onkeyup="search()" />
    </div>
    <ul class="simple simple-toc" id="toc-list">
<li>
  <a class="reference reference-toplevel" href="#7" id="57">Types</a>
  <ul class="simple simple-toc-section">
      <li><a class="reference" href="#VerilogNodeKind"
    title="VerilogNodeKind = enum
  verilogDollarfulskewUnderscoretimingUnderscorecheck, ## $fullskew_timing_check
  verilogDollarholdUnderscoretimingUnderscorecheck, ## $hold_timing_check
  verilogDollarnochangeUnderscoretimingUnderscorecheck, ## $nochange_timing_check
  verilogDollarperiodUnderscoretimingUnderscorecheck, ## $period_timing_check
  verilogDollarrecoveryUnderscoretimingUnderscorecheck, ## $recovery_timing_check
  verilogDollarrecremUnderscoretimingUnderscorecheck, ## $recrem_timing_check
  verilogDollarremovalUnderscoretimingUnderscorecheck, ## $removal_timing_check
  verilogDollarsetupUnderscoretimingUnderscorecheck, ## $setup_timing_check
  verilogDollarsetupholdUnderscoretimingUnderscorecheck, ## $setuphold_timing_check
  verilogDollarskewUnderscoretimingUnderscorecheck, ## $skew_timing_check
  verilogDollartimeskewUnderscoretimingUnderscorecheck, ## $timeskew_timing_check
  verilogDollarwidthUnderscoretimingUnderscorecheck, ## $width_timing_check
  verilogOrderedParameterAssignment, ## _ordered_parameter_assignment
  verilogActionBlock,       ## action_block
  verilogAlwaysConstruct,   ## always_construct
  verilogAlwaysKeyword,     ## always_keyword
  verilogAnonymousProgram,  ## anonymous_program
  verilogAnonymousProgramItem, ## anonymous_program_item
  verilogAnsiPortDeclaration, ## ansi_port_declaration
  verilogArrayManipulationCall, ## array_manipulation_call
  verilogArrayMethodName,   ## array_method_name
  verilogArrayRangeExpression, ## array_range_expression
  verilogAssertPropertyStatement, ## assert_property_statement
  verilogAssertionVariableDeclaration, ## assertion_variable_declaration
  verilogAssignmentOperator, ## assignment_operator
  verilogAssignmentPattern, ## assignment_pattern
  verilogAssignmentPatternExpression, ## assignment_pattern_expression
  verilogAssignmentPatternKey, ## assignment_pattern_key
  verilogAssignmentPatternNetLvalue, ## assignment_pattern_net_lvalue
  verilogAssignmentPatternVariableLvalue, ## assignment_pattern_variable_lvalue
  verilogAssociativeDimension, ## associative_dimension
  verilogAssumePropertyStatement, ## assume_property_statement
  verilogAttrSpec,          ## attr_spec
  verilogAttributeInstance, ## attribute_instance
  verilogBeginKeywords,     ## begin_keywords
  verilogBindDirective,     ## bind_directive
  verilogBindTargetInstance, ## bind_target_instance
  verilogBindTargetInstanceList, ## bind_target_instance_list
  verilogBindTargetScope,   ## bind_target_scope
  verilogBinsExpression,    ## bins_expression
  verilogBinsKeyword,       ## bins_keyword
  verilogBinsOrEmpty,       ## bins_or_empty
  verilogBinsOrOptions,     ## bins_or_options
  verilogBinsSelection,     ## bins_selection
  verilogBinsSelectionOrOption, ## bins_selection_or_option
  verilogBitSelect1,        ## bit_select1
  verilogBlockEventExpression, ## block_event_expression
  verilogBlockItemDeclaration, ## block_item_declaration
  verilogBlockingAssignment, ## blocking_assignment
  verilogCaseExpression,    ## case_expression
  verilogCaseGenerateConstruct, ## case_generate_construct
  verilogCaseGenerateItem,  ## case_generate_item
  verilogCaseInsideItem,    ## case_inside_item
  verilogCaseItem,          ## case_item
  verilogCaseItemExpression, ## case_item_expression
  verilogCaseKeyword,       ## case_keyword
  verilogCasePatternItem,   ## case_pattern_item
  verilogCaseStatement,     ## case_statement
  verilogCast,              ## cast
  verilogCastingType,       ## casting_type
  verilogCellClause,        ## cell_clause
  verilogCellIdentifier,    ## cell_identifier
  verilogChargeStrength,    ## charge_strength
  verilogCheckerDeclaration, ## checker_declaration
  verilogCheckerIdentifier, ## checker_identifier
  verilogCheckerInstantiation, ## checker_instantiation
  verilogCheckerOrGenerateItemDeclaration, ## checker_or_generate_item_declaration
  verilogCheckerPortDirection, ## checker_port_direction
  verilogCheckerPortItem,   ## checker_port_item
  verilogCheckerPortList,   ## checker_port_list
  verilogClassConstructorDeclaration, ## class_constructor_declaration
  verilogClassConstructorPrototype, ## class_constructor_prototype
  verilogClassDeclaration,  ## class_declaration
  verilogClassIdentifier,   ## class_identifier
  verilogClassItem,         ## class_item
  verilogClassItemQualifier, ## class_item_qualifier
  verilogClassMethod,       ## class_method
  verilogClassNew,          ## class_new
  verilogClassProperty,     ## class_property
  verilogClassQualifier,    ## class_qualifier
  verilogClassScope,        ## class_scope
  verilogClassType,         ## class_type
  verilogClockingDeclAssign, ## clocking_decl_assign
  verilogClockingDeclaration, ## clocking_declaration
  verilogClockingDirection, ## clocking_direction
  verilogClockingDrive,     ## clocking_drive
  verilogClockingEvent,     ## clocking_event
  verilogClockingIdentifier, ## clocking_identifier
  verilogClockingItem,      ## clocking_item
  verilogClockingSkew,      ## clocking_skew
  verilogClockvar,          ## clockvar
  verilogClockvarExpression, ## clockvar_expression
  verilogCmosSwitchInstance, ## cmos_switch_instance
  verilogCmosSwitchtype,    ## cmos_switchtype
  verilogCombinationalBody, ## combinational_body
  verilogCombinationalEntry, ## combinational_entry
  verilogConcatenation,     ## concatenation
  verilogConcurrentAssertionItem, ## concurrent_assertion_item
  verilogCondPattern,       ## cond_pattern
  verilogCondPredicate,     ## cond_predicate
  verilogConditionalExpression, ## conditional_expression
  verilogConditionalStatement, ## conditional_statement
  verilogConfigIdentifier,  ## config_identifier
  verilogConfigRuleStatement, ## config_rule_statement
  verilogConsecutiveRepetition, ## consecutive_repetition
  verilogConstIdentifier,   ## const_identifier
  verilogConstantBitSelect1, ## constant_bit_select1
  verilogConstantConcatenation, ## constant_concatenation
  verilogConstantExpression, ## constant_expression
  verilogConstantIndexedRange, ## constant_indexed_range
  verilogConstantMintypmaxExpression, ## constant_mintypmax_expression
  verilogConstantMultipleConcatenation, ## constant_multiple_concatenation
  verilogConstantParamExpression, ## constant_param_expression
  verilogConstantPrimary,   ## constant_primary
  verilogConstantRange,     ## constant_range
  verilogConstantSelect1,   ## constant_select1
  verilogConstraintBlock,   ## constraint_block
  verilogConstraintBlockItem, ## constraint_block_item
  verilogConstraintDeclaration, ## constraint_declaration
  verilogConstraintExpression, ## constraint_expression
  verilogConstraintIdentifier, ## constraint_identifier
  verilogConstraintPrimary, ## constraint_primary
  verilogConstraintPrototype, ## constraint_prototype
  verilogConstraintPrototypeQualifier, ## constraint_prototype_qualifier
  verilogConstraintSet,     ## constraint_set
  verilogContinuousAssign,  ## continuous_assign
  verilogControlledReferenceEvent, ## controlled_reference_event
  verilogCoverCross,        ## cover_cross
  verilogCoverPoint,        ## cover_point
  verilogCoverPointIdentifier, ## cover_point_identifier
  verilogCoverPropertyStatement, ## cover_property_statement
  verilogCoverSequenceStatement, ## cover_sequence_statement
  verilogCoverageEvent,     ## coverage_event
  verilogCoverageOption,    ## coverage_option
  verilogCoverageSpecOrOption, ## coverage_spec_or_option
  verilogCovergroupDeclaration, ## covergroup_declaration
  verilogCovergroupIdentifier, ## covergroup_identifier
  verilogCovergroupRangeList, ## covergroup_range_list
  verilogCovergroupValueRange, ## covergroup_value_range
  verilogCrossBody,         ## cross_body
  verilogCrossBodyItem,     ## cross_body_item
  verilogCrossIdentifier,   ## cross_identifier
  verilogCycleDelay,        ## cycle_delay
  verilogCycleDelayConstRangeExpression, ## cycle_delay_const_range_expression
  verilogCycleDelayRange,   ## cycle_delay_range
  verilogDataDeclaration,   ## data_declaration
  verilogDataEvent,         ## data_event
  verilogDataSourceExpression, ## data_source_expression
  verilogDataType,          ## data_type
  verilogDataTypeOrImplicit1, ## data_type_or_implicit1
  verilogDataTypeOrVoid,    ## data_type_or_void
  verilogDecimalNumber,     ## decimal_number
  verilogDefaultClause,     ## default_clause
  verilogDefaultNettypeCompilerDirective, ## default_nettype_compiler_directive
  verilogDefaultNettypeValue, ## default_nettype_value
  verilogDefaultSkew,       ## default_skew
  verilogDeferredImmediateAssertStatement, ## deferred_immediate_assert_statement
  verilogDeferredImmediateAssertionItem, ## deferred_immediate_assertion_item
  verilogDeferredImmediateAssumeStatement, ## deferred_immediate_assume_statement
  verilogDeferredImmediateCoverStatement, ## deferred_immediate_cover_statement
  verilogDefparamAssignment, ## defparam_assignment
  verilogDelay2,            ## delay2
  verilogDelay3,            ## delay3
  verilogDelayControl,      ## delay_control
  verilogDelayOrEventControl, ## delay_or_event_control
  verilogDelayValue,        ## delay_value
  verilogDelayedData,       ## delayed_data
  verilogDelayedReference,  ## delayed_reference
  verilogDesignStatement,   ## design_statement
  verilogDisableStatement,  ## disable_statement
  verilogDistItem,          ## dist_item
  verilogDistList,          ## dist_list
  verilogDistWeight,        ## dist_weight
  verilogDoubleQuotedString, ## double_quoted_string
  verilogDpiFunctionImportProperty, ## dpi_function_import_property
  verilogDpiFunctionProto,  ## dpi_function_proto
  verilogDpiImportExport,   ## dpi_import_export
  verilogDpiSpecString,     ## dpi_spec_string
  verilogDpiTaskImportProperty, ## dpi_task_import_property
  verilogDpiTaskProto,      ## dpi_task_proto
  verilogDriveStrength,     ## drive_strength
  verilogDynamicArrayNew,   ## dynamic_array_new
  verilogEdgeControlSpecifier, ## edge_control_specifier
  verilogEdgeDescriptor,    ## edge_descriptor
  verilogEdgeIdentifier,    ## edge_identifier
  verilogEdgeIndicator,     ## edge_indicator
  verilogEdgeInputList,     ## edge_input_list
  verilogEdgeSensitivePathDeclaration, ## edge_sensitive_path_declaration
  verilogElaborationSystemTask, ## elaboration_system_task
  verilogEmptyUnpackedArrayConcatenation, ## empty_unpacked_array_concatenation
  verilogEnableGateInstance, ## enable_gate_instance
  verilogEnableGatetype,    ## enable_gatetype
  verilogEnableTerminal,    ## enable_terminal
  verilogEndEdgeOffset,     ## end_edge_offset
  verilogEnumBaseType,      ## enum_base_type
  verilogEnumIdentifier,    ## enum_identifier
  verilogEnumNameDeclaration, ## enum_name_declaration
  verilogErrorLimitValue,   ## error_limit_value
  verilogEscapedIdentifier, ## escaped_identifier
  verilogEventBasedFlag,    ## event_based_flag
  verilogEventControl,      ## event_control
  verilogEventExpression,   ## event_expression
  verilogEventTrigger,      ## event_trigger
  verilogExpectPropertyStatement, ## expect_property_statement
  verilogExpression,        ## expression
  verilogExpressionOrDist,  ## expression_or_dist
  verilogExternConstraintDeclaration, ## extern_constraint_declaration
  verilogExternTfDeclaration, ## extern_tf_declaration
  verilogFinalConstruct,    ## final_construct
  verilogFinishNumber,      ## finish_number
  verilogForInitialization, ## for_initialization
  verilogForStep,           ## for_step
  verilogForVariableDeclaration, ## for_variable_declaration
  verilogFormalArgument,    ## formal_argument
  verilogFormalIdentifier,  ## formal_identifier
  verilogFormalPortIdentifier, ## formal_port_identifier
  verilogFullEdgeSensitivePathDescription, ## full_edge_sensitive_path_description
  verilogFullPathDescription, ## full_path_description
  verilogFunctionBodyDeclaration, ## function_body_declaration
  verilogFunctionDataTypeOrImplicit1, ## function_data_type_or_implicit1
  verilogFunctionDeclaration, ## function_declaration
  verilogFunctionIdentifier, ## function_identifier
  verilogFunctionPrototype, ## function_prototype
  verilogFunctionStatement, ## function_statement
  verilogFunctionStatementOrNull, ## function_statement_or_null
  verilogFunctionSubroutineCall, ## function_subroutine_call
  verilogGateInstantiation, ## gate_instantiation
  verilogGenerateBlock,     ## generate_block
  verilogGenerateBlockIdentifier, ## generate_block_identifier
  verilogGenerateRegion,    ## generate_region
  verilogGenvarDeclaration, ## genvar_declaration
  verilogGenvarIdentifier,  ## genvar_identifier
  verilogGenvarInitialization, ## genvar_initialization
  verilogGenvarIteration,   ## genvar_iteration
  verilogGotoRepetition,    ## goto_repetition
  verilogHierarchicalBtfIdentifier, ## hierarchical_btf_identifier
  verilogHierarchicalInstance, ## hierarchical_instance
  verilogIdDirective,       ## id_directive
  verilogIdentifierList,    ## identifier_list
  verilogIfGenerateConstruct, ## if_generate_construct
  verilogImplicitClassHandle, ## implicit_class_handle
  verilogImplicitDataType1, ## implicit_data_type1
  verilogImportExport,      ## import_export
  verilogIncOrDecExpression, ## inc_or_dec_expression
  verilogIncOrDecOperator,  ## inc_or_dec_operator
  verilogIncludeCompilerDirective, ## include_compiler_directive
  verilogIncludeCompilerDirectiveStandard, ## include_compiler_directive_standard
  verilogIndexVariableIdentifier, ## index_variable_identifier
  verilogIndexedRange,      ## indexed_range
  verilogInitVal,           ## init_val
  verilogInitialConstruct,  ## initial_construct
  verilogInoutDeclaration,  ## inout_declaration
  verilogInoutPortIdentifier, ## inout_port_identifier
  verilogInoutTerminal,     ## inout_terminal
  verilogInputDeclaration,  ## input_declaration
  verilogInputIdentifier,   ## input_identifier
  verilogInputPortIdentifier, ## input_port_identifier
  verilogInputTerminal,     ## input_terminal
  verilogInsideExpression,  ## inside_expression
  verilogInstClause,        ## inst_clause
  verilogInstName,          ## inst_name
  verilogInstanceIdentifier, ## instance_identifier
  verilogIntegerAtomType,   ## integer_atom_type
  verilogIntegerVectorType, ## integer_vector_type
  verilogIntegralNumber,    ## integral_number
  verilogInterfaceAnsiHeader, ## interface_ansi_header
  verilogInterfaceClassDeclaration, ## interface_class_declaration
  verilogInterfaceClassItem, ## interface_class_item
  verilogInterfaceClassMethod, ## interface_class_method
  verilogInterfaceClassType, ## interface_class_type
  verilogInterfaceDeclaration, ## interface_declaration
  verilogInterfaceIdentifier, ## interface_identifier
  verilogInterfaceInstanceIdentifier, ## interface_instance_identifier
  verilogInterfaceInstantiation, ## interface_instantiation
  verilogInterfaceItem,     ## interface_item
  verilogInterfaceNonansiHeader, ## interface_nonansi_header
  verilogInterfaceOrGenerateItem, ## interface_or_generate_item
  verilogInterfacePortDeclaration, ## interface_port_declaration
  verilogInterfacePortHeader, ## interface_port_header
  verilogJoinKeyword,       ## join_keyword
  verilogJumpStatement,     ## jump_statement
  verilogLetActualArg,      ## let_actual_arg
  verilogLetDeclaration,    ## let_declaration
  verilogLetExpression,     ## let_expression
  verilogLetFormalType1,    ## let_formal_type1
  verilogLetListOfArguments, ## let_list_of_arguments
  verilogLetPortItem,       ## let_port_item
  verilogLetPortList,       ## let_port_list
  verilogLevelInputList,    ## level_input_list
  verilogLiblistClause,     ## liblist_clause
  verilogLibraryIdentifier, ## library_identifier
  verilogLifetime,          ## lifetime
  verilogLimitValue,        ## limit_value
  verilogLineCompilerDirective, ## line_compiler_directive
  verilogListOfActualArguments, ## list_of_actual_arguments
  verilogListOfArguments,   ## list_of_arguments
  verilogListOfArgumentsParent, ## list_of_arguments_parent
  verilogListOfClockingDeclAssign, ## list_of_clocking_decl_assign
  verilogListOfCrossItems,  ## list_of_cross_items
  verilogListOfDefparamAssignments, ## list_of_defparam_assignments
  verilogListOfFormalArguments, ## list_of_formal_arguments
  verilogListOfGenvarIdentifiers, ## list_of_genvar_identifiers
  verilogListOfInterfaceIdentifiers, ## list_of_interface_identifiers
  verilogListOfNetAssignments, ## list_of_net_assignments
  verilogListOfNetDeclAssignments, ## list_of_net_decl_assignments
  verilogListOfParamAssignments, ## list_of_param_assignments
  verilogListOfParameterAssignments, ## list_of_parameter_assignments
  verilogListOfPathDelayExpressions, ## list_of_path_delay_expressions
  verilogListOfPathInputs,  ## list_of_path_inputs
  verilogListOfPathOutputs, ## list_of_path_outputs
  verilogListOfPortConnections, ## list_of_port_connections
  verilogListOfPortDeclarations, ## list_of_port_declarations
  verilogListOfPortIdentifiers, ## list_of_port_identifiers
  verilogListOfPorts,       ## list_of_ports
  verilogListOfSpecparamAssignments, ## list_of_specparam_assignments
  verilogListOfTfVariableIdentifiers, ## list_of_tf_variable_identifiers
  verilogListOfTypeAssignments, ## list_of_type_assignments
  verilogListOfUdpPortIdentifiers, ## list_of_udp_port_identifiers
  verilogListOfVariableAssignments, ## list_of_variable_assignments
  verilogListOfVariableDeclAssignments, ## list_of_variable_decl_assignments
  verilogListOfVariableIdentifiers, ## list_of_variable_identifiers
  verilogListOfVariablePortIdentifiers, ## list_of_variable_port_identifiers
  verilogLocalParameterDeclaration, ## local_parameter_declaration
  verilogLoopGenerateConstruct, ## loop_generate_construct
  verilogLoopStatement,     ## loop_statement
  verilogLoopVariables1,    ## loop_variables1
  verilogMemberIdentifier,  ## member_identifier
  verilogMethodCall,        ## method_call
  verilogMethodCallBody,    ## method_call_body
  verilogMethodIdentifier,  ## method_identifier
  verilogMethodQualifier,   ## method_qualifier
  verilogMintypmaxExpression, ## mintypmax_expression
  verilogModportClockingDeclaration, ## modport_clocking_declaration
  verilogModportDeclaration, ## modport_declaration
  verilogModportIdentifier, ## modport_identifier
  verilogModportItem,       ## modport_item
  verilogModportPortsDeclaration, ## modport_ports_declaration
  verilogModportSimplePort, ## modport_simple_port
  verilogModportSimplePortsDeclaration, ## modport_simple_ports_declaration
  verilogModportTfPortsDeclaration, ## modport_tf_ports_declaration
  verilogModuleAnsiHeader,  ## module_ansi_header
  verilogModuleDeclaration, ## module_declaration
  verilogModuleHeader,      ## module_header
  verilogModuleInstantiation, ## module_instantiation
  verilogModuleKeyword,     ## module_keyword
  verilogModuleNonansiHeader, ## module_nonansi_header
  verilogModuleOrGenerateItem, ## module_or_generate_item
  verilogModulePathConcatenation, ## module_path_concatenation
  verilogModulePathExpression, ## module_path_expression
  verilogModulePathMintypmaxExpression, ## module_path_mintypmax_expression
  verilogModulePathMultipleConcatenation, ## module_path_multiple_concatenation
  verilogModulePathPrimary, ## module_path_primary
  verilogMosSwitchInstance, ## mos_switch_instance
  verilogMosSwitchtype,     ## mos_switchtype
  verilogMultipleConcatenation, ## multiple_concatenation
  verilogNInputGateInstance, ## n_input_gate_instance
  verilogNInputGatetype,    ## n_input_gatetype
  verilogNOutputGateInstance, ## n_output_gate_instance
  verilogNOutputGatetype,   ## n_output_gatetype
  verilogNameOfInstance,    ## name_of_instance
  verilogNamedParameterAssignment, ## named_parameter_assignment
  verilogNamedPortConnection, ## named_port_connection
  verilogNcontrolTerminal,  ## ncontrol_terminal
  verilogNetAlias,          ## net_alias
  verilogNetAssignment,     ## net_assignment
  verilogNetDeclAssignment, ## net_decl_assignment
  verilogNetDeclaration,    ## net_declaration
  verilogNetLvalue,         ## net_lvalue
  verilogNetPortHeader1,    ## net_port_header1
  verilogNetPortType1,      ## net_port_type1
  verilogNetType,           ## net_type
  verilogNetTypeDeclaration, ## net_type_declaration
  verilogNextState,         ## next_state
  verilogNonConsecutiveRepetition, ## non_consecutive_repetition
  verilogNonIntegerType,    ## non_integer_type
  verilogNonPortProgramItem, ## non_port_program_item
  verilogNonblockingAssignment, ## nonblocking_assignment
  verilogNonrangeSelect1,   ## nonrange_select1
  verilogNonrangeVariableLvalue, ## nonrange_variable_lvalue
  verilogNotifier,          ## notifier
  verilogOpenRangeList,     ## open_range_list
  verilogOpenValueRange,    ## open_value_range
  verilogOperatorAssignment, ## operator_assignment
  verilogOrderedPortConnection, ## ordered_port_connection
  verilogOutputDeclaration, ## output_declaration
  verilogOutputIdentifier,  ## output_identifier
  verilogOutputPortIdentifier, ## output_port_identifier
  verilogOutputTerminal,    ## output_terminal
  verilogOverloadDeclaration, ## overload_declaration
  verilogOverloadOperator,  ## overload_operator
  verilogOverloadProtoFormals, ## overload_proto_formals
  verilogPackageDeclaration, ## package_declaration
  verilogPackageExportDeclaration, ## package_export_declaration
  verilogPackageIdentifier, ## package_identifier
  verilogPackageImportDeclaration, ## package_import_declaration
  verilogPackageImportItem, ## package_import_item
  verilogPackageOrGenerateItemDeclaration, ## package_or_generate_item_declaration
  verilogPackageScope,      ## package_scope
  verilogPackedDimension,   ## packed_dimension
  verilogParBlock,          ## par_block
  verilogParallelEdgeSensitivePathDescription, ## parallel_edge_sensitive_path_description
  verilogParallelPathDescription, ## parallel_path_description
  verilogParamAssignment,   ## param_assignment
  verilogParamExpression,   ## param_expression
  verilogParameterDeclaration, ## parameter_declaration
  verilogParameterIdentifier, ## parameter_identifier
  verilogParameterOverride, ## parameter_override
  verilogParameterPortDeclaration, ## parameter_port_declaration
  verilogParameterPortList, ## parameter_port_list
  verilogParameterValueAssignment, ## parameter_value_assignment
  verilogPassEnSwitchtype,  ## pass_en_switchtype
  verilogPassEnableSwitchInstance, ## pass_enable_switch_instance
  verilogPassSwitchInstance, ## pass_switch_instance
  verilogPassSwitchtype,    ## pass_switchtype
  verilogPathDeclaration,   ## path_declaration
  verilogPathDelayExpression, ## path_delay_expression
  verilogPathDelayValue,    ## path_delay_value
  verilogPattern,           ## pattern
  verilogPcontrolTerminal,  ## pcontrol_terminal
  verilogPolarityOperator,  ## polarity_operator
  verilogPort,              ## port
  verilogPortDeclaration,   ## port_declaration
  verilogPortDirection,     ## port_direction
  verilogPortIdentifier,    ## port_identifier
  verilogPortReference,     ## port_reference
  verilogPrimary,           ## primary
  verilogPrimaryLiteral,    ## primary_literal
  verilogProceduralContinuousAssignment, ## procedural_continuous_assignment
  verilogProceduralTimingControlStatement, ## procedural_timing_control_statement
  verilogProductionIdentifier, ## production_identifier
  verilogProgramAnsiHeader, ## program_ansi_header
  verilogProgramDeclaration, ## program_declaration
  verilogProgramIdentifier, ## program_identifier
  verilogProgramInstantiation, ## program_instantiation
  verilogProgramItem,       ## program_item
  verilogProgramNonansiHeader, ## program_nonansi_header
  verilogPropertyCaseItem,  ## property_case_item
  verilogPropertyDeclaration, ## property_declaration
  verilogPropertyExpr,      ## property_expr
  verilogPropertyFormalType1, ## property_formal_type1
  verilogPropertyIdentifier, ## property_identifier
  verilogPropertyListOfArguments, ## property_list_of_arguments
  verilogPropertyLvarPortDirection, ## property_lvar_port_direction
  verilogPropertyPortItem,  ## property_port_item
  verilogPropertyPortList,  ## property_port_list
  verilogPropertySpec,      ## property_spec
  verilogPsIdentifier,      ## ps_identifier
  verilogPsOrHierarchicalArrayIdentifier, ## ps_or_hierarchical_array_identifier
  verilogPullGateInstance,  ## pull_gate_instance
  verilogPulldownStrength,  ## pulldown_strength
  verilogPullupStrength,    ## pullup_strength
  verilogPulseControlSpecparam, ## pulse_control_specparam
  verilogPulsestyleDeclaration, ## pulsestyle_declaration
  verilogQueueDimension,    ## queue_dimension
  verilogRandcaseItem,      ## randcase_item
  verilogRandcaseStatement, ## randcase_statement
  verilogRandomQualifier,   ## random_qualifier
  verilogRandomizeCall,     ## randomize_call
  verilogRangeExpression,   ## range_expression
  verilogRealNumber,        ## real_number
  verilogRefDeclaration,    ## ref_declaration
  verilogReferenceEvent,    ## reference_event
  verilogRejectLimitValue,  ## reject_limit_value
  verilogRemainActiveFlag,  ## remain_active_flag
  verilogRepeatRange,       ## repeat_range
  verilogRestrictPropertyStatement, ## restrict_property_statement
  verilogScalarConstant,    ## scalar_constant
  verilogScalarTimingCheckCondition, ## scalar_timing_check_condition
  verilogSelect1,           ## select1
  verilogSelectCondition,   ## select_condition
  verilogSelectExpression,  ## select_expression
  verilogSeqBlock,          ## seq_block
  verilogSequenceAbbrev,    ## sequence_abbrev
  verilogSequenceDeclaration, ## sequence_declaration
  verilogSequenceExpr,      ## sequence_expr
  verilogSequenceFormalType1, ## sequence_formal_type1
  verilogSequenceInstance,  ## sequence_instance
  verilogSequenceListOfArguments, ## sequence_list_of_arguments
  verilogSequenceLvarPortDirection, ## sequence_lvar_port_direction
  verilogSequenceMethodCall, ## sequence_method_call
  verilogSequencePortItem,  ## sequence_port_item
  verilogSequencePortList,  ## sequence_port_list
  verilogSequentialBody,    ## sequential_body
  verilogSequentialEntry,   ## sequential_entry
  verilogShowcancelledDeclaration, ## showcancelled_declaration
  verilogSimpleImmediateAssertStatement, ## simple_immediate_assert_statement
  verilogSimpleImmediateAssumeStatement, ## simple_immediate_assume_statement
  verilogSimpleImmediateCoverStatement, ## simple_immediate_cover_statement
  verilogSimplePathDeclaration, ## simple_path_declaration
  verilogSimpleTextMacroUsage, ## simple_text_macro_usage
  verilogSliceSize,         ## slice_size
  verilogSolveBeforeList,   ## solve_before_list
  verilogSourceFile,        ## source_file
  verilogSpecifyBlock,      ## specify_block
  verilogSpecifyInputTerminalDescriptor, ## specify_input_terminal_descriptor
  verilogSpecifyOutputTerminalDescriptor, ## specify_output_terminal_descriptor
  verilogSpecparamAssignment, ## specparam_assignment
  verilogSpecparamDeclaration, ## specparam_declaration
  verilogSpecparamIdentifier, ## specparam_identifier
  verilogStartEdgeOffset,   ## start_edge_offset
  verilogStateDependentPathDeclaration, ## state_dependent_path_declaration
  verilogStatement,         ## statement
  verilogStatementItem,     ## statement_item
  verilogStatementOrNull,   ## statement_or_null
  verilogStreamConcatenation, ## stream_concatenation
  verilogStreamExpression,  ## stream_expression
  verilogStreamOperator,    ## stream_operator
  verilogStreamingConcatenation, ## streaming_concatenation
  verilogStrength0,         ## strength0
  verilogStrength1,         ## strength1
  verilogStringLiteral,     ## string_literal
  verilogStructUnion,       ## struct_union
  verilogStructUnionMember, ## struct_union_member
  verilogSubroutineCall,    ## subroutine_call
  verilogSystemTfCall,      ## system_tf_call
  verilogTaggedUnionExpression, ## tagged_union_expression
  verilogTaskBodyDeclaration, ## task_body_declaration
  verilogTaskDeclaration,   ## task_declaration
  verilogTaskIdentifier,    ## task_identifier
  verilogTaskPrototype,     ## task_prototype
  verilogTerminalIdentifier, ## terminal_identifier
  verilogTextMacroDefinition, ## text_macro_definition
  verilogTextMacroIdentifier, ## text_macro_identifier
  verilogTextMacroName,     ## text_macro_name
  verilogTextMacroUsage,    ## text_macro_usage
  verilogTfCall,            ## tf_call
  verilogTfIdentifier,      ## tf_identifier
  verilogTfItemDeclaration, ## tf_item_declaration
  verilogTfPortDeclaration, ## tf_port_declaration
  verilogTfPortDirection,   ## tf_port_direction
  verilogTfPortItem1,       ## tf_port_item1
  verilogTfPortList,        ## tf_port_list
  verilogThreshold,         ## threshold
  verilogTimeLiteral,       ## time_literal
  verilogTimeUnit,          ## time_unit
  verilogTimecheckCondition, ## timecheck_condition
  verilogTimescaleCompilerDirective, ## timescale_compiler_directive
  verilogTimestampCondition, ## timestamp_condition
  verilogTimeunitsDeclaration, ## timeunits_declaration
  verilogTimingCheckCondition, ## timing_check_condition
  verilogTimingCheckEvent,  ## timing_check_event
  verilogTimingCheckEventControl, ## timing_check_event_control
  verilogTimingCheckLimit,  ## timing_check_limit
  verilogTopmoduleIdentifier, ## topmodule_identifier
  verilogTransItem,         ## trans_item
  verilogTransList,         ## trans_list
  verilogTransRangeList,    ## trans_range_list
  verilogTransSet,          ## trans_set
  verilogTypeAssignment,    ## type_assignment
  verilogTypeDeclaration,   ## type_declaration
  verilogTypeReference,     ## type_reference
  verilogUdpAnsiDeclaration, ## udp_ansi_declaration
  verilogUdpDeclaration,    ## udp_declaration
  verilogUdpDeclarationPortList, ## udp_declaration_port_list
  verilogUdpInitialStatement, ## udp_initial_statement
  verilogUdpInputDeclaration, ## udp_input_declaration
  verilogUdpInstance,       ## udp_instance
  verilogUdpInstantiation,  ## udp_instantiation
  verilogUdpNonansiDeclaration, ## udp_nonansi_declaration
  verilogUdpOutputDeclaration, ## udp_output_declaration
  verilogUdpPortDeclaration, ## udp_port_declaration
  verilogUdpPortList,       ## udp_port_list
  verilogUdpRegDeclaration, ## udp_reg_declaration
  verilogUnaryOperator,     ## unary_operator
  verilogUnbasedUnsizedLiteral, ## unbased_unsized_literal
  verilogUnconnectedDrive,  ## unconnected_drive
  verilogUniquePriority,    ## unique_priority
  verilogUniquenessConstraint, ## uniqueness_constraint
  verilogUnpackedDimension, ## unpacked_dimension
  verilogUnsizedDimension,  ## unsized_dimension
  verilogUseClause,         ## use_clause
  verilogValueRange,        ## value_range
  verilogVariableAssignment, ## variable_assignment
  verilogVariableDeclAssignment, ## variable_decl_assignment
  verilogVariableIdentifierList, ## variable_identifier_list
  verilogVariableLvalue,    ## variable_lvalue
  verilogVariablePortHeader, ## variable_port_header
  verilogWaitStatement,     ## wait_statement
  verilogZeroDirective,     ## zero_directive
  verilogNewlineTok,        ## 
                             ## 
  verilogExclamationTok,    ## !
  verilogExclamationEqualTok, ## !=
  verilogExclamationDoubleEqualTok, ## !==
  verilogExclamationEqualQuestionTok, ## !=?
  verilogQuoteTok,          ## &quot;
  verilogQuoteDPIQuoteTok,  ## &quot;DPI&quot;
  verilogQuoteDPIMinusCQuoteTok, ## &quot;DPI-C&quot;
  verilogHashTok,           ## #
  verilogDoubleHashTok,     ## ##
  verilogDoubleHashLBrackAsteriskRBrackTok, ## ##[*]
  verilogDoubleHashLBrackPlusRBrackTok, ## ##[+]
  verilogHashMinusHashTok,  ## #-#
  verilogHash0Tok,          ## #0
  verilogHashEqualHashTok,  ## #=#
  verilogDollarTok,         ## $
  verilogDollarerorTok,     ## $error
  verilogDollarfatalTok,    ## $fatal
  verilogDollarfulskewTok,  ## $fullskew
  verilogDollarholdTok,     ## $hold
  verilogDollarinfoTok,     ## $info
  verilogDollarnochangeTok, ## $nochange
  verilogDollarperiodTok,   ## $period
  verilogDollarrecoveryTok, ## $recovery
  verilogDollarrecremTok,   ## $recrem
  verilogDollarremovalTok,  ## $removal
  verilogDollarrotTok,      ## $root
  verilogDollarsetupTok,    ## $setup
  verilogDollarsetupholdTok, ## $setuphold
  verilogDollarskewTok,     ## $skew
  verilogDollartimeskewTok, ## $timeskew
  verilogDollarunitTok,     ## $unit
  verilogDollarwarningTok,  ## $warning
  verilogDollarwidthTok,    ## $width
  verilogPercentTok,        ## %
  verilogPercentEqualTok,   ## %=
  verilogAmpersandTok,      ## &amp;
  verilogDoubleAmpersandTok, ## &amp;&amp;
  verilogTripleAmpersandTok, ## &amp;&amp;&amp;
  verilogAmpersandEqualTok, ## &amp;=
  verilogApostropheTok,     ## &apos;
  verilogApostrophe0Tok,    ## &apos;0
  verilogApostrophe1Tok,    ## &apos;1
  verilogApostropheB0Tok,   ## &apos;B0
  verilogApostropheB1Tok,   ## &apos;B1
  verilogApostropheb0Tok1,  ## &apos;b0
  verilogApostropheb1Tok1,  ## &apos;b1
  verilogApostropheLCurlyTok, ## &apos;{
  verilogLParTok,           ## (
  verilogLParAsteriskTok,   ## (*
  verilogRParTok,           ## )
  verilogAsteriskTok,       ## *
  verilogAsteriskRParTok,   ## *)
  verilogDoubleAsteriskTok, ## **
  verilogAsteriskDoubleColonAsteriskTok, ## *::*
  verilogAsteriskEqualTok,  ## *=
  verilogAsteriskGreaterThanTok, ## *&gt;
  verilogPlusTok,           ## +
  verilogDoublePlusTok,     ## ++
  verilogPlusColonTok,      ## +:
  verilogPlusEqualTok,      ## +=
  verilogCommaTok,          ## ,
  verilogMinusTok,          ## -
  verilogDoubleMinusTok,    ## --
  verilogMinusColonTok,     ## -:
  verilogMinusEqualTok,     ## -=
  verilogMinusGreaterThanTok, ## -&gt;
  verilogMinusDoubleGreaterThanTok, ## -&gt;&gt;
  verilogDotTok,            ## .
  verilogDotAsteriskTok,    ## .*
  verilogSlashTok,          ## /
  verilogSlashEqualTok,     ## /=
  verilog0Tok,              ## 0
  verilog01Tok,             ## 01
  verilog1Tok,              ## 1
  verilog1ApostropheB0Tok,  ## 1&apos;B0
  verilog1ApostropheB1Tok,  ## 1&apos;B1
  verilog1ApostropheBXTok,  ## 1&apos;BX
  verilog1ApostropheBxTok1, ## 1&apos;Bx
  verilog1Apostropheb0Tok1, ## 1&apos;b0
  verilog1Apostropheb1Tok1, ## 1&apos;b1
  verilog1ApostrophebXTok2, ## 1&apos;bX
  verilog1ApostrophebxTok3, ## 1&apos;bx
  verilog10Tok,             ## 10
  verilog1stepTok,          ## 1step
  verilog2Tok,              ## 2
  verilogColonTok,          ## :
  verilogColonSlashTok,     ## :/
  verilogDoubleColonTok,    ## ::
  verilogColonEqualTok,     ## :=
  verilogSemicolonTok,      ## ;
  verilogLessThanTok,       ## &lt;
  verilogLessThanMinusGreaterThanTok, ## &lt;-&gt;
  verilogDoubleLessThanTok, ## &lt;&lt;
  verilogTripleLessThanTok, ## &lt;&lt;&lt;
  verilogTripleLessThanEqualTok, ## &lt;&lt;&lt;=
  verilogDoubleLessThanEqualTok, ## &lt;&lt;=
  verilogLessThanEqualTok,  ## &lt;=
  verilogEqualTok,          ## =
  verilogDoubleEqualTok,    ## ==
  verilogTripleEqualTok,    ## ===
  verilogDoubleEqualQuestionTok, ## ==?
  verilogEqualGreaterThanTok, ## =&gt;
  verilogGreaterThanTok,    ## &gt;
  verilogGreaterThanEqualTok, ## &gt;=
  verilogDoubleGreaterThanTok, ## &gt;&gt;
  verilogDoubleGreaterThanEqualTok, ## &gt;&gt;=
  verilogTripleGreaterThanTok, ## &gt;&gt;&gt;
  verilogTripleGreaterThanEqualTok, ## &gt;&gt;&gt;=
  verilogQuestionTok,       ## ?
  verilogAtTok,             ## @
  verilogAtAsteriskTok,     ## @*
  verilogDoubleAtTok,       ## @@
  verilogPATHPULSEDollarEqualTok, ## PATHPULSE$=
  verilogLBrackTok,         ## [
  verilogLBrackAsteriskTok, ## [*
  verilogLBrackAsteriskRBrackTok, ## [*]
  verilogLBrackPlusRBrackTok, ## [+]
  verilogLBrackMinusGreaterThanTok, ## [-&gt;
  verilogLBrackEqualTok,    ## [=
  verilogLBrack–GreaterThanTok, ## [–&gt;
  verilogBackslashTok,      ## \
  verilogRBrackTok,         ## ]
  verilogAccentTok,         ## ^
  verilogAccentEqualTok,    ## ^=
  verilogAccentTildeTok,    ## ^~
  verilogBacktickTok,       ## `
  verilogAcceptOnTok,       ## accept_on
  verilogAliasTok,          ## alias
  verilogAlwaysTok,         ## always
  verilogAlwaysCombTok,     ## always_comb
  verilogAlwaysFfTok,       ## always_ff
  verilogAlwaysLatchTok,    ## always_latch
  verilogAndTok,            ## and
  verilogAssertTok,         ## assert
  verilogAssignTok,         ## assign
  verilogAssumeTok,         ## assume
  verilogAutomaticTok,      ## automatic
  verilogBeforeTok,         ## before
  verilogBeginTok,          ## begin
  verilogBinaryNumber,      ## binary_number
  verilogBindTok,           ## bind
  verilogBinsTok,           ## bins
  verilogBinsofTok,         ## binsof
  verilogBitTok,            ## bit
  verilogBreakTok,          ## break
  verilogBufTok,            ## buf
  verilogBufif0Tok,         ## bufif0
  verilogBufif1Tok,         ## bufif1
  verilogByteTok,           ## byte
  verilogCIdentifier,       ## c_identifier
  verilogCaseTok,           ## case
  verilogCasexTok,          ## casex
  verilogCasezTok,          ## casez
  verilogCellTok,           ## cell
  verilogChandleTok,        ## chandle
  verilogCheckerTok,        ## checker
  verilogClassTok,          ## class
  verilogClockingTok,       ## clocking
  verilogCmosTok,           ## cmos
  verilogComment,           ## comment
  verilogConfigTok,         ## config
  verilogConstTok,          ## const
  verilogConstraintTok,     ## constraint
  verilogContextTok,        ## context
  verilogContinueTok,       ## continue
  verilogCoverTok,          ## cover
  verilogCovergroupTok,     ## covergroup
  verilogCoverpointTok,     ## coverpoint
  verilogCrossTok,          ## cross
  verilogDeassignTok,       ## deassign
  verilogDefaultTok,        ## default
  verilogDefaultText,       ## default_text
  verilogDefparamTok,       ## defparam
  verilogDesignTok,         ## design
  verilogDirectiveBeginKeywordsTok, ## directive_begin_keywords
  verilogDirectiveCelldefineTok, ## directive_celldefine
  verilogDirectiveDefaultNettypeTok, ## directive_default_nettype
  verilogDirectiveDefineTok, ## directive_define
  verilogDirectiveElseTok,  ## directive_else
  verilogDirectiveElsifTok, ## directive_elsif
  verilogDirectiveEndKeywordsTok, ## directive_end_keywords
  verilogDirectiveEndcelldefineTok, ## directive_endcelldefine
  verilogDirectiveEndifTok, ## directive_endif
  verilogDirectiveIfdefTok, ## directive_ifdef
  verilogDirectiveIfndefTok, ## directive_ifndef
  verilogDirectiveIncludeTok, ## directive_include
  verilogDirectiveLineTok,  ## directive_line
  verilogDirectiveNounconnectedDriveTok, ## directive_nounconnected_drive
  verilogDirectiveResetallTok, ## directive_resetall
  verilogDirectiveTimescaleTok, ## directive_timescale
  verilogDirectiveUnconnectedDriveTok, ## directive_unconnected_drive
  verilogDirectiveUndefTok, ## directive_undef
  verilogDirectiveUndefineallTok, ## directive_undefineall
  verilogDisableTok,        ## disable
  verilogDistTok,           ## dist
  verilogDoTok,             ## do
  verilogEdgeTok,           ## edge
  verilogEdgeSymbol,        ## edge_symbol
  verilogElseTok,           ## else
  verilogEndTok,            ## end
  verilogEndcaseTok,        ## endcase
  verilogEndcheckerTok,     ## endchecker
  verilogEndclassTok,       ## endclass
  verilogEndclockingTok,    ## endclocking
  verilogEndconfigTok,      ## endconfig
  verilogEndfunctionTok,    ## endfunction
  verilogEndgenerateTok,    ## endgenerate
  verilogEndgroupTok,       ## endgroup
  verilogEndinterfaceTok,   ## endinterface
  verilogEndmoduleTok,      ## endmodule
  verilogEndpackageTok,     ## endpackage
  verilogEndprimitiveTok,   ## endprimitive
  verilogEndprogramTok,     ## endprogram
  verilogEndpropertyTok,    ## endproperty
  verilogEndsequenceTok,    ## endsequence
  verilogEndspecifyTok,     ## endspecify
  verilogEndtableTok,       ## endtable
  verilogEndtaskTok,        ## endtask
  verilogEnumTok,           ## enum
  verilogEventTok,          ## event
  verilogEventuallyTok,     ## eventually
  verilogExpectTok,         ## expect
  verilogExportTok,         ## export
  verilogExtendsTok,        ## extends
  verilogExternTok,         ## extern
  verilogFinalTok,          ## final
  verilogFirstMatchTok,     ## first_match
  verilogFixedPointNumber,  ## fixed_point_number
  verilogForTok,            ## for
  verilogForceTok,          ## force
  verilogForeachTok,        ## foreach
  verilogForeverTok,        ## forever
  verilogForkTok,           ## fork
  verilogForkjoinTok,       ## forkjoin
  verilogFsTok,             ## fs
  verilogFunctionTok,       ## function
  verilogGenerateTok,       ## generate
  verilogGenvarTok,         ## genvar
  verilogGlobalTok,         ## global
  verilogHexNumber,         ## hex_number
  verilogHighz0Tok,         ## highz0
  verilogHighz1Tok,         ## highz1
  verilogIfTok,             ## if
  verilogIffTok,            ## iff
  verilogIfnoneTok,         ## ifnone
  verilogIgnoreBinsTok,     ## ignore_bins
  verilogIllegalBinsTok,    ## illegal_bins
  verilogImplementsTok,     ## implements
  verilogImpliesTok,        ## implies
  verilogImportTok,         ## import
  verilogInitialTok,        ## initial
  verilogInoutTok,          ## inout
  verilogInputTok,          ## input
  verilogInsideTok,         ## inside
  verilogInstanceTok,       ## instance
  verilogIntTok,            ## int
  verilogIntegerTok,        ## integer
  verilogInterconnectTok,   ## interconnect
  verilogInterfaceTok,      ## interface
  verilogIntersectTok,      ## intersect
  verilogJoinTok,           ## join
  verilogJoinAnyTok,        ## join_any
  verilogJoinNoneTok,       ## join_none
  verilogLargeTok,          ## large
  verilogLetTok,            ## let
  verilogLevelSymbol,       ## level_symbol
  verilogLiblistTok,        ## liblist
  verilogLocalTok,          ## local
  verilogLocalparamTok,     ## localparam
  verilogLogicTok,          ## logic
  verilogLongintTok,        ## longint
  verilogMacroText,         ## macro_text
  verilogMacromoduleTok,    ## macromodule
  verilogMatchesTok,        ## matches
  verilogMediumTok,         ## medium
  verilogModportTok,        ## modport
  verilogModuleTok,         ## module
  verilogMsTok,             ## ms
  verilogNandTok,           ## nand
  verilogNegedgeTok,        ## negedge
  verilogNettypeTok,        ## nettype
  verilogNewTok,            ## new
  verilogNexttimeTok,       ## nexttime
  verilogNmosTok,           ## nmos
  verilogNoneTok,           ## none
  verilogNorTok,            ## nor
  verilogNoshowcancelledTok, ## noshowcancelled
  verilogNotTok,            ## not
  verilogNotif0Tok,         ## notif0
  verilogNotif1Tok,         ## notif1
  verilogNsTok,             ## ns
  verilogNullTok,           ## null
  verilogOctalNumber,       ## octal_number
  verilogOptionTok,         ## option
  verilogOrTok,             ## or
  verilogOutputTok,         ## output
  verilogOutputSymbol,      ## output_symbol
  verilogPackageTok,        ## package
  verilogPackedTok,         ## packed
  verilogParameterTok,      ## parameter
  verilogPmosTok,           ## pmos
  verilogPosedgeTok,        ## posedge
  verilogPrimitiveTok,      ## primitive
  verilogPriorityTok,       ## priority
  verilogProgramTok,        ## program
  verilogPropertyTok,       ## property
  verilogProtectedTok,      ## protected
  verilogPsTok,             ## ps
  verilogPull0Tok,          ## pull0
  verilogPull1Tok,          ## pull1
  verilogPulldownTok,       ## pulldown
  verilogPullupTok,         ## pullup
  verilogPulsestyleOndetectTok, ## pulsestyle_ondetect
  verilogPulsestyleOneventTok, ## pulsestyle_onevent
  verilogPureTok,           ## pure
  verilogRandTok,           ## rand
  verilogRandcTok,          ## randc
  verilogRandcaseTok,       ## randcase
  verilogRandomizeTok,      ## randomize
  verilogRcmosTok,          ## rcmos
  verilogRealTok,           ## real
  verilogRealtimeTok,       ## realtime
  verilogRefTok,            ## ref
  verilogRegTok,            ## reg
  verilogRejectOnTok,       ## reject_on
  verilogReleaseTok,        ## release
  verilogRepeatTok,         ## repeat
  verilogRestrictTok,       ## restrict
  verilogReturnTok,         ## return
  verilogRnmosTok,          ## rnmos
  verilogRpmosTok,          ## rpmos
  verilogRtranTok,          ## rtran
  verilogRtranif0Tok,       ## rtranif0
  verilogRtranif1Tok,       ## rtranif1
  verilogSTok,              ## s
  verilogSAlwaysTok,        ## s_always
  verilogSEventuallyTok,    ## s_eventually
  verilogSNexttimeTok,      ## s_nexttime
  verilogSUntilTok,         ## s_until
  verilogSUntilWithTok,     ## s_until_with
  verilogSampleTok,         ## sample
  verilogScalaredTok,       ## scalared
  verilogSequenceTok,       ## sequence
  verilogShortintTok,       ## shortint
  verilogShortrealTok,      ## shortreal
  verilogShowcancelledTok,  ## showcancelled
  verilogSignedTok,         ## signed
  verilogSimpleIdentifier,  ## simple_identifier
  verilogSmallTok,          ## small
  verilogSoftTok,           ## soft
  verilogSolveTok,          ## solve
  verilogSpecifyTok,        ## specify
  verilogSpecparamTok,      ## specparam
  verilogStaticTok,         ## static
  verilogStdTok,            ## std
  verilogStringTok,         ## string
  verilogStrongTok,         ## strong
  verilogStrong0Tok,        ## strong0
  verilogStrong1Tok,        ## strong1
  verilogStructTok,         ## struct
  verilogSuperTok,          ## super
  verilogSupply0Tok,        ## supply0
  verilogSupply1Tok,        ## supply1
  verilogSyncAcceptOnTok,   ## sync_accept_on
  verilogSyncRejectOnTok,   ## sync_reject_on
  verilogSystemTfIdentifier, ## system_tf_identifier
  verilogTableTok,          ## table
  verilogTaggedTok,         ## tagged
  verilogTaskTok,           ## task
  verilogThisTok,           ## this
  verilogThroughoutTok,     ## throughout
  verilogTimeTok,           ## time
  verilogTimeprecisionTok,  ## timeprecision
  verilogTimeunitTok,       ## timeunit
  verilogTranTok,           ## tran
  verilogTranif0Tok,        ## tranif0
  verilogTranif1Tok,        ## tranif1
  verilogTriTok,            ## tri
  verilogTri0Tok,           ## tri0
  verilogTri1Tok,           ## tri1
  verilogTriandTok,         ## triand
  verilogTriorTok,          ## trior
  verilogTriregTok,         ## trireg
  verilogTypeTok,           ## type
  verilogTypeOptionTok,     ## type_option
  verilogTypedefTok,        ## typedef
  verilogUnionTok,          ## union
  verilogUniqueTok,         ## unique
  verilogUnique0Tok,        ## unique0
  verilogUnsignedTok,       ## unsigned
  verilogUnsignedNumber,    ## unsigned_number
  verilogUntilTok,          ## until
  verilogUntilWithTok,      ## until_with
  verilogUntypedTok,        ## untyped
  verilogUsTok,             ## us
  verilogUseTok,            ## use
  verilogUwireTok,          ## uwire
  verilogVarTok,            ## var
  verilogVectoredTok,       ## vectored
  verilogVirtualTok,        ## virtual
  verilogVoidTok,           ## void
  verilogVoidApostropheTok, ## void&apos;
  verilogWaitTok,           ## wait
  verilogWaitOrderTok,      ## wait_order
  verilogWandTok,           ## wand
  verilogWeakTok,           ## weak
  verilogWeak0Tok,          ## weak0
  verilogWeak1Tok,          ## weak1
  verilogWhileTok,          ## while
  verilogWildcardTok,       ## wildcard
  verilogWireTok,           ## wire
  verilogWithTok,           ## with
  verilogWithinTok,         ## within
  verilogWorTok,            ## wor
  verilogXnorTok,           ## xnor
  verilogXorTok,            ## xor
  verilogLCurlyTok,         ## {
  verilogPipeTok,           ## |
  verilogPipeMinusGreaterThanTok, ## |-&gt;
  verilogPipeEqualTok,      ## |=
  verilogPipeEqualGreaterThanTok, ## |=&gt;
  verilogDoublePipeTok,     ## ||
  verilogRCurlyTok,         ## }
  verilogTildeTok,          ## ~
  verilogTildeAmpersandTok, ## ~&amp;
  verilogTildeAccentTok,    ## ~^
  verilogTildePipeTok,      ## ~|
  verilog–Tok,            ## –
  verilog–GreaterThanTok, ## –&gt;
  verilog––Tok,         ## ––
  verilogSyntaxError         ## Tree-sitter parser syntax error">VerilogNodeKind</a></li>
  <li><a class="reference" href="#TsVerilogNode"
    title="TsVerilogNode = distinct TSNode">TsVerilogNode</a></li>
  <li><a class="reference" href="#VerilogParser"
    title="VerilogParser = distinct PtsParser">VerilogParser</a></li>
  <li><a class="reference" href="#VerilogNode"
    title="VerilogNode = HtsNode[TsVerilogNode, VerilogNodeKind]">VerilogNode</a></li>

  </ul>
</li>
<li>
  <a class="reference reference-toplevel" href="#12" id="62">Procs</a>
  <ul class="simple simple-toc-section">
      <ul class="simple nested-toc-section">parseTsVerilogString
      <li><a class="reference" href="#parseTsVerilogString%2Cstring"
    title="parseTsVerilogString(str: string): TsVerilogNode">parseTsVerilogString,<wbr>string</a></li>

  </ul>
  <ul class="simple nested-toc-section">tsNodeType
      <li><a class="reference" href="#tsNodeType%2CTsVerilogNode"
    title="tsNodeType(node: TsVerilogNode): string">tsNodeType,<wbr>TsVerilogNode</a></li>

  </ul>
  <ul class="simple nested-toc-section">parseVerilogString
      <li><a class="reference" href="#parseVerilogString%2Cptr.string%2Cbool"
    title="parseVerilogString(str: ptr string; unnamed: bool = false): VerilogNode">parseVerilogString,<wbr>ptr.string,<wbr>bool</a></li>
  <li><a class="reference" href="#parseVerilogString%2Cstring%2Cbool"
    title="parseVerilogString(str: string; unnamed: bool = false): VerilogNode">parseVerilogString,<wbr>string,<wbr>bool</a></li>

  </ul>
  <ul class="simple nested-toc-section">toHtsNode
      <li><a class="reference" href="#toHtsNode%2CTsVerilogNode%2Cptr.string"
    title="toHtsNode(node: TsVerilogNode; str: ptr string): HtsNode[TsVerilogNode,
    VerilogNodeKind]">toHtsNode,<wbr>TsVerilogNode,<wbr>ptr.string</a></li>

  </ul>
  <ul class="simple nested-toc-section">treeReprTsVerilog
      <li><a class="reference" href="#treeReprTsVerilog%2Cstring%2Cbool"
    title="treeReprTsVerilog(str: string; unnamed: bool = false): string">treeReprTsVerilog,<wbr>string,<wbr>bool</a></li>

  </ul>
  <ul class="simple nested-toc-section">toHtsTree
      <li><a class="reference" href="#toHtsTree%2CTsVerilogNode%2Cptr.string"
    title="toHtsTree(node: TsVerilogNode; str: ptr string): VerilogNode">toHtsTree,<wbr>TsVerilogNode,<wbr>ptr.string</a></li>

  </ul>
  <ul class="simple nested-toc-section">parseString
      <li><a class="reference" href="#parseString%2CVerilogParser%2Cstring"
    title="parseString(parser: VerilogParser; str: string): TsVerilogNode">parseString,<wbr>VerilogParser,<wbr>string</a></li>

  </ul>
  <ul class="simple nested-toc-section">newTsVerilogParser
      <li><a class="reference" href="#newTsVerilogParser"
    title="newTsVerilogParser(): VerilogParser">newTsVerilogParser</a></li>

  </ul>
  <ul class="simple nested-toc-section">kind
      <li><a class="reference" href="#kind%2CTsVerilogNode"
    title="kind(node: TsVerilogNode): VerilogNodeKind">kind,<wbr>TsVerilogNode</a></li>

  </ul>

  </ul>
</li>
<li>
  <a class="reference reference-toplevel" href="#13" id="63">Funcs</a>
  <ul class="simple simple-toc-section">
      <ul class="simple nested-toc-section">$
      <li><a class="reference" href="#%24%2CTsVerilogNode"
    title="`$`(node: TsVerilogNode): string">$,<wbr>TsVerilogNode</a></li>

  </ul>
  <ul class="simple nested-toc-section">isNil
      <li><a class="reference" href="#isNil%2CTsVerilogNode"
    title="isNil(node: TsVerilogNode): bool">isNil,<wbr>TsVerilogNode</a></li>

  </ul>
  <ul class="simple nested-toc-section">len
      <li><a class="reference" href="#len%2CTsVerilogNode%2Cbool"
    title="len(node: TsVerilogNode; unnamed: bool = false): int">len,<wbr>TsVerilogNode,<wbr>bool</a></li>

  </ul>
  <ul class="simple nested-toc-section">has
      <li><a class="reference" href="#has%2CTsVerilogNode%2Cint%2Cbool"
    title="has(node: TsVerilogNode; idx: int; unnamed: bool = false): bool">has,<wbr>TsVerilogNode,<wbr>int,<wbr>bool</a></li>

  </ul>
  <ul class="simple nested-toc-section">[]
      <li><a class="reference" href="#%5B%5D%2CTsVerilogNode%2Cint%2C"
    title="`[]`(node: TsVerilogNode; idx: int; kind: VerilogNodeKind | set[VerilogNodeKind]): TsVerilogNode">[],<wbr>TsVerilogNode,<wbr>int,<wbr></a></li>

  </ul>

  </ul>
</li>

</ul>

    </div>
    <div class="nine columns" id="content">
    <div id="tocRoot"></div>
    
    <p class="module-desc"></p>
    <div class="section" id="7">
<h1><a class="toc-backref" href="#7">Types</a></h1>
<dl class="item">
<a id="VerilogNodeKind"></a>
<dt><pre><a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a> <span class="Other">=</span> <span class="Keyword">enum</span>
  <span class="Identifier">verilogDollarfulskewUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $fullskew_timing_check</span>
  <span class="Identifier">verilogDollarholdUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $hold_timing_check</span>
  <span class="Identifier">verilogDollarnochangeUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $nochange_timing_check</span>
  <span class="Identifier">verilogDollarperiodUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $period_timing_check</span>
  <span class="Identifier">verilogDollarrecoveryUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $recovery_timing_check</span>
  <span class="Identifier">verilogDollarrecremUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $recrem_timing_check</span>
  <span class="Identifier">verilogDollarremovalUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $removal_timing_check</span>
  <span class="Identifier">verilogDollarsetupUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $setup_timing_check</span>
  <span class="Identifier">verilogDollarsetupholdUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $setuphold_timing_check</span>
  <span class="Identifier">verilogDollarskewUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $skew_timing_check</span>
  <span class="Identifier">verilogDollartimeskewUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $timeskew_timing_check</span>
  <span class="Identifier">verilogDollarwidthUnderscoretimingUnderscorecheck</span><span class="Other">,</span> <span class="Comment">## $width_timing_check</span>
  <span class="Identifier">verilogOrderedParameterAssignment</span><span class="Other">,</span> <span class="Comment">## _ordered_parameter_assignment</span>
  <span class="Identifier">verilogActionBlock</span><span class="Other">,</span>       <span class="Comment">## action_block</span>
  <span class="Identifier">verilogAlwaysConstruct</span><span class="Other">,</span>   <span class="Comment">## always_construct</span>
  <span class="Identifier">verilogAlwaysKeyword</span><span class="Other">,</span>     <span class="Comment">## always_keyword</span>
  <span class="Identifier">verilogAnonymousProgram</span><span class="Other">,</span>  <span class="Comment">## anonymous_program</span>
  <span class="Identifier">verilogAnonymousProgramItem</span><span class="Other">,</span> <span class="Comment">## anonymous_program_item</span>
  <span class="Identifier">verilogAnsiPortDeclaration</span><span class="Other">,</span> <span class="Comment">## ansi_port_declaration</span>
  <span class="Identifier">verilogArrayManipulationCall</span><span class="Other">,</span> <span class="Comment">## array_manipulation_call</span>
  <span class="Identifier">verilogArrayMethodName</span><span class="Other">,</span>   <span class="Comment">## array_method_name</span>
  <span class="Identifier">verilogArrayRangeExpression</span><span class="Other">,</span> <span class="Comment">## array_range_expression</span>
  <span class="Identifier">verilogAssertPropertyStatement</span><span class="Other">,</span> <span class="Comment">## assert_property_statement</span>
  <span class="Identifier">verilogAssertionVariableDeclaration</span><span class="Other">,</span> <span class="Comment">## assertion_variable_declaration</span>
  <span class="Identifier">verilogAssignmentOperator</span><span class="Other">,</span> <span class="Comment">## assignment_operator</span>
  <span class="Identifier">verilogAssignmentPattern</span><span class="Other">,</span> <span class="Comment">## assignment_pattern</span>
  <span class="Identifier">verilogAssignmentPatternExpression</span><span class="Other">,</span> <span class="Comment">## assignment_pattern_expression</span>
  <span class="Identifier">verilogAssignmentPatternKey</span><span class="Other">,</span> <span class="Comment">## assignment_pattern_key</span>
  <span class="Identifier">verilogAssignmentPatternNetLvalue</span><span class="Other">,</span> <span class="Comment">## assignment_pattern_net_lvalue</span>
  <span class="Identifier">verilogAssignmentPatternVariableLvalue</span><span class="Other">,</span> <span class="Comment">## assignment_pattern_variable_lvalue</span>
  <span class="Identifier">verilogAssociativeDimension</span><span class="Other">,</span> <span class="Comment">## associative_dimension</span>
  <span class="Identifier">verilogAssumePropertyStatement</span><span class="Other">,</span> <span class="Comment">## assume_property_statement</span>
  <span class="Identifier">verilogAttrSpec</span><span class="Other">,</span>          <span class="Comment">## attr_spec</span>
  <span class="Identifier">verilogAttributeInstance</span><span class="Other">,</span> <span class="Comment">## attribute_instance</span>
  <span class="Identifier">verilogBeginKeywords</span><span class="Other">,</span>     <span class="Comment">## begin_keywords</span>
  <span class="Identifier">verilogBindDirective</span><span class="Other">,</span>     <span class="Comment">## bind_directive</span>
  <span class="Identifier">verilogBindTargetInstance</span><span class="Other">,</span> <span class="Comment">## bind_target_instance</span>
  <span class="Identifier">verilogBindTargetInstanceList</span><span class="Other">,</span> <span class="Comment">## bind_target_instance_list</span>
  <span class="Identifier">verilogBindTargetScope</span><span class="Other">,</span>   <span class="Comment">## bind_target_scope</span>
  <span class="Identifier">verilogBinsExpression</span><span class="Other">,</span>    <span class="Comment">## bins_expression</span>
  <span class="Identifier">verilogBinsKeyword</span><span class="Other">,</span>       <span class="Comment">## bins_keyword</span>
  <span class="Identifier">verilogBinsOrEmpty</span><span class="Other">,</span>       <span class="Comment">## bins_or_empty</span>
  <span class="Identifier">verilogBinsOrOptions</span><span class="Other">,</span>     <span class="Comment">## bins_or_options</span>
  <span class="Identifier">verilogBinsSelection</span><span class="Other">,</span>     <span class="Comment">## bins_selection</span>
  <span class="Identifier">verilogBinsSelectionOrOption</span><span class="Other">,</span> <span class="Comment">## bins_selection_or_option</span>
  <span class="Identifier">verilogBitSelect1</span><span class="Other">,</span>        <span class="Comment">## bit_select1</span>
  <span class="Identifier">verilogBlockEventExpression</span><span class="Other">,</span> <span class="Comment">## block_event_expression</span>
  <span class="Identifier">verilogBlockItemDeclaration</span><span class="Other">,</span> <span class="Comment">## block_item_declaration</span>
  <span class="Identifier">verilogBlockingAssignment</span><span class="Other">,</span> <span class="Comment">## blocking_assignment</span>
  <span class="Identifier">verilogCaseExpression</span><span class="Other">,</span>    <span class="Comment">## case_expression</span>
  <span class="Identifier">verilogCaseGenerateConstruct</span><span class="Other">,</span> <span class="Comment">## case_generate_construct</span>
  <span class="Identifier">verilogCaseGenerateItem</span><span class="Other">,</span>  <span class="Comment">## case_generate_item</span>
  <span class="Identifier">verilogCaseInsideItem</span><span class="Other">,</span>    <span class="Comment">## case_inside_item</span>
  <span class="Identifier">verilogCaseItem</span><span class="Other">,</span>          <span class="Comment">## case_item</span>
  <span class="Identifier">verilogCaseItemExpression</span><span class="Other">,</span> <span class="Comment">## case_item_expression</span>
  <span class="Identifier">verilogCaseKeyword</span><span class="Other">,</span>       <span class="Comment">## case_keyword</span>
  <span class="Identifier">verilogCasePatternItem</span><span class="Other">,</span>   <span class="Comment">## case_pattern_item</span>
  <span class="Identifier">verilogCaseStatement</span><span class="Other">,</span>     <span class="Comment">## case_statement</span>
  <span class="Identifier">verilogCast</span><span class="Other">,</span>              <span class="Comment">## cast</span>
  <span class="Identifier">verilogCastingType</span><span class="Other">,</span>       <span class="Comment">## casting_type</span>
  <span class="Identifier">verilogCellClause</span><span class="Other">,</span>        <span class="Comment">## cell_clause</span>
  <span class="Identifier">verilogCellIdentifier</span><span class="Other">,</span>    <span class="Comment">## cell_identifier</span>
  <span class="Identifier">verilogChargeStrength</span><span class="Other">,</span>    <span class="Comment">## charge_strength</span>
  <span class="Identifier">verilogCheckerDeclaration</span><span class="Other">,</span> <span class="Comment">## checker_declaration</span>
  <span class="Identifier">verilogCheckerIdentifier</span><span class="Other">,</span> <span class="Comment">## checker_identifier</span>
  <span class="Identifier">verilogCheckerInstantiation</span><span class="Other">,</span> <span class="Comment">## checker_instantiation</span>
  <span class="Identifier">verilogCheckerOrGenerateItemDeclaration</span><span class="Other">,</span> <span class="Comment">## checker_or_generate_item_declaration</span>
  <span class="Identifier">verilogCheckerPortDirection</span><span class="Other">,</span> <span class="Comment">## checker_port_direction</span>
  <span class="Identifier">verilogCheckerPortItem</span><span class="Other">,</span>   <span class="Comment">## checker_port_item</span>
  <span class="Identifier">verilogCheckerPortList</span><span class="Other">,</span>   <span class="Comment">## checker_port_list</span>
  <span class="Identifier">verilogClassConstructorDeclaration</span><span class="Other">,</span> <span class="Comment">## class_constructor_declaration</span>
  <span class="Identifier">verilogClassConstructorPrototype</span><span class="Other">,</span> <span class="Comment">## class_constructor_prototype</span>
  <span class="Identifier">verilogClassDeclaration</span><span class="Other">,</span>  <span class="Comment">## class_declaration</span>
  <span class="Identifier">verilogClassIdentifier</span><span class="Other">,</span>   <span class="Comment">## class_identifier</span>
  <span class="Identifier">verilogClassItem</span><span class="Other">,</span>         <span class="Comment">## class_item</span>
  <span class="Identifier">verilogClassItemQualifier</span><span class="Other">,</span> <span class="Comment">## class_item_qualifier</span>
  <span class="Identifier">verilogClassMethod</span><span class="Other">,</span>       <span class="Comment">## class_method</span>
  <span class="Identifier">verilogClassNew</span><span class="Other">,</span>          <span class="Comment">## class_new</span>
  <span class="Identifier">verilogClassProperty</span><span class="Other">,</span>     <span class="Comment">## class_property</span>
  <span class="Identifier">verilogClassQualifier</span><span class="Other">,</span>    <span class="Comment">## class_qualifier</span>
  <span class="Identifier">verilogClassScope</span><span class="Other">,</span>        <span class="Comment">## class_scope</span>
  <span class="Identifier">verilogClassType</span><span class="Other">,</span>         <span class="Comment">## class_type</span>
  <span class="Identifier">verilogClockingDeclAssign</span><span class="Other">,</span> <span class="Comment">## clocking_decl_assign</span>
  <span class="Identifier">verilogClockingDeclaration</span><span class="Other">,</span> <span class="Comment">## clocking_declaration</span>
  <span class="Identifier">verilogClockingDirection</span><span class="Other">,</span> <span class="Comment">## clocking_direction</span>
  <span class="Identifier">verilogClockingDrive</span><span class="Other">,</span>     <span class="Comment">## clocking_drive</span>
  <span class="Identifier">verilogClockingEvent</span><span class="Other">,</span>     <span class="Comment">## clocking_event</span>
  <span class="Identifier">verilogClockingIdentifier</span><span class="Other">,</span> <span class="Comment">## clocking_identifier</span>
  <span class="Identifier">verilogClockingItem</span><span class="Other">,</span>      <span class="Comment">## clocking_item</span>
  <span class="Identifier">verilogClockingSkew</span><span class="Other">,</span>      <span class="Comment">## clocking_skew</span>
  <span class="Identifier">verilogClockvar</span><span class="Other">,</span>          <span class="Comment">## clockvar</span>
  <span class="Identifier">verilogClockvarExpression</span><span class="Other">,</span> <span class="Comment">## clockvar_expression</span>
  <span class="Identifier">verilogCmosSwitchInstance</span><span class="Other">,</span> <span class="Comment">## cmos_switch_instance</span>
  <span class="Identifier">verilogCmosSwitchtype</span><span class="Other">,</span>    <span class="Comment">## cmos_switchtype</span>
  <span class="Identifier">verilogCombinationalBody</span><span class="Other">,</span> <span class="Comment">## combinational_body</span>
  <span class="Identifier">verilogCombinationalEntry</span><span class="Other">,</span> <span class="Comment">## combinational_entry</span>
  <span class="Identifier">verilogConcatenation</span><span class="Other">,</span>     <span class="Comment">## concatenation</span>
  <span class="Identifier">verilogConcurrentAssertionItem</span><span class="Other">,</span> <span class="Comment">## concurrent_assertion_item</span>
  <span class="Identifier">verilogCondPattern</span><span class="Other">,</span>       <span class="Comment">## cond_pattern</span>
  <span class="Identifier">verilogCondPredicate</span><span class="Other">,</span>     <span class="Comment">## cond_predicate</span>
  <span class="Identifier">verilogConditionalExpression</span><span class="Other">,</span> <span class="Comment">## conditional_expression</span>
  <span class="Identifier">verilogConditionalStatement</span><span class="Other">,</span> <span class="Comment">## conditional_statement</span>
  <span class="Identifier">verilogConfigIdentifier</span><span class="Other">,</span>  <span class="Comment">## config_identifier</span>
  <span class="Identifier">verilogConfigRuleStatement</span><span class="Other">,</span> <span class="Comment">## config_rule_statement</span>
  <span class="Identifier">verilogConsecutiveRepetition</span><span class="Other">,</span> <span class="Comment">## consecutive_repetition</span>
  <span class="Identifier">verilogConstIdentifier</span><span class="Other">,</span>   <span class="Comment">## const_identifier</span>
  <span class="Identifier">verilogConstantBitSelect1</span><span class="Other">,</span> <span class="Comment">## constant_bit_select1</span>
  <span class="Identifier">verilogConstantConcatenation</span><span class="Other">,</span> <span class="Comment">## constant_concatenation</span>
  <span class="Identifier">verilogConstantExpression</span><span class="Other">,</span> <span class="Comment">## constant_expression</span>
  <span class="Identifier">verilogConstantIndexedRange</span><span class="Other">,</span> <span class="Comment">## constant_indexed_range</span>
  <span class="Identifier">verilogConstantMintypmaxExpression</span><span class="Other">,</span> <span class="Comment">## constant_mintypmax_expression</span>
  <span class="Identifier">verilogConstantMultipleConcatenation</span><span class="Other">,</span> <span class="Comment">## constant_multiple_concatenation</span>
  <span class="Identifier">verilogConstantParamExpression</span><span class="Other">,</span> <span class="Comment">## constant_param_expression</span>
  <span class="Identifier">verilogConstantPrimary</span><span class="Other">,</span>   <span class="Comment">## constant_primary</span>
  <span class="Identifier">verilogConstantRange</span><span class="Other">,</span>     <span class="Comment">## constant_range</span>
  <span class="Identifier">verilogConstantSelect1</span><span class="Other">,</span>   <span class="Comment">## constant_select1</span>
  <span class="Identifier">verilogConstraintBlock</span><span class="Other">,</span>   <span class="Comment">## constraint_block</span>
  <span class="Identifier">verilogConstraintBlockItem</span><span class="Other">,</span> <span class="Comment">## constraint_block_item</span>
  <span class="Identifier">verilogConstraintDeclaration</span><span class="Other">,</span> <span class="Comment">## constraint_declaration</span>
  <span class="Identifier">verilogConstraintExpression</span><span class="Other">,</span> <span class="Comment">## constraint_expression</span>
  <span class="Identifier">verilogConstraintIdentifier</span><span class="Other">,</span> <span class="Comment">## constraint_identifier</span>
  <span class="Identifier">verilogConstraintPrimary</span><span class="Other">,</span> <span class="Comment">## constraint_primary</span>
  <span class="Identifier">verilogConstraintPrototype</span><span class="Other">,</span> <span class="Comment">## constraint_prototype</span>
  <span class="Identifier">verilogConstraintPrototypeQualifier</span><span class="Other">,</span> <span class="Comment">## constraint_prototype_qualifier</span>
  <span class="Identifier">verilogConstraintSet</span><span class="Other">,</span>     <span class="Comment">## constraint_set</span>
  <span class="Identifier">verilogContinuousAssign</span><span class="Other">,</span>  <span class="Comment">## continuous_assign</span>
  <span class="Identifier">verilogControlledReferenceEvent</span><span class="Other">,</span> <span class="Comment">## controlled_reference_event</span>
  <span class="Identifier">verilogCoverCross</span><span class="Other">,</span>        <span class="Comment">## cover_cross</span>
  <span class="Identifier">verilogCoverPoint</span><span class="Other">,</span>        <span class="Comment">## cover_point</span>
  <span class="Identifier">verilogCoverPointIdentifier</span><span class="Other">,</span> <span class="Comment">## cover_point_identifier</span>
  <span class="Identifier">verilogCoverPropertyStatement</span><span class="Other">,</span> <span class="Comment">## cover_property_statement</span>
  <span class="Identifier">verilogCoverSequenceStatement</span><span class="Other">,</span> <span class="Comment">## cover_sequence_statement</span>
  <span class="Identifier">verilogCoverageEvent</span><span class="Other">,</span>     <span class="Comment">## coverage_event</span>
  <span class="Identifier">verilogCoverageOption</span><span class="Other">,</span>    <span class="Comment">## coverage_option</span>
  <span class="Identifier">verilogCoverageSpecOrOption</span><span class="Other">,</span> <span class="Comment">## coverage_spec_or_option</span>
  <span class="Identifier">verilogCovergroupDeclaration</span><span class="Other">,</span> <span class="Comment">## covergroup_declaration</span>
  <span class="Identifier">verilogCovergroupIdentifier</span><span class="Other">,</span> <span class="Comment">## covergroup_identifier</span>
  <span class="Identifier">verilogCovergroupRangeList</span><span class="Other">,</span> <span class="Comment">## covergroup_range_list</span>
  <span class="Identifier">verilogCovergroupValueRange</span><span class="Other">,</span> <span class="Comment">## covergroup_value_range</span>
  <span class="Identifier">verilogCrossBody</span><span class="Other">,</span>         <span class="Comment">## cross_body</span>
  <span class="Identifier">verilogCrossBodyItem</span><span class="Other">,</span>     <span class="Comment">## cross_body_item</span>
  <span class="Identifier">verilogCrossIdentifier</span><span class="Other">,</span>   <span class="Comment">## cross_identifier</span>
  <span class="Identifier">verilogCycleDelay</span><span class="Other">,</span>        <span class="Comment">## cycle_delay</span>
  <span class="Identifier">verilogCycleDelayConstRangeExpression</span><span class="Other">,</span> <span class="Comment">## cycle_delay_const_range_expression</span>
  <span class="Identifier">verilogCycleDelayRange</span><span class="Other">,</span>   <span class="Comment">## cycle_delay_range</span>
  <span class="Identifier">verilogDataDeclaration</span><span class="Other">,</span>   <span class="Comment">## data_declaration</span>
  <span class="Identifier">verilogDataEvent</span><span class="Other">,</span>         <span class="Comment">## data_event</span>
  <span class="Identifier">verilogDataSourceExpression</span><span class="Other">,</span> <span class="Comment">## data_source_expression</span>
  <span class="Identifier">verilogDataType</span><span class="Other">,</span>          <span class="Comment">## data_type</span>
  <span class="Identifier">verilogDataTypeOrImplicit1</span><span class="Other">,</span> <span class="Comment">## data_type_or_implicit1</span>
  <span class="Identifier">verilogDataTypeOrVoid</span><span class="Other">,</span>    <span class="Comment">## data_type_or_void</span>
  <span class="Identifier">verilogDecimalNumber</span><span class="Other">,</span>     <span class="Comment">## decimal_number</span>
  <span class="Identifier">verilogDefaultClause</span><span class="Other">,</span>     <span class="Comment">## default_clause</span>
  <span class="Identifier">verilogDefaultNettypeCompilerDirective</span><span class="Other">,</span> <span class="Comment">## default_nettype_compiler_directive</span>
  <span class="Identifier">verilogDefaultNettypeValue</span><span class="Other">,</span> <span class="Comment">## default_nettype_value</span>
  <span class="Identifier">verilogDefaultSkew</span><span class="Other">,</span>       <span class="Comment">## default_skew</span>
  <span class="Identifier">verilogDeferredImmediateAssertStatement</span><span class="Other">,</span> <span class="Comment">## deferred_immediate_assert_statement</span>
  <span class="Identifier">verilogDeferredImmediateAssertionItem</span><span class="Other">,</span> <span class="Comment">## deferred_immediate_assertion_item</span>
  <span class="Identifier">verilogDeferredImmediateAssumeStatement</span><span class="Other">,</span> <span class="Comment">## deferred_immediate_assume_statement</span>
  <span class="Identifier">verilogDeferredImmediateCoverStatement</span><span class="Other">,</span> <span class="Comment">## deferred_immediate_cover_statement</span>
  <span class="Identifier">verilogDefparamAssignment</span><span class="Other">,</span> <span class="Comment">## defparam_assignment</span>
  <span class="Identifier">verilogDelay2</span><span class="Other">,</span>            <span class="Comment">## delay2</span>
  <span class="Identifier">verilogDelay3</span><span class="Other">,</span>            <span class="Comment">## delay3</span>
  <span class="Identifier">verilogDelayControl</span><span class="Other">,</span>      <span class="Comment">## delay_control</span>
  <span class="Identifier">verilogDelayOrEventControl</span><span class="Other">,</span> <span class="Comment">## delay_or_event_control</span>
  <span class="Identifier">verilogDelayValue</span><span class="Other">,</span>        <span class="Comment">## delay_value</span>
  <span class="Identifier">verilogDelayedData</span><span class="Other">,</span>       <span class="Comment">## delayed_data</span>
  <span class="Identifier">verilogDelayedReference</span><span class="Other">,</span>  <span class="Comment">## delayed_reference</span>
  <span class="Identifier">verilogDesignStatement</span><span class="Other">,</span>   <span class="Comment">## design_statement</span>
  <span class="Identifier">verilogDisableStatement</span><span class="Other">,</span>  <span class="Comment">## disable_statement</span>
  <span class="Identifier">verilogDistItem</span><span class="Other">,</span>          <span class="Comment">## dist_item</span>
  <span class="Identifier">verilogDistList</span><span class="Other">,</span>          <span class="Comment">## dist_list</span>
  <span class="Identifier">verilogDistWeight</span><span class="Other">,</span>        <span class="Comment">## dist_weight</span>
  <span class="Identifier">verilogDoubleQuotedString</span><span class="Other">,</span> <span class="Comment">## double_quoted_string</span>
  <span class="Identifier">verilogDpiFunctionImportProperty</span><span class="Other">,</span> <span class="Comment">## dpi_function_import_property</span>
  <span class="Identifier">verilogDpiFunctionProto</span><span class="Other">,</span>  <span class="Comment">## dpi_function_proto</span>
  <span class="Identifier">verilogDpiImportExport</span><span class="Other">,</span>   <span class="Comment">## dpi_import_export</span>
  <span class="Identifier">verilogDpiSpecString</span><span class="Other">,</span>     <span class="Comment">## dpi_spec_string</span>
  <span class="Identifier">verilogDpiTaskImportProperty</span><span class="Other">,</span> <span class="Comment">## dpi_task_import_property</span>
  <span class="Identifier">verilogDpiTaskProto</span><span class="Other">,</span>      <span class="Comment">## dpi_task_proto</span>
  <span class="Identifier">verilogDriveStrength</span><span class="Other">,</span>     <span class="Comment">## drive_strength</span>
  <span class="Identifier">verilogDynamicArrayNew</span><span class="Other">,</span>   <span class="Comment">## dynamic_array_new</span>
  <span class="Identifier">verilogEdgeControlSpecifier</span><span class="Other">,</span> <span class="Comment">## edge_control_specifier</span>
  <span class="Identifier">verilogEdgeDescriptor</span><span class="Other">,</span>    <span class="Comment">## edge_descriptor</span>
  <span class="Identifier">verilogEdgeIdentifier</span><span class="Other">,</span>    <span class="Comment">## edge_identifier</span>
  <span class="Identifier">verilogEdgeIndicator</span><span class="Other">,</span>     <span class="Comment">## edge_indicator</span>
  <span class="Identifier">verilogEdgeInputList</span><span class="Other">,</span>     <span class="Comment">## edge_input_list</span>
  <span class="Identifier">verilogEdgeSensitivePathDeclaration</span><span class="Other">,</span> <span class="Comment">## edge_sensitive_path_declaration</span>
  <span class="Identifier">verilogElaborationSystemTask</span><span class="Other">,</span> <span class="Comment">## elaboration_system_task</span>
  <span class="Identifier">verilogEmptyUnpackedArrayConcatenation</span><span class="Other">,</span> <span class="Comment">## empty_unpacked_array_concatenation</span>
  <span class="Identifier">verilogEnableGateInstance</span><span class="Other">,</span> <span class="Comment">## enable_gate_instance</span>
  <span class="Identifier">verilogEnableGatetype</span><span class="Other">,</span>    <span class="Comment">## enable_gatetype</span>
  <span class="Identifier">verilogEnableTerminal</span><span class="Other">,</span>    <span class="Comment">## enable_terminal</span>
  <span class="Identifier">verilogEndEdgeOffset</span><span class="Other">,</span>     <span class="Comment">## end_edge_offset</span>
  <span class="Identifier">verilogEnumBaseType</span><span class="Other">,</span>      <span class="Comment">## enum_base_type</span>
  <span class="Identifier">verilogEnumIdentifier</span><span class="Other">,</span>    <span class="Comment">## enum_identifier</span>
  <span class="Identifier">verilogEnumNameDeclaration</span><span class="Other">,</span> <span class="Comment">## enum_name_declaration</span>
  <span class="Identifier">verilogErrorLimitValue</span><span class="Other">,</span>   <span class="Comment">## error_limit_value</span>
  <span class="Identifier">verilogEscapedIdentifier</span><span class="Other">,</span> <span class="Comment">## escaped_identifier</span>
  <span class="Identifier">verilogEventBasedFlag</span><span class="Other">,</span>    <span class="Comment">## event_based_flag</span>
  <span class="Identifier">verilogEventControl</span><span class="Other">,</span>      <span class="Comment">## event_control</span>
  <span class="Identifier">verilogEventExpression</span><span class="Other">,</span>   <span class="Comment">## event_expression</span>
  <span class="Identifier">verilogEventTrigger</span><span class="Other">,</span>      <span class="Comment">## event_trigger</span>
  <span class="Identifier">verilogExpectPropertyStatement</span><span class="Other">,</span> <span class="Comment">## expect_property_statement</span>
  <span class="Identifier">verilogExpression</span><span class="Other">,</span>        <span class="Comment">## expression</span>
  <span class="Identifier">verilogExpressionOrDist</span><span class="Other">,</span>  <span class="Comment">## expression_or_dist</span>
  <span class="Identifier">verilogExternConstraintDeclaration</span><span class="Other">,</span> <span class="Comment">## extern_constraint_declaration</span>
  <span class="Identifier">verilogExternTfDeclaration</span><span class="Other">,</span> <span class="Comment">## extern_tf_declaration</span>
  <span class="Identifier">verilogFinalConstruct</span><span class="Other">,</span>    <span class="Comment">## final_construct</span>
  <span class="Identifier">verilogFinishNumber</span><span class="Other">,</span>      <span class="Comment">## finish_number</span>
  <span class="Identifier">verilogForInitialization</span><span class="Other">,</span> <span class="Comment">## for_initialization</span>
  <span class="Identifier">verilogForStep</span><span class="Other">,</span>           <span class="Comment">## for_step</span>
  <span class="Identifier">verilogForVariableDeclaration</span><span class="Other">,</span> <span class="Comment">## for_variable_declaration</span>
  <span class="Identifier">verilogFormalArgument</span><span class="Other">,</span>    <span class="Comment">## formal_argument</span>
  <span class="Identifier">verilogFormalIdentifier</span><span class="Other">,</span>  <span class="Comment">## formal_identifier</span>
  <span class="Identifier">verilogFormalPortIdentifier</span><span class="Other">,</span> <span class="Comment">## formal_port_identifier</span>
  <span class="Identifier">verilogFullEdgeSensitivePathDescription</span><span class="Other">,</span> <span class="Comment">## full_edge_sensitive_path_description</span>
  <span class="Identifier">verilogFullPathDescription</span><span class="Other">,</span> <span class="Comment">## full_path_description</span>
  <span class="Identifier">verilogFunctionBodyDeclaration</span><span class="Other">,</span> <span class="Comment">## function_body_declaration</span>
  <span class="Identifier">verilogFunctionDataTypeOrImplicit1</span><span class="Other">,</span> <span class="Comment">## function_data_type_or_implicit1</span>
  <span class="Identifier">verilogFunctionDeclaration</span><span class="Other">,</span> <span class="Comment">## function_declaration</span>
  <span class="Identifier">verilogFunctionIdentifier</span><span class="Other">,</span> <span class="Comment">## function_identifier</span>
  <span class="Identifier">verilogFunctionPrototype</span><span class="Other">,</span> <span class="Comment">## function_prototype</span>
  <span class="Identifier">verilogFunctionStatement</span><span class="Other">,</span> <span class="Comment">## function_statement</span>
  <span class="Identifier">verilogFunctionStatementOrNull</span><span class="Other">,</span> <span class="Comment">## function_statement_or_null</span>
  <span class="Identifier">verilogFunctionSubroutineCall</span><span class="Other">,</span> <span class="Comment">## function_subroutine_call</span>
  <span class="Identifier">verilogGateInstantiation</span><span class="Other">,</span> <span class="Comment">## gate_instantiation</span>
  <span class="Identifier">verilogGenerateBlock</span><span class="Other">,</span>     <span class="Comment">## generate_block</span>
  <span class="Identifier">verilogGenerateBlockIdentifier</span><span class="Other">,</span> <span class="Comment">## generate_block_identifier</span>
  <span class="Identifier">verilogGenerateRegion</span><span class="Other">,</span>    <span class="Comment">## generate_region</span>
  <span class="Identifier">verilogGenvarDeclaration</span><span class="Other">,</span> <span class="Comment">## genvar_declaration</span>
  <span class="Identifier">verilogGenvarIdentifier</span><span class="Other">,</span>  <span class="Comment">## genvar_identifier</span>
  <span class="Identifier">verilogGenvarInitialization</span><span class="Other">,</span> <span class="Comment">## genvar_initialization</span>
  <span class="Identifier">verilogGenvarIteration</span><span class="Other">,</span>   <span class="Comment">## genvar_iteration</span>
  <span class="Identifier">verilogGotoRepetition</span><span class="Other">,</span>    <span class="Comment">## goto_repetition</span>
  <span class="Identifier">verilogHierarchicalBtfIdentifier</span><span class="Other">,</span> <span class="Comment">## hierarchical_btf_identifier</span>
  <span class="Identifier">verilogHierarchicalInstance</span><span class="Other">,</span> <span class="Comment">## hierarchical_instance</span>
  <span class="Identifier">verilogIdDirective</span><span class="Other">,</span>       <span class="Comment">## id_directive</span>
  <span class="Identifier">verilogIdentifierList</span><span class="Other">,</span>    <span class="Comment">## identifier_list</span>
  <span class="Identifier">verilogIfGenerateConstruct</span><span class="Other">,</span> <span class="Comment">## if_generate_construct</span>
  <span class="Identifier">verilogImplicitClassHandle</span><span class="Other">,</span> <span class="Comment">## implicit_class_handle</span>
  <span class="Identifier">verilogImplicitDataType1</span><span class="Other">,</span> <span class="Comment">## implicit_data_type1</span>
  <span class="Identifier">verilogImportExport</span><span class="Other">,</span>      <span class="Comment">## import_export</span>
  <span class="Identifier">verilogIncOrDecExpression</span><span class="Other">,</span> <span class="Comment">## inc_or_dec_expression</span>
  <span class="Identifier">verilogIncOrDecOperator</span><span class="Other">,</span>  <span class="Comment">## inc_or_dec_operator</span>
  <span class="Identifier">verilogIncludeCompilerDirective</span><span class="Other">,</span> <span class="Comment">## include_compiler_directive</span>
  <span class="Identifier">verilogIncludeCompilerDirectiveStandard</span><span class="Other">,</span> <span class="Comment">## include_compiler_directive_standard</span>
  <span class="Identifier">verilogIndexVariableIdentifier</span><span class="Other">,</span> <span class="Comment">## index_variable_identifier</span>
  <span class="Identifier">verilogIndexedRange</span><span class="Other">,</span>      <span class="Comment">## indexed_range</span>
  <span class="Identifier">verilogInitVal</span><span class="Other">,</span>           <span class="Comment">## init_val</span>
  <span class="Identifier">verilogInitialConstruct</span><span class="Other">,</span>  <span class="Comment">## initial_construct</span>
  <span class="Identifier">verilogInoutDeclaration</span><span class="Other">,</span>  <span class="Comment">## inout_declaration</span>
  <span class="Identifier">verilogInoutPortIdentifier</span><span class="Other">,</span> <span class="Comment">## inout_port_identifier</span>
  <span class="Identifier">verilogInoutTerminal</span><span class="Other">,</span>     <span class="Comment">## inout_terminal</span>
  <span class="Identifier">verilogInputDeclaration</span><span class="Other">,</span>  <span class="Comment">## input_declaration</span>
  <span class="Identifier">verilogInputIdentifier</span><span class="Other">,</span>   <span class="Comment">## input_identifier</span>
  <span class="Identifier">verilogInputPortIdentifier</span><span class="Other">,</span> <span class="Comment">## input_port_identifier</span>
  <span class="Identifier">verilogInputTerminal</span><span class="Other">,</span>     <span class="Comment">## input_terminal</span>
  <span class="Identifier">verilogInsideExpression</span><span class="Other">,</span>  <span class="Comment">## inside_expression</span>
  <span class="Identifier">verilogInstClause</span><span class="Other">,</span>        <span class="Comment">## inst_clause</span>
  <span class="Identifier">verilogInstName</span><span class="Other">,</span>          <span class="Comment">## inst_name</span>
  <span class="Identifier">verilogInstanceIdentifier</span><span class="Other">,</span> <span class="Comment">## instance_identifier</span>
  <span class="Identifier">verilogIntegerAtomType</span><span class="Other">,</span>   <span class="Comment">## integer_atom_type</span>
  <span class="Identifier">verilogIntegerVectorType</span><span class="Other">,</span> <span class="Comment">## integer_vector_type</span>
  <span class="Identifier">verilogIntegralNumber</span><span class="Other">,</span>    <span class="Comment">## integral_number</span>
  <span class="Identifier">verilogInterfaceAnsiHeader</span><span class="Other">,</span> <span class="Comment">## interface_ansi_header</span>
  <span class="Identifier">verilogInterfaceClassDeclaration</span><span class="Other">,</span> <span class="Comment">## interface_class_declaration</span>
  <span class="Identifier">verilogInterfaceClassItem</span><span class="Other">,</span> <span class="Comment">## interface_class_item</span>
  <span class="Identifier">verilogInterfaceClassMethod</span><span class="Other">,</span> <span class="Comment">## interface_class_method</span>
  <span class="Identifier">verilogInterfaceClassType</span><span class="Other">,</span> <span class="Comment">## interface_class_type</span>
  <span class="Identifier">verilogInterfaceDeclaration</span><span class="Other">,</span> <span class="Comment">## interface_declaration</span>
  <span class="Identifier">verilogInterfaceIdentifier</span><span class="Other">,</span> <span class="Comment">## interface_identifier</span>
  <span class="Identifier">verilogInterfaceInstanceIdentifier</span><span class="Other">,</span> <span class="Comment">## interface_instance_identifier</span>
  <span class="Identifier">verilogInterfaceInstantiation</span><span class="Other">,</span> <span class="Comment">## interface_instantiation</span>
  <span class="Identifier">verilogInterfaceItem</span><span class="Other">,</span>     <span class="Comment">## interface_item</span>
  <span class="Identifier">verilogInterfaceNonansiHeader</span><span class="Other">,</span> <span class="Comment">## interface_nonansi_header</span>
  <span class="Identifier">verilogInterfaceOrGenerateItem</span><span class="Other">,</span> <span class="Comment">## interface_or_generate_item</span>
  <span class="Identifier">verilogInterfacePortDeclaration</span><span class="Other">,</span> <span class="Comment">## interface_port_declaration</span>
  <span class="Identifier">verilogInterfacePortHeader</span><span class="Other">,</span> <span class="Comment">## interface_port_header</span>
  <span class="Identifier">verilogJoinKeyword</span><span class="Other">,</span>       <span class="Comment">## join_keyword</span>
  <span class="Identifier">verilogJumpStatement</span><span class="Other">,</span>     <span class="Comment">## jump_statement</span>
  <span class="Identifier">verilogLetActualArg</span><span class="Other">,</span>      <span class="Comment">## let_actual_arg</span>
  <span class="Identifier">verilogLetDeclaration</span><span class="Other">,</span>    <span class="Comment">## let_declaration</span>
  <span class="Identifier">verilogLetExpression</span><span class="Other">,</span>     <span class="Comment">## let_expression</span>
  <span class="Identifier">verilogLetFormalType1</span><span class="Other">,</span>    <span class="Comment">## let_formal_type1</span>
  <span class="Identifier">verilogLetListOfArguments</span><span class="Other">,</span> <span class="Comment">## let_list_of_arguments</span>
  <span class="Identifier">verilogLetPortItem</span><span class="Other">,</span>       <span class="Comment">## let_port_item</span>
  <span class="Identifier">verilogLetPortList</span><span class="Other">,</span>       <span class="Comment">## let_port_list</span>
  <span class="Identifier">verilogLevelInputList</span><span class="Other">,</span>    <span class="Comment">## level_input_list</span>
  <span class="Identifier">verilogLiblistClause</span><span class="Other">,</span>     <span class="Comment">## liblist_clause</span>
  <span class="Identifier">verilogLibraryIdentifier</span><span class="Other">,</span> <span class="Comment">## library_identifier</span>
  <span class="Identifier">verilogLifetime</span><span class="Other">,</span>          <span class="Comment">## lifetime</span>
  <span class="Identifier">verilogLimitValue</span><span class="Other">,</span>        <span class="Comment">## limit_value</span>
  <span class="Identifier">verilogLineCompilerDirective</span><span class="Other">,</span> <span class="Comment">## line_compiler_directive</span>
  <span class="Identifier">verilogListOfActualArguments</span><span class="Other">,</span> <span class="Comment">## list_of_actual_arguments</span>
  <span class="Identifier">verilogListOfArguments</span><span class="Other">,</span>   <span class="Comment">## list_of_arguments</span>
  <span class="Identifier">verilogListOfArgumentsParent</span><span class="Other">,</span> <span class="Comment">## list_of_arguments_parent</span>
  <span class="Identifier">verilogListOfClockingDeclAssign</span><span class="Other">,</span> <span class="Comment">## list_of_clocking_decl_assign</span>
  <span class="Identifier">verilogListOfCrossItems</span><span class="Other">,</span>  <span class="Comment">## list_of_cross_items</span>
  <span class="Identifier">verilogListOfDefparamAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_defparam_assignments</span>
  <span class="Identifier">verilogListOfFormalArguments</span><span class="Other">,</span> <span class="Comment">## list_of_formal_arguments</span>
  <span class="Identifier">verilogListOfGenvarIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_genvar_identifiers</span>
  <span class="Identifier">verilogListOfInterfaceIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_interface_identifiers</span>
  <span class="Identifier">verilogListOfNetAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_net_assignments</span>
  <span class="Identifier">verilogListOfNetDeclAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_net_decl_assignments</span>
  <span class="Identifier">verilogListOfParamAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_param_assignments</span>
  <span class="Identifier">verilogListOfParameterAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_parameter_assignments</span>
  <span class="Identifier">verilogListOfPathDelayExpressions</span><span class="Other">,</span> <span class="Comment">## list_of_path_delay_expressions</span>
  <span class="Identifier">verilogListOfPathInputs</span><span class="Other">,</span>  <span class="Comment">## list_of_path_inputs</span>
  <span class="Identifier">verilogListOfPathOutputs</span><span class="Other">,</span> <span class="Comment">## list_of_path_outputs</span>
  <span class="Identifier">verilogListOfPortConnections</span><span class="Other">,</span> <span class="Comment">## list_of_port_connections</span>
  <span class="Identifier">verilogListOfPortDeclarations</span><span class="Other">,</span> <span class="Comment">## list_of_port_declarations</span>
  <span class="Identifier">verilogListOfPortIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_port_identifiers</span>
  <span class="Identifier">verilogListOfPorts</span><span class="Other">,</span>       <span class="Comment">## list_of_ports</span>
  <span class="Identifier">verilogListOfSpecparamAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_specparam_assignments</span>
  <span class="Identifier">verilogListOfTfVariableIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_tf_variable_identifiers</span>
  <span class="Identifier">verilogListOfTypeAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_type_assignments</span>
  <span class="Identifier">verilogListOfUdpPortIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_udp_port_identifiers</span>
  <span class="Identifier">verilogListOfVariableAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_variable_assignments</span>
  <span class="Identifier">verilogListOfVariableDeclAssignments</span><span class="Other">,</span> <span class="Comment">## list_of_variable_decl_assignments</span>
  <span class="Identifier">verilogListOfVariableIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_variable_identifiers</span>
  <span class="Identifier">verilogListOfVariablePortIdentifiers</span><span class="Other">,</span> <span class="Comment">## list_of_variable_port_identifiers</span>
  <span class="Identifier">verilogLocalParameterDeclaration</span><span class="Other">,</span> <span class="Comment">## local_parameter_declaration</span>
  <span class="Identifier">verilogLoopGenerateConstruct</span><span class="Other">,</span> <span class="Comment">## loop_generate_construct</span>
  <span class="Identifier">verilogLoopStatement</span><span class="Other">,</span>     <span class="Comment">## loop_statement</span>
  <span class="Identifier">verilogLoopVariables1</span><span class="Other">,</span>    <span class="Comment">## loop_variables1</span>
  <span class="Identifier">verilogMemberIdentifier</span><span class="Other">,</span>  <span class="Comment">## member_identifier</span>
  <span class="Identifier">verilogMethodCall</span><span class="Other">,</span>        <span class="Comment">## method_call</span>
  <span class="Identifier">verilogMethodCallBody</span><span class="Other">,</span>    <span class="Comment">## method_call_body</span>
  <span class="Identifier">verilogMethodIdentifier</span><span class="Other">,</span>  <span class="Comment">## method_identifier</span>
  <span class="Identifier">verilogMethodQualifier</span><span class="Other">,</span>   <span class="Comment">## method_qualifier</span>
  <span class="Identifier">verilogMintypmaxExpression</span><span class="Other">,</span> <span class="Comment">## mintypmax_expression</span>
  <span class="Identifier">verilogModportClockingDeclaration</span><span class="Other">,</span> <span class="Comment">## modport_clocking_declaration</span>
  <span class="Identifier">verilogModportDeclaration</span><span class="Other">,</span> <span class="Comment">## modport_declaration</span>
  <span class="Identifier">verilogModportIdentifier</span><span class="Other">,</span> <span class="Comment">## modport_identifier</span>
  <span class="Identifier">verilogModportItem</span><span class="Other">,</span>       <span class="Comment">## modport_item</span>
  <span class="Identifier">verilogModportPortsDeclaration</span><span class="Other">,</span> <span class="Comment">## modport_ports_declaration</span>
  <span class="Identifier">verilogModportSimplePort</span><span class="Other">,</span> <span class="Comment">## modport_simple_port</span>
  <span class="Identifier">verilogModportSimplePortsDeclaration</span><span class="Other">,</span> <span class="Comment">## modport_simple_ports_declaration</span>
  <span class="Identifier">verilogModportTfPortsDeclaration</span><span class="Other">,</span> <span class="Comment">## modport_tf_ports_declaration</span>
  <span class="Identifier">verilogModuleAnsiHeader</span><span class="Other">,</span>  <span class="Comment">## module_ansi_header</span>
  <span class="Identifier">verilogModuleDeclaration</span><span class="Other">,</span> <span class="Comment">## module_declaration</span>
  <span class="Identifier">verilogModuleHeader</span><span class="Other">,</span>      <span class="Comment">## module_header</span>
  <span class="Identifier">verilogModuleInstantiation</span><span class="Other">,</span> <span class="Comment">## module_instantiation</span>
  <span class="Identifier">verilogModuleKeyword</span><span class="Other">,</span>     <span class="Comment">## module_keyword</span>
  <span class="Identifier">verilogModuleNonansiHeader</span><span class="Other">,</span> <span class="Comment">## module_nonansi_header</span>
  <span class="Identifier">verilogModuleOrGenerateItem</span><span class="Other">,</span> <span class="Comment">## module_or_generate_item</span>
  <span class="Identifier">verilogModulePathConcatenation</span><span class="Other">,</span> <span class="Comment">## module_path_concatenation</span>
  <span class="Identifier">verilogModulePathExpression</span><span class="Other">,</span> <span class="Comment">## module_path_expression</span>
  <span class="Identifier">verilogModulePathMintypmaxExpression</span><span class="Other">,</span> <span class="Comment">## module_path_mintypmax_expression</span>
  <span class="Identifier">verilogModulePathMultipleConcatenation</span><span class="Other">,</span> <span class="Comment">## module_path_multiple_concatenation</span>
  <span class="Identifier">verilogModulePathPrimary</span><span class="Other">,</span> <span class="Comment">## module_path_primary</span>
  <span class="Identifier">verilogMosSwitchInstance</span><span class="Other">,</span> <span class="Comment">## mos_switch_instance</span>
  <span class="Identifier">verilogMosSwitchtype</span><span class="Other">,</span>     <span class="Comment">## mos_switchtype</span>
  <span class="Identifier">verilogMultipleConcatenation</span><span class="Other">,</span> <span class="Comment">## multiple_concatenation</span>
  <span class="Identifier">verilogNInputGateInstance</span><span class="Other">,</span> <span class="Comment">## n_input_gate_instance</span>
  <span class="Identifier">verilogNInputGatetype</span><span class="Other">,</span>    <span class="Comment">## n_input_gatetype</span>
  <span class="Identifier">verilogNOutputGateInstance</span><span class="Other">,</span> <span class="Comment">## n_output_gate_instance</span>
  <span class="Identifier">verilogNOutputGatetype</span><span class="Other">,</span>   <span class="Comment">## n_output_gatetype</span>
  <span class="Identifier">verilogNameOfInstance</span><span class="Other">,</span>    <span class="Comment">## name_of_instance</span>
  <span class="Identifier">verilogNamedParameterAssignment</span><span class="Other">,</span> <span class="Comment">## named_parameter_assignment</span>
  <span class="Identifier">verilogNamedPortConnection</span><span class="Other">,</span> <span class="Comment">## named_port_connection</span>
  <span class="Identifier">verilogNcontrolTerminal</span><span class="Other">,</span>  <span class="Comment">## ncontrol_terminal</span>
  <span class="Identifier">verilogNetAlias</span><span class="Other">,</span>          <span class="Comment">## net_alias</span>
  <span class="Identifier">verilogNetAssignment</span><span class="Other">,</span>     <span class="Comment">## net_assignment</span>
  <span class="Identifier">verilogNetDeclAssignment</span><span class="Other">,</span> <span class="Comment">## net_decl_assignment</span>
  <span class="Identifier">verilogNetDeclaration</span><span class="Other">,</span>    <span class="Comment">## net_declaration</span>
  <span class="Identifier">verilogNetLvalue</span><span class="Other">,</span>         <span class="Comment">## net_lvalue</span>
  <span class="Identifier">verilogNetPortHeader1</span><span class="Other">,</span>    <span class="Comment">## net_port_header1</span>
  <span class="Identifier">verilogNetPortType1</span><span class="Other">,</span>      <span class="Comment">## net_port_type1</span>
  <span class="Identifier">verilogNetType</span><span class="Other">,</span>           <span class="Comment">## net_type</span>
  <span class="Identifier">verilogNetTypeDeclaration</span><span class="Other">,</span> <span class="Comment">## net_type_declaration</span>
  <span class="Identifier">verilogNextState</span><span class="Other">,</span>         <span class="Comment">## next_state</span>
  <span class="Identifier">verilogNonConsecutiveRepetition</span><span class="Other">,</span> <span class="Comment">## non_consecutive_repetition</span>
  <span class="Identifier">verilogNonIntegerType</span><span class="Other">,</span>    <span class="Comment">## non_integer_type</span>
  <span class="Identifier">verilogNonPortProgramItem</span><span class="Other">,</span> <span class="Comment">## non_port_program_item</span>
  <span class="Identifier">verilogNonblockingAssignment</span><span class="Other">,</span> <span class="Comment">## nonblocking_assignment</span>
  <span class="Identifier">verilogNonrangeSelect1</span><span class="Other">,</span>   <span class="Comment">## nonrange_select1</span>
  <span class="Identifier">verilogNonrangeVariableLvalue</span><span class="Other">,</span> <span class="Comment">## nonrange_variable_lvalue</span>
  <span class="Identifier">verilogNotifier</span><span class="Other">,</span>          <span class="Comment">## notifier</span>
  <span class="Identifier">verilogOpenRangeList</span><span class="Other">,</span>     <span class="Comment">## open_range_list</span>
  <span class="Identifier">verilogOpenValueRange</span><span class="Other">,</span>    <span class="Comment">## open_value_range</span>
  <span class="Identifier">verilogOperatorAssignment</span><span class="Other">,</span> <span class="Comment">## operator_assignment</span>
  <span class="Identifier">verilogOrderedPortConnection</span><span class="Other">,</span> <span class="Comment">## ordered_port_connection</span>
  <span class="Identifier">verilogOutputDeclaration</span><span class="Other">,</span> <span class="Comment">## output_declaration</span>
  <span class="Identifier">verilogOutputIdentifier</span><span class="Other">,</span>  <span class="Comment">## output_identifier</span>
  <span class="Identifier">verilogOutputPortIdentifier</span><span class="Other">,</span> <span class="Comment">## output_port_identifier</span>
  <span class="Identifier">verilogOutputTerminal</span><span class="Other">,</span>    <span class="Comment">## output_terminal</span>
  <span class="Identifier">verilogOverloadDeclaration</span><span class="Other">,</span> <span class="Comment">## overload_declaration</span>
  <span class="Identifier">verilogOverloadOperator</span><span class="Other">,</span>  <span class="Comment">## overload_operator</span>
  <span class="Identifier">verilogOverloadProtoFormals</span><span class="Other">,</span> <span class="Comment">## overload_proto_formals</span>
  <span class="Identifier">verilogPackageDeclaration</span><span class="Other">,</span> <span class="Comment">## package_declaration</span>
  <span class="Identifier">verilogPackageExportDeclaration</span><span class="Other">,</span> <span class="Comment">## package_export_declaration</span>
  <span class="Identifier">verilogPackageIdentifier</span><span class="Other">,</span> <span class="Comment">## package_identifier</span>
  <span class="Identifier">verilogPackageImportDeclaration</span><span class="Other">,</span> <span class="Comment">## package_import_declaration</span>
  <span class="Identifier">verilogPackageImportItem</span><span class="Other">,</span> <span class="Comment">## package_import_item</span>
  <span class="Identifier">verilogPackageOrGenerateItemDeclaration</span><span class="Other">,</span> <span class="Comment">## package_or_generate_item_declaration</span>
  <span class="Identifier">verilogPackageScope</span><span class="Other">,</span>      <span class="Comment">## package_scope</span>
  <span class="Identifier">verilogPackedDimension</span><span class="Other">,</span>   <span class="Comment">## packed_dimension</span>
  <span class="Identifier">verilogParBlock</span><span class="Other">,</span>          <span class="Comment">## par_block</span>
  <span class="Identifier">verilogParallelEdgeSensitivePathDescription</span><span class="Other">,</span> <span class="Comment">## parallel_edge_sensitive_path_description</span>
  <span class="Identifier">verilogParallelPathDescription</span><span class="Other">,</span> <span class="Comment">## parallel_path_description</span>
  <span class="Identifier">verilogParamAssignment</span><span class="Other">,</span>   <span class="Comment">## param_assignment</span>
  <span class="Identifier">verilogParamExpression</span><span class="Other">,</span>   <span class="Comment">## param_expression</span>
  <span class="Identifier">verilogParameterDeclaration</span><span class="Other">,</span> <span class="Comment">## parameter_declaration</span>
  <span class="Identifier">verilogParameterIdentifier</span><span class="Other">,</span> <span class="Comment">## parameter_identifier</span>
  <span class="Identifier">verilogParameterOverride</span><span class="Other">,</span> <span class="Comment">## parameter_override</span>
  <span class="Identifier">verilogParameterPortDeclaration</span><span class="Other">,</span> <span class="Comment">## parameter_port_declaration</span>
  <span class="Identifier">verilogParameterPortList</span><span class="Other">,</span> <span class="Comment">## parameter_port_list</span>
  <span class="Identifier">verilogParameterValueAssignment</span><span class="Other">,</span> <span class="Comment">## parameter_value_assignment</span>
  <span class="Identifier">verilogPassEnSwitchtype</span><span class="Other">,</span>  <span class="Comment">## pass_en_switchtype</span>
  <span class="Identifier">verilogPassEnableSwitchInstance</span><span class="Other">,</span> <span class="Comment">## pass_enable_switch_instance</span>
  <span class="Identifier">verilogPassSwitchInstance</span><span class="Other">,</span> <span class="Comment">## pass_switch_instance</span>
  <span class="Identifier">verilogPassSwitchtype</span><span class="Other">,</span>    <span class="Comment">## pass_switchtype</span>
  <span class="Identifier">verilogPathDeclaration</span><span class="Other">,</span>   <span class="Comment">## path_declaration</span>
  <span class="Identifier">verilogPathDelayExpression</span><span class="Other">,</span> <span class="Comment">## path_delay_expression</span>
  <span class="Identifier">verilogPathDelayValue</span><span class="Other">,</span>    <span class="Comment">## path_delay_value</span>
  <span class="Identifier">verilogPattern</span><span class="Other">,</span>           <span class="Comment">## pattern</span>
  <span class="Identifier">verilogPcontrolTerminal</span><span class="Other">,</span>  <span class="Comment">## pcontrol_terminal</span>
  <span class="Identifier">verilogPolarityOperator</span><span class="Other">,</span>  <span class="Comment">## polarity_operator</span>
  <span class="Identifier">verilogPort</span><span class="Other">,</span>              <span class="Comment">## port</span>
  <span class="Identifier">verilogPortDeclaration</span><span class="Other">,</span>   <span class="Comment">## port_declaration</span>
  <span class="Identifier">verilogPortDirection</span><span class="Other">,</span>     <span class="Comment">## port_direction</span>
  <span class="Identifier">verilogPortIdentifier</span><span class="Other">,</span>    <span class="Comment">## port_identifier</span>
  <span class="Identifier">verilogPortReference</span><span class="Other">,</span>     <span class="Comment">## port_reference</span>
  <span class="Identifier">verilogPrimary</span><span class="Other">,</span>           <span class="Comment">## primary</span>
  <span class="Identifier">verilogPrimaryLiteral</span><span class="Other">,</span>    <span class="Comment">## primary_literal</span>
  <span class="Identifier">verilogProceduralContinuousAssignment</span><span class="Other">,</span> <span class="Comment">## procedural_continuous_assignment</span>
  <span class="Identifier">verilogProceduralTimingControlStatement</span><span class="Other">,</span> <span class="Comment">## procedural_timing_control_statement</span>
  <span class="Identifier">verilogProductionIdentifier</span><span class="Other">,</span> <span class="Comment">## production_identifier</span>
  <span class="Identifier">verilogProgramAnsiHeader</span><span class="Other">,</span> <span class="Comment">## program_ansi_header</span>
  <span class="Identifier">verilogProgramDeclaration</span><span class="Other">,</span> <span class="Comment">## program_declaration</span>
  <span class="Identifier">verilogProgramIdentifier</span><span class="Other">,</span> <span class="Comment">## program_identifier</span>
  <span class="Identifier">verilogProgramInstantiation</span><span class="Other">,</span> <span class="Comment">## program_instantiation</span>
  <span class="Identifier">verilogProgramItem</span><span class="Other">,</span>       <span class="Comment">## program_item</span>
  <span class="Identifier">verilogProgramNonansiHeader</span><span class="Other">,</span> <span class="Comment">## program_nonansi_header</span>
  <span class="Identifier">verilogPropertyCaseItem</span><span class="Other">,</span>  <span class="Comment">## property_case_item</span>
  <span class="Identifier">verilogPropertyDeclaration</span><span class="Other">,</span> <span class="Comment">## property_declaration</span>
  <span class="Identifier">verilogPropertyExpr</span><span class="Other">,</span>      <span class="Comment">## property_expr</span>
  <span class="Identifier">verilogPropertyFormalType1</span><span class="Other">,</span> <span class="Comment">## property_formal_type1</span>
  <span class="Identifier">verilogPropertyIdentifier</span><span class="Other">,</span> <span class="Comment">## property_identifier</span>
  <span class="Identifier">verilogPropertyListOfArguments</span><span class="Other">,</span> <span class="Comment">## property_list_of_arguments</span>
  <span class="Identifier">verilogPropertyLvarPortDirection</span><span class="Other">,</span> <span class="Comment">## property_lvar_port_direction</span>
  <span class="Identifier">verilogPropertyPortItem</span><span class="Other">,</span>  <span class="Comment">## property_port_item</span>
  <span class="Identifier">verilogPropertyPortList</span><span class="Other">,</span>  <span class="Comment">## property_port_list</span>
  <span class="Identifier">verilogPropertySpec</span><span class="Other">,</span>      <span class="Comment">## property_spec</span>
  <span class="Identifier">verilogPsIdentifier</span><span class="Other">,</span>      <span class="Comment">## ps_identifier</span>
  <span class="Identifier">verilogPsOrHierarchicalArrayIdentifier</span><span class="Other">,</span> <span class="Comment">## ps_or_hierarchical_array_identifier</span>
  <span class="Identifier">verilogPullGateInstance</span><span class="Other">,</span>  <span class="Comment">## pull_gate_instance</span>
  <span class="Identifier">verilogPulldownStrength</span><span class="Other">,</span>  <span class="Comment">## pulldown_strength</span>
  <span class="Identifier">verilogPullupStrength</span><span class="Other">,</span>    <span class="Comment">## pullup_strength</span>
  <span class="Identifier">verilogPulseControlSpecparam</span><span class="Other">,</span> <span class="Comment">## pulse_control_specparam</span>
  <span class="Identifier">verilogPulsestyleDeclaration</span><span class="Other">,</span> <span class="Comment">## pulsestyle_declaration</span>
  <span class="Identifier">verilogQueueDimension</span><span class="Other">,</span>    <span class="Comment">## queue_dimension</span>
  <span class="Identifier">verilogRandcaseItem</span><span class="Other">,</span>      <span class="Comment">## randcase_item</span>
  <span class="Identifier">verilogRandcaseStatement</span><span class="Other">,</span> <span class="Comment">## randcase_statement</span>
  <span class="Identifier">verilogRandomQualifier</span><span class="Other">,</span>   <span class="Comment">## random_qualifier</span>
  <span class="Identifier">verilogRandomizeCall</span><span class="Other">,</span>     <span class="Comment">## randomize_call</span>
  <span class="Identifier">verilogRangeExpression</span><span class="Other">,</span>   <span class="Comment">## range_expression</span>
  <span class="Identifier">verilogRealNumber</span><span class="Other">,</span>        <span class="Comment">## real_number</span>
  <span class="Identifier">verilogRefDeclaration</span><span class="Other">,</span>    <span class="Comment">## ref_declaration</span>
  <span class="Identifier">verilogReferenceEvent</span><span class="Other">,</span>    <span class="Comment">## reference_event</span>
  <span class="Identifier">verilogRejectLimitValue</span><span class="Other">,</span>  <span class="Comment">## reject_limit_value</span>
  <span class="Identifier">verilogRemainActiveFlag</span><span class="Other">,</span>  <span class="Comment">## remain_active_flag</span>
  <span class="Identifier">verilogRepeatRange</span><span class="Other">,</span>       <span class="Comment">## repeat_range</span>
  <span class="Identifier">verilogRestrictPropertyStatement</span><span class="Other">,</span> <span class="Comment">## restrict_property_statement</span>
  <span class="Identifier">verilogScalarConstant</span><span class="Other">,</span>    <span class="Comment">## scalar_constant</span>
  <span class="Identifier">verilogScalarTimingCheckCondition</span><span class="Other">,</span> <span class="Comment">## scalar_timing_check_condition</span>
  <span class="Identifier">verilogSelect1</span><span class="Other">,</span>           <span class="Comment">## select1</span>
  <span class="Identifier">verilogSelectCondition</span><span class="Other">,</span>   <span class="Comment">## select_condition</span>
  <span class="Identifier">verilogSelectExpression</span><span class="Other">,</span>  <span class="Comment">## select_expression</span>
  <span class="Identifier">verilogSeqBlock</span><span class="Other">,</span>          <span class="Comment">## seq_block</span>
  <span class="Identifier">verilogSequenceAbbrev</span><span class="Other">,</span>    <span class="Comment">## sequence_abbrev</span>
  <span class="Identifier">verilogSequenceDeclaration</span><span class="Other">,</span> <span class="Comment">## sequence_declaration</span>
  <span class="Identifier">verilogSequenceExpr</span><span class="Other">,</span>      <span class="Comment">## sequence_expr</span>
  <span class="Identifier">verilogSequenceFormalType1</span><span class="Other">,</span> <span class="Comment">## sequence_formal_type1</span>
  <span class="Identifier">verilogSequenceInstance</span><span class="Other">,</span>  <span class="Comment">## sequence_instance</span>
  <span class="Identifier">verilogSequenceListOfArguments</span><span class="Other">,</span> <span class="Comment">## sequence_list_of_arguments</span>
  <span class="Identifier">verilogSequenceLvarPortDirection</span><span class="Other">,</span> <span class="Comment">## sequence_lvar_port_direction</span>
  <span class="Identifier">verilogSequenceMethodCall</span><span class="Other">,</span> <span class="Comment">## sequence_method_call</span>
  <span class="Identifier">verilogSequencePortItem</span><span class="Other">,</span>  <span class="Comment">## sequence_port_item</span>
  <span class="Identifier">verilogSequencePortList</span><span class="Other">,</span>  <span class="Comment">## sequence_port_list</span>
  <span class="Identifier">verilogSequentialBody</span><span class="Other">,</span>    <span class="Comment">## sequential_body</span>
  <span class="Identifier">verilogSequentialEntry</span><span class="Other">,</span>   <span class="Comment">## sequential_entry</span>
  <span class="Identifier">verilogShowcancelledDeclaration</span><span class="Other">,</span> <span class="Comment">## showcancelled_declaration</span>
  <span class="Identifier">verilogSimpleImmediateAssertStatement</span><span class="Other">,</span> <span class="Comment">## simple_immediate_assert_statement</span>
  <span class="Identifier">verilogSimpleImmediateAssumeStatement</span><span class="Other">,</span> <span class="Comment">## simple_immediate_assume_statement</span>
  <span class="Identifier">verilogSimpleImmediateCoverStatement</span><span class="Other">,</span> <span class="Comment">## simple_immediate_cover_statement</span>
  <span class="Identifier">verilogSimplePathDeclaration</span><span class="Other">,</span> <span class="Comment">## simple_path_declaration</span>
  <span class="Identifier">verilogSimpleTextMacroUsage</span><span class="Other">,</span> <span class="Comment">## simple_text_macro_usage</span>
  <span class="Identifier">verilogSliceSize</span><span class="Other">,</span>         <span class="Comment">## slice_size</span>
  <span class="Identifier">verilogSolveBeforeList</span><span class="Other">,</span>   <span class="Comment">## solve_before_list</span>
  <span class="Identifier">verilogSourceFile</span><span class="Other">,</span>        <span class="Comment">## source_file</span>
  <span class="Identifier">verilogSpecifyBlock</span><span class="Other">,</span>      <span class="Comment">## specify_block</span>
  <span class="Identifier">verilogSpecifyInputTerminalDescriptor</span><span class="Other">,</span> <span class="Comment">## specify_input_terminal_descriptor</span>
  <span class="Identifier">verilogSpecifyOutputTerminalDescriptor</span><span class="Other">,</span> <span class="Comment">## specify_output_terminal_descriptor</span>
  <span class="Identifier">verilogSpecparamAssignment</span><span class="Other">,</span> <span class="Comment">## specparam_assignment</span>
  <span class="Identifier">verilogSpecparamDeclaration</span><span class="Other">,</span> <span class="Comment">## specparam_declaration</span>
  <span class="Identifier">verilogSpecparamIdentifier</span><span class="Other">,</span> <span class="Comment">## specparam_identifier</span>
  <span class="Identifier">verilogStartEdgeOffset</span><span class="Other">,</span>   <span class="Comment">## start_edge_offset</span>
  <span class="Identifier">verilogStateDependentPathDeclaration</span><span class="Other">,</span> <span class="Comment">## state_dependent_path_declaration</span>
  <span class="Identifier">verilogStatement</span><span class="Other">,</span>         <span class="Comment">## statement</span>
  <span class="Identifier">verilogStatementItem</span><span class="Other">,</span>     <span class="Comment">## statement_item</span>
  <span class="Identifier">verilogStatementOrNull</span><span class="Other">,</span>   <span class="Comment">## statement_or_null</span>
  <span class="Identifier">verilogStreamConcatenation</span><span class="Other">,</span> <span class="Comment">## stream_concatenation</span>
  <span class="Identifier">verilogStreamExpression</span><span class="Other">,</span>  <span class="Comment">## stream_expression</span>
  <span class="Identifier">verilogStreamOperator</span><span class="Other">,</span>    <span class="Comment">## stream_operator</span>
  <span class="Identifier">verilogStreamingConcatenation</span><span class="Other">,</span> <span class="Comment">## streaming_concatenation</span>
  <span class="Identifier">verilogStrength0</span><span class="Other">,</span>         <span class="Comment">## strength0</span>
  <span class="Identifier">verilogStrength1</span><span class="Other">,</span>         <span class="Comment">## strength1</span>
  <span class="Identifier">verilogStringLiteral</span><span class="Other">,</span>     <span class="Comment">## string_literal</span>
  <span class="Identifier">verilogStructUnion</span><span class="Other">,</span>       <span class="Comment">## struct_union</span>
  <span class="Identifier">verilogStructUnionMember</span><span class="Other">,</span> <span class="Comment">## struct_union_member</span>
  <span class="Identifier">verilogSubroutineCall</span><span class="Other">,</span>    <span class="Comment">## subroutine_call</span>
  <span class="Identifier">verilogSystemTfCall</span><span class="Other">,</span>      <span class="Comment">## system_tf_call</span>
  <span class="Identifier">verilogTaggedUnionExpression</span><span class="Other">,</span> <span class="Comment">## tagged_union_expression</span>
  <span class="Identifier">verilogTaskBodyDeclaration</span><span class="Other">,</span> <span class="Comment">## task_body_declaration</span>
  <span class="Identifier">verilogTaskDeclaration</span><span class="Other">,</span>   <span class="Comment">## task_declaration</span>
  <span class="Identifier">verilogTaskIdentifier</span><span class="Other">,</span>    <span class="Comment">## task_identifier</span>
  <span class="Identifier">verilogTaskPrototype</span><span class="Other">,</span>     <span class="Comment">## task_prototype</span>
  <span class="Identifier">verilogTerminalIdentifier</span><span class="Other">,</span> <span class="Comment">## terminal_identifier</span>
  <span class="Identifier">verilogTextMacroDefinition</span><span class="Other">,</span> <span class="Comment">## text_macro_definition</span>
  <span class="Identifier">verilogTextMacroIdentifier</span><span class="Other">,</span> <span class="Comment">## text_macro_identifier</span>
  <span class="Identifier">verilogTextMacroName</span><span class="Other">,</span>     <span class="Comment">## text_macro_name</span>
  <span class="Identifier">verilogTextMacroUsage</span><span class="Other">,</span>    <span class="Comment">## text_macro_usage</span>
  <span class="Identifier">verilogTfCall</span><span class="Other">,</span>            <span class="Comment">## tf_call</span>
  <span class="Identifier">verilogTfIdentifier</span><span class="Other">,</span>      <span class="Comment">## tf_identifier</span>
  <span class="Identifier">verilogTfItemDeclaration</span><span class="Other">,</span> <span class="Comment">## tf_item_declaration</span>
  <span class="Identifier">verilogTfPortDeclaration</span><span class="Other">,</span> <span class="Comment">## tf_port_declaration</span>
  <span class="Identifier">verilogTfPortDirection</span><span class="Other">,</span>   <span class="Comment">## tf_port_direction</span>
  <span class="Identifier">verilogTfPortItem1</span><span class="Other">,</span>       <span class="Comment">## tf_port_item1</span>
  <span class="Identifier">verilogTfPortList</span><span class="Other">,</span>        <span class="Comment">## tf_port_list</span>
  <span class="Identifier">verilogThreshold</span><span class="Other">,</span>         <span class="Comment">## threshold</span>
  <span class="Identifier">verilogTimeLiteral</span><span class="Other">,</span>       <span class="Comment">## time_literal</span>
  <span class="Identifier">verilogTimeUnit</span><span class="Other">,</span>          <span class="Comment">## time_unit</span>
  <span class="Identifier">verilogTimecheckCondition</span><span class="Other">,</span> <span class="Comment">## timecheck_condition</span>
  <span class="Identifier">verilogTimescaleCompilerDirective</span><span class="Other">,</span> <span class="Comment">## timescale_compiler_directive</span>
  <span class="Identifier">verilogTimestampCondition</span><span class="Other">,</span> <span class="Comment">## timestamp_condition</span>
  <span class="Identifier">verilogTimeunitsDeclaration</span><span class="Other">,</span> <span class="Comment">## timeunits_declaration</span>
  <span class="Identifier">verilogTimingCheckCondition</span><span class="Other">,</span> <span class="Comment">## timing_check_condition</span>
  <span class="Identifier">verilogTimingCheckEvent</span><span class="Other">,</span>  <span class="Comment">## timing_check_event</span>
  <span class="Identifier">verilogTimingCheckEventControl</span><span class="Other">,</span> <span class="Comment">## timing_check_event_control</span>
  <span class="Identifier">verilogTimingCheckLimit</span><span class="Other">,</span>  <span class="Comment">## timing_check_limit</span>
  <span class="Identifier">verilogTopmoduleIdentifier</span><span class="Other">,</span> <span class="Comment">## topmodule_identifier</span>
  <span class="Identifier">verilogTransItem</span><span class="Other">,</span>         <span class="Comment">## trans_item</span>
  <span class="Identifier">verilogTransList</span><span class="Other">,</span>         <span class="Comment">## trans_list</span>
  <span class="Identifier">verilogTransRangeList</span><span class="Other">,</span>    <span class="Comment">## trans_range_list</span>
  <span class="Identifier">verilogTransSet</span><span class="Other">,</span>          <span class="Comment">## trans_set</span>
  <span class="Identifier">verilogTypeAssignment</span><span class="Other">,</span>    <span class="Comment">## type_assignment</span>
  <span class="Identifier">verilogTypeDeclaration</span><span class="Other">,</span>   <span class="Comment">## type_declaration</span>
  <span class="Identifier">verilogTypeReference</span><span class="Other">,</span>     <span class="Comment">## type_reference</span>
  <span class="Identifier">verilogUdpAnsiDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_ansi_declaration</span>
  <span class="Identifier">verilogUdpDeclaration</span><span class="Other">,</span>    <span class="Comment">## udp_declaration</span>
  <span class="Identifier">verilogUdpDeclarationPortList</span><span class="Other">,</span> <span class="Comment">## udp_declaration_port_list</span>
  <span class="Identifier">verilogUdpInitialStatement</span><span class="Other">,</span> <span class="Comment">## udp_initial_statement</span>
  <span class="Identifier">verilogUdpInputDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_input_declaration</span>
  <span class="Identifier">verilogUdpInstance</span><span class="Other">,</span>       <span class="Comment">## udp_instance</span>
  <span class="Identifier">verilogUdpInstantiation</span><span class="Other">,</span>  <span class="Comment">## udp_instantiation</span>
  <span class="Identifier">verilogUdpNonansiDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_nonansi_declaration</span>
  <span class="Identifier">verilogUdpOutputDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_output_declaration</span>
  <span class="Identifier">verilogUdpPortDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_port_declaration</span>
  <span class="Identifier">verilogUdpPortList</span><span class="Other">,</span>       <span class="Comment">## udp_port_list</span>
  <span class="Identifier">verilogUdpRegDeclaration</span><span class="Other">,</span> <span class="Comment">## udp_reg_declaration</span>
  <span class="Identifier">verilogUnaryOperator</span><span class="Other">,</span>     <span class="Comment">## unary_operator</span>
  <span class="Identifier">verilogUnbasedUnsizedLiteral</span><span class="Other">,</span> <span class="Comment">## unbased_unsized_literal</span>
  <span class="Identifier">verilogUnconnectedDrive</span><span class="Other">,</span>  <span class="Comment">## unconnected_drive</span>
  <span class="Identifier">verilogUniquePriority</span><span class="Other">,</span>    <span class="Comment">## unique_priority</span>
  <span class="Identifier">verilogUniquenessConstraint</span><span class="Other">,</span> <span class="Comment">## uniqueness_constraint</span>
  <span class="Identifier">verilogUnpackedDimension</span><span class="Other">,</span> <span class="Comment">## unpacked_dimension</span>
  <span class="Identifier">verilogUnsizedDimension</span><span class="Other">,</span>  <span class="Comment">## unsized_dimension</span>
  <span class="Identifier">verilogUseClause</span><span class="Other">,</span>         <span class="Comment">## use_clause</span>
  <span class="Identifier">verilogValueRange</span><span class="Other">,</span>        <span class="Comment">## value_range</span>
  <span class="Identifier">verilogVariableAssignment</span><span class="Other">,</span> <span class="Comment">## variable_assignment</span>
  <span class="Identifier">verilogVariableDeclAssignment</span><span class="Other">,</span> <span class="Comment">## variable_decl_assignment</span>
  <span class="Identifier">verilogVariableIdentifierList</span><span class="Other">,</span> <span class="Comment">## variable_identifier_list</span>
  <span class="Identifier">verilogVariableLvalue</span><span class="Other">,</span>    <span class="Comment">## variable_lvalue</span>
  <span class="Identifier">verilogVariablePortHeader</span><span class="Other">,</span> <span class="Comment">## variable_port_header</span>
  <span class="Identifier">verilogWaitStatement</span><span class="Other">,</span>     <span class="Comment">## wait_statement</span>
  <span class="Identifier">verilogZeroDirective</span><span class="Other">,</span>     <span class="Comment">## zero_directive</span>
  <span class="Identifier">verilogNewlineTok</span><span class="Other">,</span>        <span class="Comment">## </span>
                             <span class="Comment">## </span>
  <span class="Identifier">verilogExclamationTok</span><span class="Other">,</span>    <span class="Comment">## !</span>
  <span class="Identifier">verilogExclamationEqualTok</span><span class="Other">,</span> <span class="Comment">## !=</span>
  <span class="Identifier">verilogExclamationDoubleEqualTok</span><span class="Other">,</span> <span class="Comment">## !==</span>
  <span class="Identifier">verilogExclamationEqualQuestionTok</span><span class="Other">,</span> <span class="Comment">## !=?</span>
  <span class="Identifier">verilogQuoteTok</span><span class="Other">,</span>          <span class="Comment">## &quot;</span>
  <span class="Identifier">verilogQuoteDPIQuoteTok</span><span class="Other">,</span>  <span class="Comment">## &quot;DPI&quot;</span>
  <span class="Identifier">verilogQuoteDPIMinusCQuoteTok</span><span class="Other">,</span> <span class="Comment">## &quot;DPI-C&quot;</span>
  <span class="Identifier">verilogHashTok</span><span class="Other">,</span>           <span class="Comment">## #</span>
  <span class="Identifier">verilogDoubleHashTok</span><span class="Other">,</span>     <span class="Comment">## ##</span>
  <span class="Identifier">verilogDoubleHashLBrackAsteriskRBrackTok</span><span class="Other">,</span> <span class="Comment">## ##[*]</span>
  <span class="Identifier">verilogDoubleHashLBrackPlusRBrackTok</span><span class="Other">,</span> <span class="Comment">## ##[+]</span>
  <span class="Identifier">verilogHashMinusHashTok</span><span class="Other">,</span>  <span class="Comment">## #-#</span>
  <span class="Identifier">verilogHash0Tok</span><span class="Other">,</span>          <span class="Comment">## #0</span>
  <span class="Identifier">verilogHashEqualHashTok</span><span class="Other">,</span>  <span class="Comment">## #=#</span>
  <span class="Identifier">verilogDollarTok</span><span class="Other">,</span>         <span class="Comment">## $</span>
  <span class="Identifier">verilogDollarerorTok</span><span class="Other">,</span>     <span class="Comment">## $error</span>
  <span class="Identifier">verilogDollarfatalTok</span><span class="Other">,</span>    <span class="Comment">## $fatal</span>
  <span class="Identifier">verilogDollarfulskewTok</span><span class="Other">,</span>  <span class="Comment">## $fullskew</span>
  <span class="Identifier">verilogDollarholdTok</span><span class="Other">,</span>     <span class="Comment">## $hold</span>
  <span class="Identifier">verilogDollarinfoTok</span><span class="Other">,</span>     <span class="Comment">## $info</span>
  <span class="Identifier">verilogDollarnochangeTok</span><span class="Other">,</span> <span class="Comment">## $nochange</span>
  <span class="Identifier">verilogDollarperiodTok</span><span class="Other">,</span>   <span class="Comment">## $period</span>
  <span class="Identifier">verilogDollarrecoveryTok</span><span class="Other">,</span> <span class="Comment">## $recovery</span>
  <span class="Identifier">verilogDollarrecremTok</span><span class="Other">,</span>   <span class="Comment">## $recrem</span>
  <span class="Identifier">verilogDollarremovalTok</span><span class="Other">,</span>  <span class="Comment">## $removal</span>
  <span class="Identifier">verilogDollarrotTok</span><span class="Other">,</span>      <span class="Comment">## $root</span>
  <span class="Identifier">verilogDollarsetupTok</span><span class="Other">,</span>    <span class="Comment">## $setup</span>
  <span class="Identifier">verilogDollarsetupholdTok</span><span class="Other">,</span> <span class="Comment">## $setuphold</span>
  <span class="Identifier">verilogDollarskewTok</span><span class="Other">,</span>     <span class="Comment">## $skew</span>
  <span class="Identifier">verilogDollartimeskewTok</span><span class="Other">,</span> <span class="Comment">## $timeskew</span>
  <span class="Identifier">verilogDollarunitTok</span><span class="Other">,</span>     <span class="Comment">## $unit</span>
  <span class="Identifier">verilogDollarwarningTok</span><span class="Other">,</span>  <span class="Comment">## $warning</span>
  <span class="Identifier">verilogDollarwidthTok</span><span class="Other">,</span>    <span class="Comment">## $width</span>
  <span class="Identifier">verilogPercentTok</span><span class="Other">,</span>        <span class="Comment">## %</span>
  <span class="Identifier">verilogPercentEqualTok</span><span class="Other">,</span>   <span class="Comment">## %=</span>
  <span class="Identifier">verilogAmpersandTok</span><span class="Other">,</span>      <span class="Comment">## &amp;</span>
  <span class="Identifier">verilogDoubleAmpersandTok</span><span class="Other">,</span> <span class="Comment">## &amp;&amp;</span>
  <span class="Identifier">verilogTripleAmpersandTok</span><span class="Other">,</span> <span class="Comment">## &amp;&amp;&amp;</span>
  <span class="Identifier">verilogAmpersandEqualTok</span><span class="Other">,</span> <span class="Comment">## &amp;=</span>
  <span class="Identifier">verilogApostropheTok</span><span class="Other">,</span>     <span class="Comment">## '</span>
  <span class="Identifier">verilogApostrophe0Tok</span><span class="Other">,</span>    <span class="Comment">## '0</span>
  <span class="Identifier">verilogApostrophe1Tok</span><span class="Other">,</span>    <span class="Comment">## '1</span>
  <span class="Identifier">verilogApostropheB0Tok</span><span class="Other">,</span>   <span class="Comment">## 'B0</span>
  <span class="Identifier">verilogApostropheB1Tok</span><span class="Other">,</span>   <span class="Comment">## 'B1</span>
  <span class="Identifier">verilogApostropheb0Tok1</span><span class="Other">,</span>  <span class="Comment">## 'b0</span>
  <span class="Identifier">verilogApostropheb1Tok1</span><span class="Other">,</span>  <span class="Comment">## 'b1</span>
  <span class="Identifier">verilogApostropheLCurlyTok</span><span class="Other">,</span> <span class="Comment">## '{</span>
  <span class="Identifier">verilogLParTok</span><span class="Other">,</span>           <span class="Comment">## (</span>
  <span class="Identifier">verilogLParAsteriskTok</span><span class="Other">,</span>   <span class="Comment">## (*</span>
  <span class="Identifier">verilogRParTok</span><span class="Other">,</span>           <span class="Comment">## )</span>
  <span class="Identifier">verilogAsteriskTok</span><span class="Other">,</span>       <span class="Comment">## *</span>
  <span class="Identifier">verilogAsteriskRParTok</span><span class="Other">,</span>   <span class="Comment">## *)</span>
  <span class="Identifier">verilogDoubleAsteriskTok</span><span class="Other">,</span> <span class="Comment">## **</span>
  <span class="Identifier">verilogAsteriskDoubleColonAsteriskTok</span><span class="Other">,</span> <span class="Comment">## *::*</span>
  <span class="Identifier">verilogAsteriskEqualTok</span><span class="Other">,</span>  <span class="Comment">## *=</span>
  <span class="Identifier">verilogAsteriskGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## *&gt;</span>
  <span class="Identifier">verilogPlusTok</span><span class="Other">,</span>           <span class="Comment">## +</span>
  <span class="Identifier">verilogDoublePlusTok</span><span class="Other">,</span>     <span class="Comment">## ++</span>
  <span class="Identifier">verilogPlusColonTok</span><span class="Other">,</span>      <span class="Comment">## +:</span>
  <span class="Identifier">verilogPlusEqualTok</span><span class="Other">,</span>      <span class="Comment">## +=</span>
  <span class="Identifier">verilogCommaTok</span><span class="Other">,</span>          <span class="Comment">## ,</span>
  <span class="Identifier">verilogMinusTok</span><span class="Other">,</span>          <span class="Comment">## -</span>
  <span class="Identifier">verilogDoubleMinusTok</span><span class="Other">,</span>    <span class="Comment">## --</span>
  <span class="Identifier">verilogMinusColonTok</span><span class="Other">,</span>     <span class="Comment">## -:</span>
  <span class="Identifier">verilogMinusEqualTok</span><span class="Other">,</span>     <span class="Comment">## -=</span>
  <span class="Identifier">verilogMinusGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## -&gt;</span>
  <span class="Identifier">verilogMinusDoubleGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## -&gt;&gt;</span>
  <span class="Identifier">verilogDotTok</span><span class="Other">,</span>            <span class="Comment">## .</span>
  <span class="Identifier">verilogDotAsteriskTok</span><span class="Other">,</span>    <span class="Comment">## .*</span>
  <span class="Identifier">verilogSlashTok</span><span class="Other">,</span>          <span class="Comment">## /</span>
  <span class="Identifier">verilogSlashEqualTok</span><span class="Other">,</span>     <span class="Comment">## /=</span>
  <span class="Identifier">verilog0Tok</span><span class="Other">,</span>              <span class="Comment">## 0</span>
  <span class="Identifier">verilog01Tok</span><span class="Other">,</span>             <span class="Comment">## 01</span>
  <span class="Identifier">verilog1Tok</span><span class="Other">,</span>              <span class="Comment">## 1</span>
  <span class="Identifier">verilog1ApostropheB0Tok</span><span class="Other">,</span>  <span class="Comment">## 1'B0</span>
  <span class="Identifier">verilog1ApostropheB1Tok</span><span class="Other">,</span>  <span class="Comment">## 1'B1</span>
  <span class="Identifier">verilog1ApostropheBXTok</span><span class="Other">,</span>  <span class="Comment">## 1'BX</span>
  <span class="Identifier">verilog1ApostropheBxTok1</span><span class="Other">,</span> <span class="Comment">## 1'Bx</span>
  <span class="Identifier">verilog1Apostropheb0Tok1</span><span class="Other">,</span> <span class="Comment">## 1'b0</span>
  <span class="Identifier">verilog1Apostropheb1Tok1</span><span class="Other">,</span> <span class="Comment">## 1'b1</span>
  <span class="Identifier">verilog1ApostrophebXTok2</span><span class="Other">,</span> <span class="Comment">## 1'bX</span>
  <span class="Identifier">verilog1ApostrophebxTok3</span><span class="Other">,</span> <span class="Comment">## 1'bx</span>
  <span class="Identifier">verilog10Tok</span><span class="Other">,</span>             <span class="Comment">## 10</span>
  <span class="Identifier">verilog1stepTok</span><span class="Other">,</span>          <span class="Comment">## 1step</span>
  <span class="Identifier">verilog2Tok</span><span class="Other">,</span>              <span class="Comment">## 2</span>
  <span class="Identifier">verilogColonTok</span><span class="Other">,</span>          <span class="Comment">## :</span>
  <span class="Identifier">verilogColonSlashTok</span><span class="Other">,</span>     <span class="Comment">## :/</span>
  <span class="Identifier">verilogDoubleColonTok</span><span class="Other">,</span>    <span class="Comment">## ::</span>
  <span class="Identifier">verilogColonEqualTok</span><span class="Other">,</span>     <span class="Comment">## :=</span>
  <span class="Identifier">verilogSemicolonTok</span><span class="Other">,</span>      <span class="Comment">## ;</span>
  <span class="Identifier">verilogLessThanTok</span><span class="Other">,</span>       <span class="Comment">## &lt;</span>
  <span class="Identifier">verilogLessThanMinusGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## &lt;-&gt;</span>
  <span class="Identifier">verilogDoubleLessThanTok</span><span class="Other">,</span> <span class="Comment">## &lt;&lt;</span>
  <span class="Identifier">verilogTripleLessThanTok</span><span class="Other">,</span> <span class="Comment">## &lt;&lt;&lt;</span>
  <span class="Identifier">verilogTripleLessThanEqualTok</span><span class="Other">,</span> <span class="Comment">## &lt;&lt;&lt;=</span>
  <span class="Identifier">verilogDoubleLessThanEqualTok</span><span class="Other">,</span> <span class="Comment">## &lt;&lt;=</span>
  <span class="Identifier">verilogLessThanEqualTok</span><span class="Other">,</span>  <span class="Comment">## &lt;=</span>
  <span class="Identifier">verilogEqualTok</span><span class="Other">,</span>          <span class="Comment">## =</span>
  <span class="Identifier">verilogDoubleEqualTok</span><span class="Other">,</span>    <span class="Comment">## ==</span>
  <span class="Identifier">verilogTripleEqualTok</span><span class="Other">,</span>    <span class="Comment">## ===</span>
  <span class="Identifier">verilogDoubleEqualQuestionTok</span><span class="Other">,</span> <span class="Comment">## ==?</span>
  <span class="Identifier">verilogEqualGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## =&gt;</span>
  <span class="Identifier">verilogGreaterThanTok</span><span class="Other">,</span>    <span class="Comment">## &gt;</span>
  <span class="Identifier">verilogGreaterThanEqualTok</span><span class="Other">,</span> <span class="Comment">## &gt;=</span>
  <span class="Identifier">verilogDoubleGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## &gt;&gt;</span>
  <span class="Identifier">verilogDoubleGreaterThanEqualTok</span><span class="Other">,</span> <span class="Comment">## &gt;&gt;=</span>
  <span class="Identifier">verilogTripleGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## &gt;&gt;&gt;</span>
  <span class="Identifier">verilogTripleGreaterThanEqualTok</span><span class="Other">,</span> <span class="Comment">## &gt;&gt;&gt;=</span>
  <span class="Identifier">verilogQuestionTok</span><span class="Other">,</span>       <span class="Comment">## ?</span>
  <span class="Identifier">verilogAtTok</span><span class="Other">,</span>             <span class="Comment">## @</span>
  <span class="Identifier">verilogAtAsteriskTok</span><span class="Other">,</span>     <span class="Comment">## @*</span>
  <span class="Identifier">verilogDoubleAtTok</span><span class="Other">,</span>       <span class="Comment">## @@</span>
  <span class="Identifier">verilogPATHPULSEDollarEqualTok</span><span class="Other">,</span> <span class="Comment">## PATHPULSE$=</span>
  <span class="Identifier">verilogLBrackTok</span><span class="Other">,</span>         <span class="Comment">## [</span>
  <span class="Identifier">verilogLBrackAsteriskTok</span><span class="Other">,</span> <span class="Comment">## [*</span>
  <span class="Identifier">verilogLBrackAsteriskRBrackTok</span><span class="Other">,</span> <span class="Comment">## [*]</span>
  <span class="Identifier">verilogLBrackPlusRBrackTok</span><span class="Other">,</span> <span class="Comment">## [+]</span>
  <span class="Identifier">verilogLBrackMinusGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## [-&gt;</span>
  <span class="Identifier">verilogLBrackEqualTok</span><span class="Other">,</span>    <span class="Comment">## [=</span>
  <span class="Identifier">verilogLBrack–GreaterThanTok</span><span class="Other">,</span> <span class="Comment">## [–&gt;</span>
  <span class="Identifier">verilogBackslashTok</span><span class="Other">,</span>      <span class="Comment">## \</span>
  <span class="Identifier">verilogRBrackTok</span><span class="Other">,</span>         <span class="Comment">## ]</span>
  <span class="Identifier">verilogAccentTok</span><span class="Other">,</span>         <span class="Comment">## ^</span>
  <span class="Identifier">verilogAccentEqualTok</span><span class="Other">,</span>    <span class="Comment">## ^=</span>
  <span class="Identifier">verilogAccentTildeTok</span><span class="Other">,</span>    <span class="Comment">## ^~</span>
  <span class="Identifier">verilogBacktickTok</span><span class="Other">,</span>       <span class="Comment">## `</span>
  <span class="Identifier">verilogAcceptOnTok</span><span class="Other">,</span>       <span class="Comment">## accept_on</span>
  <span class="Identifier">verilogAliasTok</span><span class="Other">,</span>          <span class="Comment">## alias</span>
  <span class="Identifier">verilogAlwaysTok</span><span class="Other">,</span>         <span class="Comment">## always</span>
  <span class="Identifier">verilogAlwaysCombTok</span><span class="Other">,</span>     <span class="Comment">## always_comb</span>
  <span class="Identifier">verilogAlwaysFfTok</span><span class="Other">,</span>       <span class="Comment">## always_ff</span>
  <span class="Identifier">verilogAlwaysLatchTok</span><span class="Other">,</span>    <span class="Comment">## always_latch</span>
  <span class="Identifier">verilogAndTok</span><span class="Other">,</span>            <span class="Comment">## and</span>
  <span class="Identifier">verilogAssertTok</span><span class="Other">,</span>         <span class="Comment">## assert</span>
  <span class="Identifier">verilogAssignTok</span><span class="Other">,</span>         <span class="Comment">## assign</span>
  <span class="Identifier">verilogAssumeTok</span><span class="Other">,</span>         <span class="Comment">## assume</span>
  <span class="Identifier">verilogAutomaticTok</span><span class="Other">,</span>      <span class="Comment">## automatic</span>
  <span class="Identifier">verilogBeforeTok</span><span class="Other">,</span>         <span class="Comment">## before</span>
  <span class="Identifier">verilogBeginTok</span><span class="Other">,</span>          <span class="Comment">## begin</span>
  <span class="Identifier">verilogBinaryNumber</span><span class="Other">,</span>      <span class="Comment">## binary_number</span>
  <span class="Identifier">verilogBindTok</span><span class="Other">,</span>           <span class="Comment">## bind</span>
  <span class="Identifier">verilogBinsTok</span><span class="Other">,</span>           <span class="Comment">## bins</span>
  <span class="Identifier">verilogBinsofTok</span><span class="Other">,</span>         <span class="Comment">## binsof</span>
  <span class="Identifier">verilogBitTok</span><span class="Other">,</span>            <span class="Comment">## bit</span>
  <span class="Identifier">verilogBreakTok</span><span class="Other">,</span>          <span class="Comment">## break</span>
  <span class="Identifier">verilogBufTok</span><span class="Other">,</span>            <span class="Comment">## buf</span>
  <span class="Identifier">verilogBufif0Tok</span><span class="Other">,</span>         <span class="Comment">## bufif0</span>
  <span class="Identifier">verilogBufif1Tok</span><span class="Other">,</span>         <span class="Comment">## bufif1</span>
  <span class="Identifier">verilogByteTok</span><span class="Other">,</span>           <span class="Comment">## byte</span>
  <span class="Identifier">verilogCIdentifier</span><span class="Other">,</span>       <span class="Comment">## c_identifier</span>
  <span class="Identifier">verilogCaseTok</span><span class="Other">,</span>           <span class="Comment">## case</span>
  <span class="Identifier">verilogCasexTok</span><span class="Other">,</span>          <span class="Comment">## casex</span>
  <span class="Identifier">verilogCasezTok</span><span class="Other">,</span>          <span class="Comment">## casez</span>
  <span class="Identifier">verilogCellTok</span><span class="Other">,</span>           <span class="Comment">## cell</span>
  <span class="Identifier">verilogChandleTok</span><span class="Other">,</span>        <span class="Comment">## chandle</span>
  <span class="Identifier">verilogCheckerTok</span><span class="Other">,</span>        <span class="Comment">## checker</span>
  <span class="Identifier">verilogClassTok</span><span class="Other">,</span>          <span class="Comment">## class</span>
  <span class="Identifier">verilogClockingTok</span><span class="Other">,</span>       <span class="Comment">## clocking</span>
  <span class="Identifier">verilogCmosTok</span><span class="Other">,</span>           <span class="Comment">## cmos</span>
  <span class="Identifier">verilogComment</span><span class="Other">,</span>           <span class="Comment">## comment</span>
  <span class="Identifier">verilogConfigTok</span><span class="Other">,</span>         <span class="Comment">## config</span>
  <span class="Identifier">verilogConstTok</span><span class="Other">,</span>          <span class="Comment">## const</span>
  <span class="Identifier">verilogConstraintTok</span><span class="Other">,</span>     <span class="Comment">## constraint</span>
  <span class="Identifier">verilogContextTok</span><span class="Other">,</span>        <span class="Comment">## context</span>
  <span class="Identifier">verilogContinueTok</span><span class="Other">,</span>       <span class="Comment">## continue</span>
  <span class="Identifier">verilogCoverTok</span><span class="Other">,</span>          <span class="Comment">## cover</span>
  <span class="Identifier">verilogCovergroupTok</span><span class="Other">,</span>     <span class="Comment">## covergroup</span>
  <span class="Identifier">verilogCoverpointTok</span><span class="Other">,</span>     <span class="Comment">## coverpoint</span>
  <span class="Identifier">verilogCrossTok</span><span class="Other">,</span>          <span class="Comment">## cross</span>
  <span class="Identifier">verilogDeassignTok</span><span class="Other">,</span>       <span class="Comment">## deassign</span>
  <span class="Identifier">verilogDefaultTok</span><span class="Other">,</span>        <span class="Comment">## default</span>
  <span class="Identifier">verilogDefaultText</span><span class="Other">,</span>       <span class="Comment">## default_text</span>
  <span class="Identifier">verilogDefparamTok</span><span class="Other">,</span>       <span class="Comment">## defparam</span>
  <span class="Identifier">verilogDesignTok</span><span class="Other">,</span>         <span class="Comment">## design</span>
  <span class="Identifier">verilogDirectiveBeginKeywordsTok</span><span class="Other">,</span> <span class="Comment">## directive_begin_keywords</span>
  <span class="Identifier">verilogDirectiveCelldefineTok</span><span class="Other">,</span> <span class="Comment">## directive_celldefine</span>
  <span class="Identifier">verilogDirectiveDefaultNettypeTok</span><span class="Other">,</span> <span class="Comment">## directive_default_nettype</span>
  <span class="Identifier">verilogDirectiveDefineTok</span><span class="Other">,</span> <span class="Comment">## directive_define</span>
  <span class="Identifier">verilogDirectiveElseTok</span><span class="Other">,</span>  <span class="Comment">## directive_else</span>
  <span class="Identifier">verilogDirectiveElsifTok</span><span class="Other">,</span> <span class="Comment">## directive_elsif</span>
  <span class="Identifier">verilogDirectiveEndKeywordsTok</span><span class="Other">,</span> <span class="Comment">## directive_end_keywords</span>
  <span class="Identifier">verilogDirectiveEndcelldefineTok</span><span class="Other">,</span> <span class="Comment">## directive_endcelldefine</span>
  <span class="Identifier">verilogDirectiveEndifTok</span><span class="Other">,</span> <span class="Comment">## directive_endif</span>
  <span class="Identifier">verilogDirectiveIfdefTok</span><span class="Other">,</span> <span class="Comment">## directive_ifdef</span>
  <span class="Identifier">verilogDirectiveIfndefTok</span><span class="Other">,</span> <span class="Comment">## directive_ifndef</span>
  <span class="Identifier">verilogDirectiveIncludeTok</span><span class="Other">,</span> <span class="Comment">## directive_include</span>
  <span class="Identifier">verilogDirectiveLineTok</span><span class="Other">,</span>  <span class="Comment">## directive_line</span>
  <span class="Identifier">verilogDirectiveNounconnectedDriveTok</span><span class="Other">,</span> <span class="Comment">## directive_nounconnected_drive</span>
  <span class="Identifier">verilogDirectiveResetallTok</span><span class="Other">,</span> <span class="Comment">## directive_resetall</span>
  <span class="Identifier">verilogDirectiveTimescaleTok</span><span class="Other">,</span> <span class="Comment">## directive_timescale</span>
  <span class="Identifier">verilogDirectiveUnconnectedDriveTok</span><span class="Other">,</span> <span class="Comment">## directive_unconnected_drive</span>
  <span class="Identifier">verilogDirectiveUndefTok</span><span class="Other">,</span> <span class="Comment">## directive_undef</span>
  <span class="Identifier">verilogDirectiveUndefineallTok</span><span class="Other">,</span> <span class="Comment">## directive_undefineall</span>
  <span class="Identifier">verilogDisableTok</span><span class="Other">,</span>        <span class="Comment">## disable</span>
  <span class="Identifier">verilogDistTok</span><span class="Other">,</span>           <span class="Comment">## dist</span>
  <span class="Identifier">verilogDoTok</span><span class="Other">,</span>             <span class="Comment">## do</span>
  <span class="Identifier">verilogEdgeTok</span><span class="Other">,</span>           <span class="Comment">## edge</span>
  <span class="Identifier">verilogEdgeSymbol</span><span class="Other">,</span>        <span class="Comment">## edge_symbol</span>
  <span class="Identifier">verilogElseTok</span><span class="Other">,</span>           <span class="Comment">## else</span>
  <span class="Identifier">verilogEndTok</span><span class="Other">,</span>            <span class="Comment">## end</span>
  <span class="Identifier">verilogEndcaseTok</span><span class="Other">,</span>        <span class="Comment">## endcase</span>
  <span class="Identifier">verilogEndcheckerTok</span><span class="Other">,</span>     <span class="Comment">## endchecker</span>
  <span class="Identifier">verilogEndclassTok</span><span class="Other">,</span>       <span class="Comment">## endclass</span>
  <span class="Identifier">verilogEndclockingTok</span><span class="Other">,</span>    <span class="Comment">## endclocking</span>
  <span class="Identifier">verilogEndconfigTok</span><span class="Other">,</span>      <span class="Comment">## endconfig</span>
  <span class="Identifier">verilogEndfunctionTok</span><span class="Other">,</span>    <span class="Comment">## endfunction</span>
  <span class="Identifier">verilogEndgenerateTok</span><span class="Other">,</span>    <span class="Comment">## endgenerate</span>
  <span class="Identifier">verilogEndgroupTok</span><span class="Other">,</span>       <span class="Comment">## endgroup</span>
  <span class="Identifier">verilogEndinterfaceTok</span><span class="Other">,</span>   <span class="Comment">## endinterface</span>
  <span class="Identifier">verilogEndmoduleTok</span><span class="Other">,</span>      <span class="Comment">## endmodule</span>
  <span class="Identifier">verilogEndpackageTok</span><span class="Other">,</span>     <span class="Comment">## endpackage</span>
  <span class="Identifier">verilogEndprimitiveTok</span><span class="Other">,</span>   <span class="Comment">## endprimitive</span>
  <span class="Identifier">verilogEndprogramTok</span><span class="Other">,</span>     <span class="Comment">## endprogram</span>
  <span class="Identifier">verilogEndpropertyTok</span><span class="Other">,</span>    <span class="Comment">## endproperty</span>
  <span class="Identifier">verilogEndsequenceTok</span><span class="Other">,</span>    <span class="Comment">## endsequence</span>
  <span class="Identifier">verilogEndspecifyTok</span><span class="Other">,</span>     <span class="Comment">## endspecify</span>
  <span class="Identifier">verilogEndtableTok</span><span class="Other">,</span>       <span class="Comment">## endtable</span>
  <span class="Identifier">verilogEndtaskTok</span><span class="Other">,</span>        <span class="Comment">## endtask</span>
  <span class="Identifier">verilogEnumTok</span><span class="Other">,</span>           <span class="Comment">## enum</span>
  <span class="Identifier">verilogEventTok</span><span class="Other">,</span>          <span class="Comment">## event</span>
  <span class="Identifier">verilogEventuallyTok</span><span class="Other">,</span>     <span class="Comment">## eventually</span>
  <span class="Identifier">verilogExpectTok</span><span class="Other">,</span>         <span class="Comment">## expect</span>
  <span class="Identifier">verilogExportTok</span><span class="Other">,</span>         <span class="Comment">## export</span>
  <span class="Identifier">verilogExtendsTok</span><span class="Other">,</span>        <span class="Comment">## extends</span>
  <span class="Identifier">verilogExternTok</span><span class="Other">,</span>         <span class="Comment">## extern</span>
  <span class="Identifier">verilogFinalTok</span><span class="Other">,</span>          <span class="Comment">## final</span>
  <span class="Identifier">verilogFirstMatchTok</span><span class="Other">,</span>     <span class="Comment">## first_match</span>
  <span class="Identifier">verilogFixedPointNumber</span><span class="Other">,</span>  <span class="Comment">## fixed_point_number</span>
  <span class="Identifier">verilogForTok</span><span class="Other">,</span>            <span class="Comment">## for</span>
  <span class="Identifier">verilogForceTok</span><span class="Other">,</span>          <span class="Comment">## force</span>
  <span class="Identifier">verilogForeachTok</span><span class="Other">,</span>        <span class="Comment">## foreach</span>
  <span class="Identifier">verilogForeverTok</span><span class="Other">,</span>        <span class="Comment">## forever</span>
  <span class="Identifier">verilogForkTok</span><span class="Other">,</span>           <span class="Comment">## fork</span>
  <span class="Identifier">verilogForkjoinTok</span><span class="Other">,</span>       <span class="Comment">## forkjoin</span>
  <span class="Identifier">verilogFsTok</span><span class="Other">,</span>             <span class="Comment">## fs</span>
  <span class="Identifier">verilogFunctionTok</span><span class="Other">,</span>       <span class="Comment">## function</span>
  <span class="Identifier">verilogGenerateTok</span><span class="Other">,</span>       <span class="Comment">## generate</span>
  <span class="Identifier">verilogGenvarTok</span><span class="Other">,</span>         <span class="Comment">## genvar</span>
  <span class="Identifier">verilogGlobalTok</span><span class="Other">,</span>         <span class="Comment">## global</span>
  <span class="Identifier">verilogHexNumber</span><span class="Other">,</span>         <span class="Comment">## hex_number</span>
  <span class="Identifier">verilogHighz0Tok</span><span class="Other">,</span>         <span class="Comment">## highz0</span>
  <span class="Identifier">verilogHighz1Tok</span><span class="Other">,</span>         <span class="Comment">## highz1</span>
  <span class="Identifier">verilogIfTok</span><span class="Other">,</span>             <span class="Comment">## if</span>
  <span class="Identifier">verilogIffTok</span><span class="Other">,</span>            <span class="Comment">## iff</span>
  <span class="Identifier">verilogIfnoneTok</span><span class="Other">,</span>         <span class="Comment">## ifnone</span>
  <span class="Identifier">verilogIgnoreBinsTok</span><span class="Other">,</span>     <span class="Comment">## ignore_bins</span>
  <span class="Identifier">verilogIllegalBinsTok</span><span class="Other">,</span>    <span class="Comment">## illegal_bins</span>
  <span class="Identifier">verilogImplementsTok</span><span class="Other">,</span>     <span class="Comment">## implements</span>
  <span class="Identifier">verilogImpliesTok</span><span class="Other">,</span>        <span class="Comment">## implies</span>
  <span class="Identifier">verilogImportTok</span><span class="Other">,</span>         <span class="Comment">## import</span>
  <span class="Identifier">verilogInitialTok</span><span class="Other">,</span>        <span class="Comment">## initial</span>
  <span class="Identifier">verilogInoutTok</span><span class="Other">,</span>          <span class="Comment">## inout</span>
  <span class="Identifier">verilogInputTok</span><span class="Other">,</span>          <span class="Comment">## input</span>
  <span class="Identifier">verilogInsideTok</span><span class="Other">,</span>         <span class="Comment">## inside</span>
  <span class="Identifier">verilogInstanceTok</span><span class="Other">,</span>       <span class="Comment">## instance</span>
  <span class="Identifier">verilogIntTok</span><span class="Other">,</span>            <span class="Comment">## int</span>
  <span class="Identifier">verilogIntegerTok</span><span class="Other">,</span>        <span class="Comment">## integer</span>
  <span class="Identifier">verilogInterconnectTok</span><span class="Other">,</span>   <span class="Comment">## interconnect</span>
  <span class="Identifier">verilogInterfaceTok</span><span class="Other">,</span>      <span class="Comment">## interface</span>
  <span class="Identifier">verilogIntersectTok</span><span class="Other">,</span>      <span class="Comment">## intersect</span>
  <span class="Identifier">verilogJoinTok</span><span class="Other">,</span>           <span class="Comment">## join</span>
  <span class="Identifier">verilogJoinAnyTok</span><span class="Other">,</span>        <span class="Comment">## join_any</span>
  <span class="Identifier">verilogJoinNoneTok</span><span class="Other">,</span>       <span class="Comment">## join_none</span>
  <span class="Identifier">verilogLargeTok</span><span class="Other">,</span>          <span class="Comment">## large</span>
  <span class="Identifier">verilogLetTok</span><span class="Other">,</span>            <span class="Comment">## let</span>
  <span class="Identifier">verilogLevelSymbol</span><span class="Other">,</span>       <span class="Comment">## level_symbol</span>
  <span class="Identifier">verilogLiblistTok</span><span class="Other">,</span>        <span class="Comment">## liblist</span>
  <span class="Identifier">verilogLocalTok</span><span class="Other">,</span>          <span class="Comment">## local</span>
  <span class="Identifier">verilogLocalparamTok</span><span class="Other">,</span>     <span class="Comment">## localparam</span>
  <span class="Identifier">verilogLogicTok</span><span class="Other">,</span>          <span class="Comment">## logic</span>
  <span class="Identifier">verilogLongintTok</span><span class="Other">,</span>        <span class="Comment">## longint</span>
  <span class="Identifier">verilogMacroText</span><span class="Other">,</span>         <span class="Comment">## macro_text</span>
  <span class="Identifier">verilogMacromoduleTok</span><span class="Other">,</span>    <span class="Comment">## macromodule</span>
  <span class="Identifier">verilogMatchesTok</span><span class="Other">,</span>        <span class="Comment">## matches</span>
  <span class="Identifier">verilogMediumTok</span><span class="Other">,</span>         <span class="Comment">## medium</span>
  <span class="Identifier">verilogModportTok</span><span class="Other">,</span>        <span class="Comment">## modport</span>
  <span class="Identifier">verilogModuleTok</span><span class="Other">,</span>         <span class="Comment">## module</span>
  <span class="Identifier">verilogMsTok</span><span class="Other">,</span>             <span class="Comment">## ms</span>
  <span class="Identifier">verilogNandTok</span><span class="Other">,</span>           <span class="Comment">## nand</span>
  <span class="Identifier">verilogNegedgeTok</span><span class="Other">,</span>        <span class="Comment">## negedge</span>
  <span class="Identifier">verilogNettypeTok</span><span class="Other">,</span>        <span class="Comment">## nettype</span>
  <span class="Identifier">verilogNewTok</span><span class="Other">,</span>            <span class="Comment">## new</span>
  <span class="Identifier">verilogNexttimeTok</span><span class="Other">,</span>       <span class="Comment">## nexttime</span>
  <span class="Identifier">verilogNmosTok</span><span class="Other">,</span>           <span class="Comment">## nmos</span>
  <span class="Identifier">verilogNoneTok</span><span class="Other">,</span>           <span class="Comment">## none</span>
  <span class="Identifier">verilogNorTok</span><span class="Other">,</span>            <span class="Comment">## nor</span>
  <span class="Identifier">verilogNoshowcancelledTok</span><span class="Other">,</span> <span class="Comment">## noshowcancelled</span>
  <span class="Identifier">verilogNotTok</span><span class="Other">,</span>            <span class="Comment">## not</span>
  <span class="Identifier">verilogNotif0Tok</span><span class="Other">,</span>         <span class="Comment">## notif0</span>
  <span class="Identifier">verilogNotif1Tok</span><span class="Other">,</span>         <span class="Comment">## notif1</span>
  <span class="Identifier">verilogNsTok</span><span class="Other">,</span>             <span class="Comment">## ns</span>
  <span class="Identifier">verilogNullTok</span><span class="Other">,</span>           <span class="Comment">## null</span>
  <span class="Identifier">verilogOctalNumber</span><span class="Other">,</span>       <span class="Comment">## octal_number</span>
  <span class="Identifier">verilogOptionTok</span><span class="Other">,</span>         <span class="Comment">## option</span>
  <span class="Identifier">verilogOrTok</span><span class="Other">,</span>             <span class="Comment">## or</span>
  <span class="Identifier">verilogOutputTok</span><span class="Other">,</span>         <span class="Comment">## output</span>
  <span class="Identifier">verilogOutputSymbol</span><span class="Other">,</span>      <span class="Comment">## output_symbol</span>
  <span class="Identifier">verilogPackageTok</span><span class="Other">,</span>        <span class="Comment">## package</span>
  <span class="Identifier">verilogPackedTok</span><span class="Other">,</span>         <span class="Comment">## packed</span>
  <span class="Identifier">verilogParameterTok</span><span class="Other">,</span>      <span class="Comment">## parameter</span>
  <span class="Identifier">verilogPmosTok</span><span class="Other">,</span>           <span class="Comment">## pmos</span>
  <span class="Identifier">verilogPosedgeTok</span><span class="Other">,</span>        <span class="Comment">## posedge</span>
  <span class="Identifier">verilogPrimitiveTok</span><span class="Other">,</span>      <span class="Comment">## primitive</span>
  <span class="Identifier">verilogPriorityTok</span><span class="Other">,</span>       <span class="Comment">## priority</span>
  <span class="Identifier">verilogProgramTok</span><span class="Other">,</span>        <span class="Comment">## program</span>
  <span class="Identifier">verilogPropertyTok</span><span class="Other">,</span>       <span class="Comment">## property</span>
  <span class="Identifier">verilogProtectedTok</span><span class="Other">,</span>      <span class="Comment">## protected</span>
  <span class="Identifier">verilogPsTok</span><span class="Other">,</span>             <span class="Comment">## ps</span>
  <span class="Identifier">verilogPull0Tok</span><span class="Other">,</span>          <span class="Comment">## pull0</span>
  <span class="Identifier">verilogPull1Tok</span><span class="Other">,</span>          <span class="Comment">## pull1</span>
  <span class="Identifier">verilogPulldownTok</span><span class="Other">,</span>       <span class="Comment">## pulldown</span>
  <span class="Identifier">verilogPullupTok</span><span class="Other">,</span>         <span class="Comment">## pullup</span>
  <span class="Identifier">verilogPulsestyleOndetectTok</span><span class="Other">,</span> <span class="Comment">## pulsestyle_ondetect</span>
  <span class="Identifier">verilogPulsestyleOneventTok</span><span class="Other">,</span> <span class="Comment">## pulsestyle_onevent</span>
  <span class="Identifier">verilogPureTok</span><span class="Other">,</span>           <span class="Comment">## pure</span>
  <span class="Identifier">verilogRandTok</span><span class="Other">,</span>           <span class="Comment">## rand</span>
  <span class="Identifier">verilogRandcTok</span><span class="Other">,</span>          <span class="Comment">## randc</span>
  <span class="Identifier">verilogRandcaseTok</span><span class="Other">,</span>       <span class="Comment">## randcase</span>
  <span class="Identifier">verilogRandomizeTok</span><span class="Other">,</span>      <span class="Comment">## randomize</span>
  <span class="Identifier">verilogRcmosTok</span><span class="Other">,</span>          <span class="Comment">## rcmos</span>
  <span class="Identifier">verilogRealTok</span><span class="Other">,</span>           <span class="Comment">## real</span>
  <span class="Identifier">verilogRealtimeTok</span><span class="Other">,</span>       <span class="Comment">## realtime</span>
  <span class="Identifier">verilogRefTok</span><span class="Other">,</span>            <span class="Comment">## ref</span>
  <span class="Identifier">verilogRegTok</span><span class="Other">,</span>            <span class="Comment">## reg</span>
  <span class="Identifier">verilogRejectOnTok</span><span class="Other">,</span>       <span class="Comment">## reject_on</span>
  <span class="Identifier">verilogReleaseTok</span><span class="Other">,</span>        <span class="Comment">## release</span>
  <span class="Identifier">verilogRepeatTok</span><span class="Other">,</span>         <span class="Comment">## repeat</span>
  <span class="Identifier">verilogRestrictTok</span><span class="Other">,</span>       <span class="Comment">## restrict</span>
  <span class="Identifier">verilogReturnTok</span><span class="Other">,</span>         <span class="Comment">## return</span>
  <span class="Identifier">verilogRnmosTok</span><span class="Other">,</span>          <span class="Comment">## rnmos</span>
  <span class="Identifier">verilogRpmosTok</span><span class="Other">,</span>          <span class="Comment">## rpmos</span>
  <span class="Identifier">verilogRtranTok</span><span class="Other">,</span>          <span class="Comment">## rtran</span>
  <span class="Identifier">verilogRtranif0Tok</span><span class="Other">,</span>       <span class="Comment">## rtranif0</span>
  <span class="Identifier">verilogRtranif1Tok</span><span class="Other">,</span>       <span class="Comment">## rtranif1</span>
  <span class="Identifier">verilogSTok</span><span class="Other">,</span>              <span class="Comment">## s</span>
  <span class="Identifier">verilogSAlwaysTok</span><span class="Other">,</span>        <span class="Comment">## s_always</span>
  <span class="Identifier">verilogSEventuallyTok</span><span class="Other">,</span>    <span class="Comment">## s_eventually</span>
  <span class="Identifier">verilogSNexttimeTok</span><span class="Other">,</span>      <span class="Comment">## s_nexttime</span>
  <span class="Identifier">verilogSUntilTok</span><span class="Other">,</span>         <span class="Comment">## s_until</span>
  <span class="Identifier">verilogSUntilWithTok</span><span class="Other">,</span>     <span class="Comment">## s_until_with</span>
  <span class="Identifier">verilogSampleTok</span><span class="Other">,</span>         <span class="Comment">## sample</span>
  <span class="Identifier">verilogScalaredTok</span><span class="Other">,</span>       <span class="Comment">## scalared</span>
  <span class="Identifier">verilogSequenceTok</span><span class="Other">,</span>       <span class="Comment">## sequence</span>
  <span class="Identifier">verilogShortintTok</span><span class="Other">,</span>       <span class="Comment">## shortint</span>
  <span class="Identifier">verilogShortrealTok</span><span class="Other">,</span>      <span class="Comment">## shortreal</span>
  <span class="Identifier">verilogShowcancelledTok</span><span class="Other">,</span>  <span class="Comment">## showcancelled</span>
  <span class="Identifier">verilogSignedTok</span><span class="Other">,</span>         <span class="Comment">## signed</span>
  <span class="Identifier">verilogSimpleIdentifier</span><span class="Other">,</span>  <span class="Comment">## simple_identifier</span>
  <span class="Identifier">verilogSmallTok</span><span class="Other">,</span>          <span class="Comment">## small</span>
  <span class="Identifier">verilogSoftTok</span><span class="Other">,</span>           <span class="Comment">## soft</span>
  <span class="Identifier">verilogSolveTok</span><span class="Other">,</span>          <span class="Comment">## solve</span>
  <span class="Identifier">verilogSpecifyTok</span><span class="Other">,</span>        <span class="Comment">## specify</span>
  <span class="Identifier">verilogSpecparamTok</span><span class="Other">,</span>      <span class="Comment">## specparam</span>
  <span class="Identifier">verilogStaticTok</span><span class="Other">,</span>         <span class="Comment">## static</span>
  <span class="Identifier">verilogStdTok</span><span class="Other">,</span>            <span class="Comment">## std</span>
  <span class="Identifier">verilogStringTok</span><span class="Other">,</span>         <span class="Comment">## string</span>
  <span class="Identifier">verilogStrongTok</span><span class="Other">,</span>         <span class="Comment">## strong</span>
  <span class="Identifier">verilogStrong0Tok</span><span class="Other">,</span>        <span class="Comment">## strong0</span>
  <span class="Identifier">verilogStrong1Tok</span><span class="Other">,</span>        <span class="Comment">## strong1</span>
  <span class="Identifier">verilogStructTok</span><span class="Other">,</span>         <span class="Comment">## struct</span>
  <span class="Identifier">verilogSuperTok</span><span class="Other">,</span>          <span class="Comment">## super</span>
  <span class="Identifier">verilogSupply0Tok</span><span class="Other">,</span>        <span class="Comment">## supply0</span>
  <span class="Identifier">verilogSupply1Tok</span><span class="Other">,</span>        <span class="Comment">## supply1</span>
  <span class="Identifier">verilogSyncAcceptOnTok</span><span class="Other">,</span>   <span class="Comment">## sync_accept_on</span>
  <span class="Identifier">verilogSyncRejectOnTok</span><span class="Other">,</span>   <span class="Comment">## sync_reject_on</span>
  <span class="Identifier">verilogSystemTfIdentifier</span><span class="Other">,</span> <span class="Comment">## system_tf_identifier</span>
  <span class="Identifier">verilogTableTok</span><span class="Other">,</span>          <span class="Comment">## table</span>
  <span class="Identifier">verilogTaggedTok</span><span class="Other">,</span>         <span class="Comment">## tagged</span>
  <span class="Identifier">verilogTaskTok</span><span class="Other">,</span>           <span class="Comment">## task</span>
  <span class="Identifier">verilogThisTok</span><span class="Other">,</span>           <span class="Comment">## this</span>
  <span class="Identifier">verilogThroughoutTok</span><span class="Other">,</span>     <span class="Comment">## throughout</span>
  <span class="Identifier">verilogTimeTok</span><span class="Other">,</span>           <span class="Comment">## time</span>
  <span class="Identifier">verilogTimeprecisionTok</span><span class="Other">,</span>  <span class="Comment">## timeprecision</span>
  <span class="Identifier">verilogTimeunitTok</span><span class="Other">,</span>       <span class="Comment">## timeunit</span>
  <span class="Identifier">verilogTranTok</span><span class="Other">,</span>           <span class="Comment">## tran</span>
  <span class="Identifier">verilogTranif0Tok</span><span class="Other">,</span>        <span class="Comment">## tranif0</span>
  <span class="Identifier">verilogTranif1Tok</span><span class="Other">,</span>        <span class="Comment">## tranif1</span>
  <span class="Identifier">verilogTriTok</span><span class="Other">,</span>            <span class="Comment">## tri</span>
  <span class="Identifier">verilogTri0Tok</span><span class="Other">,</span>           <span class="Comment">## tri0</span>
  <span class="Identifier">verilogTri1Tok</span><span class="Other">,</span>           <span class="Comment">## tri1</span>
  <span class="Identifier">verilogTriandTok</span><span class="Other">,</span>         <span class="Comment">## triand</span>
  <span class="Identifier">verilogTriorTok</span><span class="Other">,</span>          <span class="Comment">## trior</span>
  <span class="Identifier">verilogTriregTok</span><span class="Other">,</span>         <span class="Comment">## trireg</span>
  <span class="Identifier">verilogTypeTok</span><span class="Other">,</span>           <span class="Comment">## type</span>
  <span class="Identifier">verilogTypeOptionTok</span><span class="Other">,</span>     <span class="Comment">## type_option</span>
  <span class="Identifier">verilogTypedefTok</span><span class="Other">,</span>        <span class="Comment">## typedef</span>
  <span class="Identifier">verilogUnionTok</span><span class="Other">,</span>          <span class="Comment">## union</span>
  <span class="Identifier">verilogUniqueTok</span><span class="Other">,</span>         <span class="Comment">## unique</span>
  <span class="Identifier">verilogUnique0Tok</span><span class="Other">,</span>        <span class="Comment">## unique0</span>
  <span class="Identifier">verilogUnsignedTok</span><span class="Other">,</span>       <span class="Comment">## unsigned</span>
  <span class="Identifier">verilogUnsignedNumber</span><span class="Other">,</span>    <span class="Comment">## unsigned_number</span>
  <span class="Identifier">verilogUntilTok</span><span class="Other">,</span>          <span class="Comment">## until</span>
  <span class="Identifier">verilogUntilWithTok</span><span class="Other">,</span>      <span class="Comment">## until_with</span>
  <span class="Identifier">verilogUntypedTok</span><span class="Other">,</span>        <span class="Comment">## untyped</span>
  <span class="Identifier">verilogUsTok</span><span class="Other">,</span>             <span class="Comment">## us</span>
  <span class="Identifier">verilogUseTok</span><span class="Other">,</span>            <span class="Comment">## use</span>
  <span class="Identifier">verilogUwireTok</span><span class="Other">,</span>          <span class="Comment">## uwire</span>
  <span class="Identifier">verilogVarTok</span><span class="Other">,</span>            <span class="Comment">## var</span>
  <span class="Identifier">verilogVectoredTok</span><span class="Other">,</span>       <span class="Comment">## vectored</span>
  <span class="Identifier">verilogVirtualTok</span><span class="Other">,</span>        <span class="Comment">## virtual</span>
  <span class="Identifier">verilogVoidTok</span><span class="Other">,</span>           <span class="Comment">## void</span>
  <span class="Identifier">verilogVoidApostropheTok</span><span class="Other">,</span> <span class="Comment">## void'</span>
  <span class="Identifier">verilogWaitTok</span><span class="Other">,</span>           <span class="Comment">## wait</span>
  <span class="Identifier">verilogWaitOrderTok</span><span class="Other">,</span>      <span class="Comment">## wait_order</span>
  <span class="Identifier">verilogWandTok</span><span class="Other">,</span>           <span class="Comment">## wand</span>
  <span class="Identifier">verilogWeakTok</span><span class="Other">,</span>           <span class="Comment">## weak</span>
  <span class="Identifier">verilogWeak0Tok</span><span class="Other">,</span>          <span class="Comment">## weak0</span>
  <span class="Identifier">verilogWeak1Tok</span><span class="Other">,</span>          <span class="Comment">## weak1</span>
  <span class="Identifier">verilogWhileTok</span><span class="Other">,</span>          <span class="Comment">## while</span>
  <span class="Identifier">verilogWildcardTok</span><span class="Other">,</span>       <span class="Comment">## wildcard</span>
  <span class="Identifier">verilogWireTok</span><span class="Other">,</span>           <span class="Comment">## wire</span>
  <span class="Identifier">verilogWithTok</span><span class="Other">,</span>           <span class="Comment">## with</span>
  <span class="Identifier">verilogWithinTok</span><span class="Other">,</span>         <span class="Comment">## within</span>
  <span class="Identifier">verilogWorTok</span><span class="Other">,</span>            <span class="Comment">## wor</span>
  <span class="Identifier">verilogXnorTok</span><span class="Other">,</span>           <span class="Comment">## xnor</span>
  <span class="Identifier">verilogXorTok</span><span class="Other">,</span>            <span class="Comment">## xor</span>
  <span class="Identifier">verilogLCurlyTok</span><span class="Other">,</span>         <span class="Comment">## {</span>
  <span class="Identifier">verilogPipeTok</span><span class="Other">,</span>           <span class="Comment">## |</span>
  <span class="Identifier">verilogPipeMinusGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## |-&gt;</span>
  <span class="Identifier">verilogPipeEqualTok</span><span class="Other">,</span>      <span class="Comment">## |=</span>
  <span class="Identifier">verilogPipeEqualGreaterThanTok</span><span class="Other">,</span> <span class="Comment">## |=&gt;</span>
  <span class="Identifier">verilogDoublePipeTok</span><span class="Other">,</span>     <span class="Comment">## ||</span>
  <span class="Identifier">verilogRCurlyTok</span><span class="Other">,</span>         <span class="Comment">## }</span>
  <span class="Identifier">verilogTildeTok</span><span class="Other">,</span>          <span class="Comment">## ~</span>
  <span class="Identifier">verilogTildeAmpersandTok</span><span class="Other">,</span> <span class="Comment">## ~&amp;</span>
  <span class="Identifier">verilogTildeAccentTok</span><span class="Other">,</span>    <span class="Comment">## ~^</span>
  <span class="Identifier">verilogTildePipeTok</span><span class="Other">,</span>      <span class="Comment">## ~|</span>
  <span class="Identifier">verilog–Tok</span><span class="Other">,</span>            <span class="Comment">## –</span>
  <span class="Identifier">verilog–GreaterThanTok</span><span class="Other">,</span> <span class="Comment">## –&gt;</span>
  <span class="Identifier">verilog––Tok</span><span class="Other">,</span>         <span class="Comment">## ––</span>
  <span class="Identifier">verilogSyntaxError</span>         <span class="Comment">## Tree-sitter parser syntax error</span></pre></dt>
<dd>



</dd>
<a id="TsVerilogNode"></a>
<dt><pre><a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a> <span class="Other">=</span> <span class="Keyword">distinct</span> <span class="Identifier">TSNode</span></pre></dt>
<dd>



</dd>
<a id="VerilogParser"></a>
<dt><pre><a href="verilog_wrapper.html#VerilogParser"><span class="Identifier">VerilogParser</span></a> <span class="Other">=</span> <span class="Keyword">distinct</span> <span class="Identifier">PtsParser</span></pre></dt>
<dd>



</dd>
<a id="VerilogNode"></a>
<dt><pre><a href="verilog_wrapper.html#VerilogNode"><span class="Identifier">VerilogNode</span></a> <span class="Other">=</span> <span class="Identifier">HtsNode</span><span class="Other">[</span><a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">,</span> <a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a><span class="Other">]</span></pre></dt>
<dd>



</dd>

</dl></div>
<div class="section" id="12">
<h1><a class="toc-backref" href="#12">Procs</a></h1>
<dl class="item">
<a id="kind,TsVerilogNode"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#kind%2CTsVerilogNode"><span class="Identifier">kind</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">noSideEffect</span><span class="Other">,</span>
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="tsNodeType,TsVerilogNode"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#tsNodeType%2CTsVerilogNode"><span class="Identifier">tsNodeType</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">string</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="newTsVerilogParser"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#newTsVerilogParser"><span class="Identifier">newTsVerilogParser</span></a><span class="Other">(</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogParser"><span class="Identifier">VerilogParser</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="parseString,VerilogParser,string"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#parseString%2CVerilogParser%2Cstring"><span class="Identifier">parseString</span></a><span class="Other">(</span><span class="Identifier">parser</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogParser"><span class="Identifier">VerilogParser</span></a><span class="Other">;</span> <span class="Identifier">str</span><span class="Other">:</span> <span class="Identifier">string</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="parseTsVerilogString,string"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#parseTsVerilogString%2Cstring"><span class="Identifier">parseTsVerilogString</span></a><span class="Other">(</span><span class="Identifier">str</span><span class="Other">:</span> <span class="Identifier">string</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="treeReprTsVerilog,string,bool"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#treeReprTsVerilog%2Cstring%2Cbool"><span class="Identifier">treeReprTsVerilog</span></a><span class="Other">(</span><span class="Identifier">str</span><span class="Other">:</span> <span class="Identifier">string</span><span class="Other">;</span> <span class="Identifier">unnamed</span><span class="Other">:</span> <span class="Identifier">bool</span> <span class="Other">=</span> <span class="Identifier">false</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">string</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">ValueError</span><span class="Other">,</span> <span class="Identifier">Exception</span><span class="Other">,</span> <span class="Identifier">NilArgumentError</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="toHtsNode,TsVerilogNode,ptr.string"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#toHtsNode%2CTsVerilogNode%2Cptr.string"><span class="Identifier">toHtsNode</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">;</span> <span class="Identifier">str</span><span class="Other">:</span> <span class="Keyword">ptr</span> <span class="Identifier">string</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">HtsNode</span><span class="Other">[</span><a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">,</span>
    <a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a><span class="Other">]</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">NilArgumentError</span><span class="Other">,</span> <span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="toHtsTree,TsVerilogNode,ptr.string"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#toHtsTree%2CTsVerilogNode%2Cptr.string"><span class="Identifier">toHtsTree</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">;</span> <span class="Identifier">str</span><span class="Other">:</span> <span class="Keyword">ptr</span> <span class="Identifier">string</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogNode"><span class="Identifier">VerilogNode</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">NilArgumentError</span><span class="Other">,</span> <span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="parseVerilogString,ptr.string,bool"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#parseVerilogString%2Cptr.string%2Cbool"><span class="Identifier">parseVerilogString</span></a><span class="Other">(</span><span class="Identifier">str</span><span class="Other">:</span> <span class="Keyword">ptr</span> <span class="Identifier">string</span><span class="Other">;</span> <span class="Identifier">unnamed</span><span class="Other">:</span> <span class="Identifier">bool</span> <span class="Other">=</span> <span class="Identifier">false</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogNode"><span class="Identifier">VerilogNode</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">NilArgumentError</span><span class="Other">,</span> <span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="parseVerilogString,string,bool"></a>
<dt><pre><span class="Keyword">proc</span> <a href="#parseVerilogString%2Cstring%2Cbool"><span class="Identifier">parseVerilogString</span></a><span class="Other">(</span><span class="Identifier">str</span><span class="Other">:</span> <span class="Identifier">string</span><span class="Other">;</span> <span class="Identifier">unnamed</span><span class="Other">:</span> <span class="Identifier">bool</span> <span class="Other">=</span> <span class="Identifier">false</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogNode"><span class="Identifier">VerilogNode</span></a> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">NilArgumentError</span><span class="Other">,</span> <span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>

</dl></div>
<div class="section" id="13">
<h1><a class="toc-backref" href="#13">Funcs</a></h1>
<dl class="item">
<a id="isNil,TsVerilogNode"></a>
<dt><pre><span class="Keyword">func</span> <a href="#isNil%2CTsVerilogNode"><span class="Identifier">isNil</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="len,TsVerilogNode,bool"></a>
<dt><pre><span class="Keyword">func</span> <a href="#len%2CTsVerilogNode%2Cbool"><span class="Identifier">len</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">;</span> <span class="Identifier">unnamed</span><span class="Other">:</span> <span class="Identifier">bool</span> <span class="Other">=</span> <span class="Identifier">false</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">int</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="has,TsVerilogNode,int,bool"></a>
<dt><pre><span class="Keyword">func</span> <a href="#has%2CTsVerilogNode%2Cint%2Cbool"><span class="Identifier">has</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">;</span> <span class="Identifier">idx</span><span class="Other">:</span> <span class="Identifier">int</span><span class="Other">;</span> <span class="Identifier">unnamed</span><span class="Other">:</span> <span class="Identifier">bool</span> <span class="Other">=</span> <span class="Identifier">false</span><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">bool</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma">
    <span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="$,TsVerilogNode"></a>
<dt><pre><span class="Keyword">func</span> <a href="#%24%2CTsVerilogNode"><span class="Identifier">`$`</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">)</span><span class="Other">:</span> <span class="Identifier">string</span> <span><span class="Other">{</span><span class="Other pragmadots">...</span><span class="Other">}</span></span><span class="pragmawrap"><span class="Other">{.</span><span class="pragma"><span class="Identifier">raises</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">Exception</span><span class="Other">]</span><span class="Other">,</span> <span class="Identifier">tags</span><span class="Other">:</span> <span class="Other">[</span><span class="Identifier">RootEffect</span><span class="Other">]</span></span><span class="Other">.}</span></span></pre></dt>
<dd>



</dd>
<a id="[],TsVerilogNode,int,"></a>
<dt><pre><span class="Keyword">func</span> <a href="#%5B%5D%2CTsVerilogNode%2Cint%2C"><span class="Identifier">`[]`</span></a><span class="Other">(</span><span class="Identifier">node</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a><span class="Other">;</span> <span class="Identifier">idx</span><span class="Other">:</span> <span class="Identifier">int</span><span class="Other">;</span>
          <span class="Identifier">kind</span><span class="Other">:</span> <a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a> <span class="Operator">|</span> <span class="Identifier">set</span><span class="Other">[</span><a href="verilog_wrapper.html#VerilogNodeKind"><span class="Identifier">VerilogNodeKind</span></a><span class="Other">]</span><span class="Other">)</span><span class="Other">:</span> <a href="verilog_wrapper.html#TsVerilogNode"><span class="Identifier">TsVerilogNode</span></a></pre></dt>
<dd>



</dd>

</dl></div>

    </div>
  </div>
  
    <div class="row">
      <div class="twelve-columns footer">
        <span class="nim-sprite"></span>
        <br/>
        <small style="color: var(--hint);">Made with Nim. Generated: 2021-07-21 17:19:06 UTC</small>
      </div>
    </div>
  </div>
</div>

</body>
</html>
