;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -130, 9
	SUB 0, 18
	SUB 0, 18
	CMP 0, 2
	SUB -130, 9
	CMP 300, 2
	SUB -130, 9
	CMP 0, 2
	SUB 0, 2
	ADD <-30, 9
	CMP 0, 2
	SUB -130, 9
	CMP 300, 2
	SUB -130, 9
	SLT @-410, 9
	CMP 0, 2
	JMN @0, 0
	JMN @0, 0
	SLT 20, 332
	JMN @0, 0
	JMN 0, <332
	ADD 30, 0
	ADD 30, 0
	ADD 20, 332
	SPL 0, <-100
	SPL 0, <-100
	ADD <-30, <3
	DJN 20, <332
	SUB -3, -20
	SUB 0, 18
	SUB @0, @22
	DJN -1, @-20
	SUB -130, 9
	CMP -130, 9
	SUB -130, 9
	SUB @121, 103
	SUB @0, @22
	SUB @0, @22
	SUB #72, @200
	SPL 0, #335
	SUB -130, 9
	SUB -130, 9
	SUB -130, 9
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
