INFO-FLOW: Workspace C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10 opened at Thu Feb 06 10:23:48 +0100 2025
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2023.2/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2023.2/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.948 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.125 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.165 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.144 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.306 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.264 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CNN_lenet5/solution10/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CNN_lenet5/solution10/directives.tcl
Execute     set_directive_top -name cnn_lenet cnn_lenet 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_lenet cnn_lenet 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 121.406 MB.
Execute       set_directive_top cnn_lenet -name=cnn_lenet 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn_lenet.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn_lenet.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang cnn_lenet.cpp -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/.systemc_flag -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.643 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.797 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'sigmoid.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sigmoid.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang sigmoid.cpp -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/.systemc_flag -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/all.directive.json -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.676 seconds; current allocated memory: 123.508 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.g.bc" "C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.g.bc C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/sigmoid.g.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.235 sec.
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_lenet -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_lenet -reflow-float-conversion -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.108 sec.
Execute       run_link_or_opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_lenet 
INFO-FLOW: run_clang exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2023.2/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_lenet -mllvm -hls-db-dir -mllvm C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2023.2/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,521 Compile/Link C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,521 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,615 Unroll/Inline (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,615 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,059 Unroll/Inline (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,059 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,699 Unroll/Inline (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,699 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,612 Unroll/Inline (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,612 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Array/Struct (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Array/Struct (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Array/Struct (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Array/Struct (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Array/Struct (step 5) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Performance (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,614 Performance (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,614 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,803 Performance (step 3) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,803 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,787 Performance (step 4) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,787 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,817 HW Transforms (step 1) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,817 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,832 HW Transforms (step 2) C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,832 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'kernelRow_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:54:33)
INFO: [HLS 214-291] Loop 'kernelCol_Loop' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:56:18)
INFO: [HLS 214-291] Loop 'convolutionRow' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:34:33)
INFO: [HLS 214-291] Loop 'convolutionColumn' is marked as complete unroll implied by the pipeline pragma (cnn_lenet.cpp:35:40)
INFO: [HLS 214-186] Unrolling loop 'kernelRow_Loop' (cnn_lenet.cpp:54:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'kernelCol_Loop' (cnn_lenet.cpp:56:18) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionRow' (cnn_lenet.cpp:34:33) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'convolutionColumn' (cnn_lenet.cpp:35:40) in function 'cnn_lenet' completely with a factor of 5 (cnn_lenet.cpp:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'convolutionColumn' (cnn_lenet.cpp:35:40) in function 'cnn_lenet' has been removed because the loop is unrolled completely (cnn_lenet.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'SIGMOID(float)' (sigmoid.cpp:8:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=1' for array 'Layer2_Neurons_CPU' due to pipeline pragma (cnn_lenet.cpp:52:9)
INFO: [HLS 214-248] Applying array_partition to 'Layer2_Neurons_CPU': Cyclic partitioning with factor 7 on dimension 1. (cnn_lenet.cpp:19:7)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.686 seconds; current allocated memory: 126.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 126.016 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_lenet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.0.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.323 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 141.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.2.prechk.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 144.355 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.g.1.bc to C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.1.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 4.405 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.1.tmp.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_lenet' (cnn_lenet.cpp:7:32)...3 expression(s) balanced.
Command         transform done; 0.708 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.12 seconds; current allocated memory: 171.660 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.2.bc -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'OutputRow_Loop'(cnn_lenet.cpp:30:25) and 'OutputColumn_Loop'(cnn_lenet.cpp:31:32) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer2_loop'(cnn_lenet.cpp:29:27) and 'OutputRow_Loop'(cnn_lenet.cpp:30:25) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_Loop'(cnn_lenet.cpp:49:19) and 'col_loop'(cnn_lenet.cpp:51:23) in function 'cnn_lenet' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'calculateLayer3_loop'(cnn_lenet.cpp:48:27) and 'row_Loop'(cnn_lenet.cpp:49:19) in function 'cnn_lenet' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'OutputRow_Loop' (cnn_lenet.cpp:30:25) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer2_loop' (cnn_lenet.cpp:29:27) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'row_Loop' (cnn_lenet.cpp:49:19) in function 'cnn_lenet'.
INFO: [XFORM 203-541] Flattening a loop nest 'calculateLayer3_loop' (cnn_lenet.cpp:48:27) in function 'cnn_lenet'.
Execute           auto_get_db
Command         transform done; 3.004 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.006 seconds; current allocated memory: 214.715 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.818 sec.
Command     elaborate done; 36.264 sec.
Execute     ap_eval exec zip -j C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.147 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_lenet' ...
Execute       ap_set_top_model cnn_lenet 
Execute       get_model_list cnn_lenet -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_lenet 
Execute       preproc_iomode -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       preproc_iomode -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       preproc_iomode -model SIGMOID 
Execute       get_model_list cnn_lenet -filter all-wo-channel 
INFO-FLOW: Model list for configure: SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO-FLOW: Configuring Module : SIGMOID ...
Execute       set_default_model SIGMOID 
Execute       apply_spec_resource_limit SIGMOID 
INFO-FLOW: Configuring Module : cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop ...
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       apply_spec_resource_limit cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
INFO-FLOW: Configuring Module : cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop ...
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       apply_spec_resource_limit cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
INFO-FLOW: Configuring Module : cnn_lenet ...
Execute       set_default_model cnn_lenet 
Execute       apply_spec_resource_limit cnn_lenet 
INFO-FLOW: Model list for preprocess: SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO-FLOW: Preprocessing Module: SIGMOID ...
Execute       set_default_model SIGMOID 
Execute       cdfg_preprocess -model SIGMOID 
Execute       rtl_gen_preprocess SIGMOID 
INFO-FLOW: Preprocessing Module: cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop ...
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       cdfg_preprocess -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       rtl_gen_preprocess cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
INFO-FLOW: Preprocessing Module: cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop ...
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       cdfg_preprocess -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Command       cdfg_preprocess done; 0.362 sec.
Execute       rtl_gen_preprocess cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
INFO-FLOW: Preprocessing Module: cnn_lenet ...
Execute       set_default_model cnn_lenet 
Execute       cdfg_preprocess -model cnn_lenet 
Execute       rtl_gen_preprocess cnn_lenet 
INFO-FLOW: Model list for synthesis: SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SIGMOID 
Execute       schedule -model SIGMOID 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SIGMOID'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 1, Depth = 10, function 'SIGMOID'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 219.539 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.sched.adb -f 
INFO-FLOW: Finish scheduling SIGMOID.
Execute       set_default_model SIGMOID 
Execute       bind -model SIGMOID 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 221.039 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.bind.adb -f 
INFO-FLOW: Finish binding SIGMOID.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       schedule -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_5'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 26, Depth = 116, loop 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.644 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 225.750 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       bind -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 226.461 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.bind.adb -f 
Command       db_write done; 0.126 sec.
INFO-FLOW: Finish binding cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       schedule -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln66_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Layer2_Neurons_CPU'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'calculateLayer3_loop_row_Loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 624, loop 'calculateLayer3_loop_row_Loop_col_loop'
WARNING: [HLS 200-871] Estimated clock period (15.973 ns) exceeds the target (target clock period: 20.000 ns, clock uncertainty: 5.400 ns, effective delay budget: 14.600 ns).
WARNING: [HLS 200-1016] The critical path in module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' consists of the following:
	'store' operation 0 bit ('indvar_flatten19_write_ln0') of constant 0 on local variable 'indvar_flatten19' [20]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten19_load', cnn_lenet.cpp:49) on local variable 'indvar_flatten19' [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln49', cnn_lenet.cpp:49) [36]  (1.825 ns)
	'select' operation 3 bit ('select_ln26', cnn_lenet.cpp:26) [37]  (0.980 ns)
	'add' operation 3 bit ('add_ln49', cnn_lenet.cpp:49) [43]  (1.650 ns)
	'select' operation 3 bit ('select_ln49', cnn_lenet.cpp:49) [46]  (0.980 ns)
	'mul' operation 8 bit ('empty_176', cnn_lenet.cpp:49) [658]  (3.780 ns)
	'add' operation 7 bit ('empty_183', cnn_lenet.cpp:49) [667]  (1.870 ns)
	'add' operation 8 bit of DSP[1521] ('add_ln58_9', cnn_lenet.cpp:58) [1519]  (2.250 ns)
	'mul' operation 17 bit of DSP[1521] ('mul_ln58_6', cnn_lenet.cpp:58) [1521]  (1.050 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.966 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 24.182 seconds; current allocated memory: 270.512 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.454 sec.
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.sched.adb -f 
Command       db_write done; 0.818 sec.
INFO-FLOW: Finish scheduling cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.
Execute       set_default_model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       bind -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.042 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.316 seconds; current allocated memory: 270.512 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.459 sec.
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.bind.adb -f 
Command       db_write done; 1.085 sec.
INFO-FLOW: Finish binding cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_lenet 
Execute       schedule -model cnn_lenet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 270.512 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_lenet.
Execute       set_default_model cnn_lenet 
Execute       bind -model cnn_lenet 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 270.512 MB.
Execute       syn_report -verbosereport -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.164 sec.
Execute       db_write -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.bind.adb -f 
INFO-FLOW: Finish binding cnn_lenet.
Execute       get_model_list cnn_lenet -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess SIGMOID 
Execute       rtl_gen_preprocess cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       rtl_gen_preprocess cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Execute       rtl_gen_preprocess cnn_lenet 
INFO-FLOW: Model list for RTL generation: SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SIGMOID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SIGMOID -top_prefix cnn_lenet_ -sub_prefix cnn_lenet_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SIGMOID' pipeline 'SIGMOID' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SIGMOID'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W' using distributed ROMs.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 270.512 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl SIGMOID -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/vhdl/cnn_lenet_SIGMOID 
Execute       gen_rtl SIGMOID -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/verilog/cnn_lenet_SIGMOID 
Execute       syn_report -csynth -model SIGMOID -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/SIGMOID_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model SIGMOID -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/SIGMOID_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model SIGMOID -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model SIGMOID -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.adb 
Execute       db_write -model SIGMOID -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SIGMOID -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -top_prefix cnn_lenet_ -sub_prefix cnn_lenet_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layer1_Weights_CPU_ROM_AUTO_1R' to 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline 'calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_4ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_4ns_3_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb' using auto ROMs.
Command       create_rtl_model done; 0.406 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 274.062 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/vhdl/cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       gen_rtl cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/verilog/cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
Execute       syn_report -csynth -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.adb 
Command       db_write done; 0.142 sec.
Execute       db_write -model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -top_prefix cnn_lenet_ -sub_prefix cnn_lenet_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_ROM_AUTO_1R' to 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' pipeline 'calculateLayer3_loop_row_Loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop' is 14266 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))
INFO: [RTGEN 206-100] Generating core module 'am_addmul_4ns_7ns_9ns_17_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5ns_3ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_12ns_21_1_1': 75 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_4ns_3_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop'.
INFO: [RTMG 210-279] Implementing memory 'cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud' using auto ROMs.
Command       create_rtl_model done; 2.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.054 seconds; current allocated memory: 329.164 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/vhdl/cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Command       gen_rtl done; 0.184 sec.
Execute       gen_rtl cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/verilog/cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
Command       gen_rtl done; 0.153 sec.
Execute       syn_report -csynth -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.271 sec.
Execute       syn_report -rtlxml -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.592 sec.
Execute       db_write -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.adb 
Command       db_write done; 1.216 sec.
Execute       db_write -model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.39 sec.
Execute       gen_tb_info cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_lenet -top_prefix  -sub_prefix cnn_lenet_ -mg_file C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer1_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_lenet/Layer3_Neurons_CPU' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_bus.
INFO: [RTGEN 206-100] Bundling port 'Layer1_Neurons_CPU' and 'Layer3_Neurons_CPU' to AXI-Lite port Layer_Neurons.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_lenet'.
INFO: [RTMG 210-278] Implementing memory 'cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.285 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 9 seconds. Elapsed time: 14.917 seconds; current allocated memory: 394.926 MB.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_lenet -istop -style xilinx -f -lang vhdl -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/vhdl/cnn_lenet 
Execute       gen_rtl cnn_lenet -istop -style xilinx -f -lang vlog -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/verilog/cnn_lenet 
Execute       syn_report -csynth -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/cnn_lenet_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.166 sec.
Execute       db_write -model cnn_lenet -f -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.adb 
Execute       db_write -model cnn_lenet -bindview -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_lenet -p C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet 
Execute       export_constraint_db -f -tool general -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.constraint.tcl 
Execute       syn_report -designview -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.design.xml 
Command       syn_report done; 0.244 sec.
Execute       syn_report -csynthDesign -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth.rpt -MHOut C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn_lenet -o C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.protoinst 
Execute       sc_get_clocks cnn_lenet 
Execute       sc_get_portdomain cnn_lenet 
INFO-FLOW: Model list for RTL component generation: SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO-FLOW: Handling components in module [SIGMOID] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.compgen.tcl 
INFO-FLOW: Found component cnn_lenet_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model cnn_lenet_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1.
INFO-FLOW: Append model cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: Found component cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Handling components in module [cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.compgen.tcl 
INFO-FLOW: Found component cnn_lenet_mul_3ns_6ns_8_1_1.
INFO-FLOW: Append model cnn_lenet_mul_3ns_6ns_8_1_1
INFO-FLOW: Found component cnn_lenet_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model cnn_lenet_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component cnn_lenet_urem_10ns_4ns_3_14_1.
INFO-FLOW: Append model cnn_lenet_urem_10ns_4ns_3_14_1
INFO-FLOW: Found component cnn_lenet_mul_10ns_12ns_21_1_1.
INFO-FLOW: Append model cnn_lenet_mul_10ns_12ns_21_1_1
INFO-FLOW: Found component cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1.
INFO-FLOW: Append model cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: Found component cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1.
INFO-FLOW: Append model cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1
INFO-FLOW: Found component cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb.
INFO-FLOW: Append model cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb
INFO-FLOW: Found component cnn_lenet_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_lenet_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.compgen.tcl 
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_sparsemux_15_3_32_1_1.
INFO-FLOW: Append model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: Found component cnn_lenet_mul_6ns_9ns_14_1_1.
INFO-FLOW: Append model cnn_lenet_mul_6ns_9ns_14_1_1
INFO-FLOW: Found component cnn_lenet_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model cnn_lenet_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component cnn_lenet_urem_7ns_4ns_3_11_1.
INFO-FLOW: Append model cnn_lenet_urem_7ns_4ns_3_11_1
INFO-FLOW: Found component cnn_lenet_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model cnn_lenet_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component cnn_lenet_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model cnn_lenet_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1.
INFO-FLOW: Append model cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1
INFO-FLOW: Found component cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1.
INFO-FLOW: Append model cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1
INFO-FLOW: Found component cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud.
INFO-FLOW: Append model cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud
INFO-FLOW: Found component cnn_lenet_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_lenet_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_lenet] ... 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.tcl 
INFO-FLOW: Found component cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component cnn_lenet_CTRL_bus_s_axi.
INFO-FLOW: Append model cnn_lenet_CTRL_bus_s_axi
INFO-FLOW: Found component cnn_lenet_Layer_Neurons_s_axi.
INFO-FLOW: Append model cnn_lenet_Layer_Neurons_s_axi
INFO-FLOW: Append model SIGMOID
INFO-FLOW: Append model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop
INFO-FLOW: Append model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop
INFO-FLOW: Append model cnn_lenet
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_lenet_fpext_32ns_64_2_no_dsp_1 cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1 cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W cnn_lenet_mul_3ns_6ns_8_1_1 cnn_lenet_mul_4ns_7ns_10_1_1 cnn_lenet_urem_10ns_4ns_3_14_1 cnn_lenet_mul_10ns_12ns_21_1_1 cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1 cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1 cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb cnn_lenet_flow_control_loop_pipe_sequential_init cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_sparsemux_15_3_32_1_1 cnn_lenet_mul_6ns_9ns_14_1_1 cnn_lenet_mul_7ns_9ns_15_1_1 cnn_lenet_urem_7ns_4ns_3_11_1 cnn_lenet_mul_9ns_11ns_19_1_1 cnn_lenet_mul_8ns_10ns_17_1_1 cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1 cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1 cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud cnn_lenet_flow_control_loop_pipe_sequential_init cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1 cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1 cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W cnn_lenet_CTRL_bus_s_axi cnn_lenet_Layer_Neurons_s_axi SIGMOID cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop cnn_lenet
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_lenet_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1
INFO-FLOW: To file: write model cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model cnn_lenet_mul_3ns_6ns_8_1_1
INFO-FLOW: To file: write model cnn_lenet_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model cnn_lenet_urem_10ns_4ns_3_14_1
INFO-FLOW: To file: write model cnn_lenet_mul_10ns_12ns_21_1_1
INFO-FLOW: To file: write model cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1
INFO-FLOW: To file: write model cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1
INFO-FLOW: To file: write model cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb
INFO-FLOW: To file: write model cnn_lenet_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_sparsemux_15_3_32_1_1
INFO-FLOW: To file: write model cnn_lenet_mul_6ns_9ns_14_1_1
INFO-FLOW: To file: write model cnn_lenet_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model cnn_lenet_urem_7ns_4ns_3_11_1
INFO-FLOW: To file: write model cnn_lenet_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model cnn_lenet_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1
INFO-FLOW: To file: write model cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1
INFO-FLOW: To file: write model cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud
INFO-FLOW: To file: write model cnn_lenet_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_lenet_CTRL_bus_s_axi
INFO-FLOW: To file: write model cnn_lenet_Layer_Neurons_s_axi
INFO-FLOW: To file: write model SIGMOID
INFO-FLOW: To file: write model cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop
INFO-FLOW: To file: write model cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop
INFO-FLOW: To file: write model cnn_lenet
INFO-FLOW: Generating C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2023.2/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/vhdl' dstVlogDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/vlog' tclDir='C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db' modelList='cnn_lenet_fpext_32ns_64_2_no_dsp_1
cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1
cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W
cnn_lenet_mul_3ns_6ns_8_1_1
cnn_lenet_mul_4ns_7ns_10_1_1
cnn_lenet_urem_10ns_4ns_3_14_1
cnn_lenet_mul_10ns_12ns_21_1_1
cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1
cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1
cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb
cnn_lenet_flow_control_loop_pipe_sequential_init
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_mul_6ns_9ns_14_1_1
cnn_lenet_mul_7ns_9ns_15_1_1
cnn_lenet_urem_7ns_4ns_3_11_1
cnn_lenet_mul_9ns_11ns_19_1_1
cnn_lenet_mul_8ns_10ns_17_1_1
cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1
cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1
cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud
cnn_lenet_flow_control_loop_pipe_sequential_init
cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1
cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1
cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
cnn_lenet_CTRL_bus_s_axi
cnn_lenet_Layer_Neurons_s_axi
SIGMOID
cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop
cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop
cnn_lenet
' expOnly='0'
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.compgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.129 sec.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_source done; 0.119 sec.
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.tcl 
Execute         source ./CTRL_bus.slave.tcl 
Execute         source ./CTRL_bus.slave.tcl 
Execute         source ./Layer_Neurons.slave.tcl 
Command       ap_source done; 0.142 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.243 seconds; current allocated memory: 394.926 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_lenet_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_lenet_fpext_32ns_64_2_no_dsp_1
cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1
cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_LUTRAM_1R1W
cnn_lenet_mul_3ns_6ns_8_1_1
cnn_lenet_mul_4ns_7ns_10_1_1
cnn_lenet_urem_10ns_4ns_3_14_1
cnn_lenet_mul_10ns_12ns_21_1_1
cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1
cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1
cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_Layebkb
cnn_lenet_flow_control_loop_pipe_sequential_init
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_sparsemux_15_3_32_1_1
cnn_lenet_mul_6ns_9ns_14_1_1
cnn_lenet_mul_7ns_9ns_15_1_1
cnn_lenet_urem_7ns_4ns_3_11_1
cnn_lenet_mul_9ns_11ns_19_1_1
cnn_lenet_mul_8ns_10ns_17_1_1
cnn_lenet_am_addmul_4ns_7ns_9ns_17_4_1
cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1
cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_Layer2_Weights_CPU_cud
cnn_lenet_flow_control_loop_pipe_sequential_init
cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1
cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1
cnn_lenet_Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W
cnn_lenet_CTRL_bus_s_axi
cnn_lenet_Layer_Neurons_s_axi
SIGMOID
cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop
cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop
cnn_lenet
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.rtl_wrap.cfg.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.compgen.dataonly.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/SIGMOID.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.tbgen.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/cnn_lenet.constraint.tcl 
Execute       sc_get_clocks cnn_lenet 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/impl/misc/cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/impl/misc/cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/impl/misc/cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/impl/misc/cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution10/impl/misc/cnn_lenet_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_bus_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL_bus DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME Layer_Neurons_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME Layer_Neurons DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST cnn_lenet MODULE2INSTS {cnn_lenet cnn_lenet cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78 SIGMOID {grp_SIGMOID_fu_733 grp_SIGMOID_fu_10473} cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102} INST2MODULE {cnn_lenet cnn_lenet grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78 cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop grp_SIGMOID_fu_733 SIGMOID grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102 cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop grp_SIGMOID_fu_10473 SIGMOID} INSTDATA {cnn_lenet {DEPTH 1 CHILDREN {grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78 grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102}} grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78 {DEPTH 2 CHILDREN grp_SIGMOID_fu_733} grp_SIGMOID_fu_733 {DEPTH 3 CHILDREN {}} grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102 {DEPTH 2 CHILDREN grp_SIGMOID_fu_10473} grp_SIGMOID_fu_10473 {DEPTH 3 CHILDREN {}}} MODULEDATA {SIGMOID {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_max_dsp_1_U5 SOURCE sigmoid.cpp:14 VARIABLE p_op LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_269_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE add_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_283_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_349_p2 SOURCE {C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME sigmoidLUT_1_U SOURCE {} VARIABLE sigmoidLUT_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}}} AREA {DSP 11 BRAM 0 URAM 0}} cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_838_p2 SOURCE cnn_lenet.cpp:29 VARIABLE add_ln29 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_853_p2 SOURCE cnn_lenet.cpp:29 VARIABLE add_ln29_1 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_951_p2 SOURCE cnn_lenet.cpp:30 VARIABLE add_ln30 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_8_1_1_U13 SOURCE cnn_lenet.cpp:29 VARIABLE empty LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U17 SOURCE cnn_lenet.cpp:29 VARIABLE empty_207 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_208_fu_1704_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_208 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_210_fu_1035_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_210 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_1063_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_211 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_1097_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_212 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_213_fu_1136_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_213 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_1170_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_214 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_1208_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_215 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_216_fu_1242_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_216 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_217_fu_1276_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_217 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_1314_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_218 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_219_fu_1356_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_219 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_1394_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_220 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_221_fu_1428_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_221 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_1462_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_222 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_223_fu_1496_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_223 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_1530_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_224 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_225_fu_1564_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_225 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_1602_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_226 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_227_fu_1636_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_227 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_228_fu_1670_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_228 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_229_fu_1742_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_229 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_230_fu_1776_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_230 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_231_fu_1810_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_231 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_232_fu_1858_p2 SOURCE cnn_lenet.cpp:29 VARIABLE empty_232 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_4ns_10ns_10_4_1_U18 SOURCE cnn_lenet.cpp:30 VARIABLE empty_233 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_7ns_10_1_1_U14 SOURCE cnn_lenet.cpp:30 VARIABLE empty_234 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1008_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_1053_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_1 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_25_fu_1078_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_25 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_1087_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_2 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_26_fu_1112_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_26 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_3_fu_1121_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_3 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_27_fu_1151_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_27 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_4_fu_1160_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_4 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_28_fu_1188_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_28 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_5_fu_1198_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_5 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_29_fu_1223_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_29 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_6_fu_1232_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_6 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_30_fu_1257_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_30 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_7_fu_1266_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_7 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_8_fu_1304_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_8 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_9_fu_1346_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_9 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_31_fu_1374_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_31 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_10_fu_1384_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_10 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_32_fu_1409_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_32 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_11_fu_1418_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_11 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_33_fu_1443_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_33 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_12_fu_1452_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_12 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_34_fu_1477_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_34 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_13_fu_1486_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_13 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_35_fu_1511_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_35 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_14_fu_1520_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_14 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_36_fu_1545_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_36 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_15_fu_1554_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_15 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_37_fu_1579_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_37 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_16_fu_1588_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_16 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_38_fu_1617_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_38 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_17_fu_1626_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_17 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_39_fu_1651_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_39 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_18_fu_1660_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_18 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_40_fu_1685_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_40 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_19_fu_1694_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_19 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_41_fu_1722_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_41 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_20_fu_1732_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_20 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_42_fu_1757_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_42 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_21_fu_1766_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_21 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_43_fu_1791_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_43 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_22_fu_1800_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_22 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_44_fu_1825_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_44 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_23_fu_1834_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_23 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_45_fu_1844_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_45 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_24_fu_1853_p2 SOURCE cnn_lenet.cpp:38 VARIABLE add_ln38_24 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_4ns_10_4_1_U17 SOURCE cnn_lenet.cpp:41 VARIABLE add_ln41_1 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_4ns_10ns_10_4_1_U18 SOURCE cnn_lenet.cpp:41 VARIABLE add_ln41 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U16 SOURCE cnn_lenet.cpp:41 VARIABLE mul_ln41 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_1019_p2 SOURCE cnn_lenet.cpp:31 VARIABLE add_ln31 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_892_p2 SOURCE cnn_lenet.cpp:30 VARIABLE add_ln30_1 LOOP calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Layer1_Weights_CPU_U SOURCE {} VARIABLE Layer1_Weights_CPU LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 156 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 1 URAM 0}} cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_11379_p2 SOURCE cnn_lenet.cpp:48 VARIABLE add_ln48 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_11429_p2 SOURCE cnn_lenet.cpp:48 VARIABLE add_ln48_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_11443_p2 SOURCE cnn_lenet.cpp:49 VARIABLE add_ln49 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_9ns_14_1_1_U69 SOURCE cnn_lenet.cpp:48 VARIABLE empty LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_5ns_3ns_11_4_1_U339 SOURCE cnn_lenet.cpp:48 VARIABLE empty_26 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_16661_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_27 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_11523_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_30 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_11534_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_31 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_11545_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_32 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_11556_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_33 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_11567_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_34 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_11578_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_35 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_11589_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_36 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_11690_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_37 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_11700_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_38 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_11710_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_39 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_11720_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_40 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_11730_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_41 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_11740_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_42 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_11750_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_43 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_11760_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_44 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_11770_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_45 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_11780_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_46 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_11790_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_47 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_12241_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_48 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_12251_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_49 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_12261_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_50 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_12271_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_51 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_12281_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_52 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_12291_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_53 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_12301_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_54 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_12311_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_55 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_12321_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_56 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_12331_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_57 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_12341_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_58 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_12758_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_59 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_12768_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_60 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_12778_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_61 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_12788_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_62 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_12798_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_63 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_12808_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_64 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_12818_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_65 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_12828_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_66 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_12838_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_67 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_12848_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_68 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_12858_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_69 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_13258_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_70 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_13268_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_71 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_13278_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_72 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_13288_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_73 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_13298_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_74 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_13308_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_75 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_13318_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_76 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_13328_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_77 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_13338_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_78 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_13348_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_79 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_13358_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_80 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_13784_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_81 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_13794_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_82 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_13804_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_83 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_13814_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_84 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_13824_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_85 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_13834_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_86 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_13844_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_87 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_13854_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_88 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_13864_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_89 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_13874_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_90 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_13884_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_91 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_14254_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_92 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_14264_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_93 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_14274_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_94 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_14284_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_95 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_14294_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_96 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_14304_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_97 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_14314_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_98 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_14324_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_99 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_14334_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_100 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_14344_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_101 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_14354_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_102 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_14741_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_103 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_14751_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_104 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_14761_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_105 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_14771_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_106 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_14781_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_107 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_14791_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_108 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_14801_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_109 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_14811_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_110 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_14821_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_111 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_14831_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_112 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_14841_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_113 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_15231_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_114 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_15241_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_115 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_15251_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_116 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_15261_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_117 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_15271_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_118 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_15281_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_119 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_15291_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_120 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_15301_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_121 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_15311_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_122 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_15321_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_123 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_15331_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_124 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_15692_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_125 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_15702_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_126 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_15712_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_127 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_15722_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_128 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_15732_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_129 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_15742_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_130 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_15752_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_131 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_15762_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_132 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_15772_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_133 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_15782_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_134 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_15792_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_135 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_16175_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_136 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_16185_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_137 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_16195_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_138 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_16205_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_139 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_16215_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_140 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_16225_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_141 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_16235_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_142 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_16245_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_143 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_16255_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_144 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_16265_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_145 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_16275_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_146 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_16671_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_147 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_16681_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_148 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_16691_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_149 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_16701_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_150 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_16711_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_151 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_16721_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_152 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_16731_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_153 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_16741_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_154 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_16751_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_155 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_16761_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_156 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_20096_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_157 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_20106_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_158 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_20116_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_159 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_20126_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_160 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_161_fu_20136_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_161 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_20146_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_162 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_20156_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_163 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_20166_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_164 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_20176_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_165 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_166_fu_20186_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_166 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_20196_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_167 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_20883_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_168 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_20893_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_169 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_20903_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_170 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_20913_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_171 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_20923_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_172 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_20933_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_173 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_20943_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_174 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_20953_p2 SOURCE cnn_lenet.cpp:48 VARIABLE empty_175 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_8_1_1_U70 SOURCE cnn_lenet.cpp:49 VARIABLE empty_176 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_11806_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_178 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_11812_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_179 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_180_fu_11818_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_180 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_11824_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_181 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_11830_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_182 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_183_fu_11614_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_183 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_13378_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_184 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_13383_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_185 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_186_fu_13388_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_186 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_187_fu_13393_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_187 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_13398_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_188 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_189_fu_14364_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_189 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_190_fu_14369_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_190 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_14374_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_191 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_14851_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_192 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_193_fu_14856_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_193 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_14861_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_194 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_15802_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_195 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_15807_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_196 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_15812_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_197 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_16285_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_198 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_16290_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_199 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_16295_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_200 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_20206_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_201 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_20211_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_202 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_20216_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_203 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_204_fu_20963_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_204 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_20968_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_205 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_20973_p2 SOURCE cnn_lenet.cpp:49 VARIABLE empty_206 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_11845_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U71 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_11887_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U73 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:59 VARIABLE mul2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_11924_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U74 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:60 VARIABLE mul3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_11961_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U75 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:61 VARIABLE mul4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_11998_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U76 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:62 VARIABLE mul5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_12035_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U77 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:63 VARIABLE mul6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_12085_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U78 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_12121_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U79 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_12158_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U80 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_12195_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U81 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_12351_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U82 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_12386_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U83 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_s LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_12425_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_12442_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U84 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_2_fu_12478_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U85 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_12514_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U86 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_12550_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U87 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:61 VARIABLE somme_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_2_fu_12586_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U88 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:62 VARIABLE somme_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_12622_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U89 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:63 VARIABLE somme_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_12232_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_12668_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U90 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:58 VARIABLE somme_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_3_fu_12704_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U91 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:59 VARIABLE somme_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_12874_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U92 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:60 VARIABLE somme_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_12909_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U93 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:61 VARIABLE somme_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_3_fu_12945_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U94 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:62 VARIABLE somme_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_12981_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U95 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:63 VARIABLE somme_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_12740_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_13029_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U96 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:58 VARIABLE somme_25 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_4_fu_13065_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U97 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:59 VARIABLE somme_26 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_4_fu_13101_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U98 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:60 VARIABLE somme_27 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_4_fu_13137_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U99 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:61 VARIABLE somme_28 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_4_fu_13173_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U100 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:62 VARIABLE somme_29 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_13209_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U101 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn_lenet.cpp:63 VARIABLE somme_30 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_12749_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U102 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:58 VARIABLE somme_31 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_5_fu_13433_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U103 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:59 VARIABLE somme_32 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_5_fu_13469_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U104 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:60 VARIABLE somme_33 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_5_fu_13505_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U105 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:61 VARIABLE somme_34 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_5_fu_13541_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U106 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:62 VARIABLE somme_35 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_13577_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U107 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_5 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:63 VARIABLE somme_36 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U338 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U338 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:58 VARIABLE somme_37 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_6_fu_13627_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U108 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:59 VARIABLE somme_38 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_6_fu_13663_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U109 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:60 VARIABLE somme_39 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_6_fu_13699_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U110 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:61 VARIABLE somme_40 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_6_fu_13735_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U111 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:62 VARIABLE somme_41 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_13904_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U112 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_6 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_1_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:63 VARIABLE somme_42 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_12753_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U113 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:58 VARIABLE somme_43 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_7_fu_13973_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U114 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:59 VARIABLE somme_44 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_7_fu_14008_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U115 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn_lenet.cpp:60 VARIABLE somme_45 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_7_fu_14043_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U116 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:61 VARIABLE somme_46 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_7_fu_14078_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U117 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:62 VARIABLE somme_47 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_14113_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U118 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_7 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_1_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:63 VARIABLE somme_48 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U340 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U340 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:58 VARIABLE somme_49 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_8_fu_14162_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U119 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:59 VARIABLE somme_50 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_8_fu_14197_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U120 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:60 VARIABLE somme_51 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_8_fu_14221_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U121 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:61 VARIABLE somme_52 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_8_fu_14402_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U122 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:62 VARIABLE somme_53 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_14437_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U123 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_8 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_1_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:63 VARIABLE somme_54 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U341 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_4ns_7ns_9ns_17_4_1_U341 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:58 VARIABLE somme_55 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_9_fu_14486_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U124 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:59 VARIABLE somme_56 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_9_fu_14521_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U125 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:60 VARIABLE somme_57 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_9_fu_14556_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U126 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:61 VARIABLE somme_58 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_9_fu_14591_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U127 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:62 VARIABLE somme_59 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_14626_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U128 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_9 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_1_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn_lenet.cpp:63 VARIABLE somme_60 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_14665_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U129 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:58 VARIABLE somme_61 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_10_fu_14691_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U130 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:59 VARIABLE somme_62 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_10_fu_14716_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U131 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:60 VARIABLE somme_63 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_10_fu_14899_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U132 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:61 VARIABLE somme_64 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_10_fu_14935_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U133 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:62 VARIABLE somme_65 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_14971_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U134 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_10 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:63 VARIABLE somme_66 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_15011_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U135 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:58 VARIABLE somme_67 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_11_fu_15046_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U136 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:59 VARIABLE somme_68 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_11_fu_15081_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U137 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:60 VARIABLE somme_69 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_11_fu_15116_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U138 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:61 VARIABLE somme_70 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_11_fu_15152_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U139 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:62 VARIABLE somme_71 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_15177_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U140 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_11 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_2_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:63 VARIABLE somme_72 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_15206_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U141 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:58 VARIABLE somme_73 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_12_fu_15371_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U142 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:59 VARIABLE somme_74 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_12_fu_15406_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U143 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn_lenet.cpp:60 VARIABLE somme_75 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_12_fu_15441_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U144 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:61 VARIABLE somme_76 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_12_fu_15476_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U145 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:62 VARIABLE somme_77 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_15511_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U146 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_12 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_2_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:63 VARIABLE somme_78 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_15550_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U147 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:58 VARIABLE somme_79 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_13_fu_15585_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U148 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:59 VARIABLE somme_80 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_13_fu_15620_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U149 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:60 VARIABLE somme_81 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_13_fu_15644_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U150 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:61 VARIABLE somme_82 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_13_fu_15668_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U151 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:62 VARIABLE somme_83 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_13_fu_15847_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U152 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_13 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_2_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:63 VARIABLE somme_84 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_15886_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U153 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:58 VARIABLE somme_85 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_14_fu_15921_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U154 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:59 VARIABLE somme_86 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_14_fu_15956_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U155 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:60 VARIABLE somme_87 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_14_fu_15991_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U156 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:61 VARIABLE somme_88 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_14_fu_16026_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U157 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:62 VARIABLE somme_89 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_14_fu_16061_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U158 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_14 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_2_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn_lenet.cpp:63 VARIABLE somme_90 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_16100_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U159 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:58 VARIABLE somme_91 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_15_fu_16125_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U160 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:59 VARIABLE somme_92 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_15_fu_16150_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U161 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:60 VARIABLE somme_93 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_15_fu_16330_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U162 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:61 VARIABLE somme_94 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_15_fu_16366_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U163 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:62 VARIABLE somme_95 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_15_fu_16402_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U164 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_15 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:63 VARIABLE somme_96 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_16442_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U165 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:58 VARIABLE somme_97 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_16_fu_16477_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U166 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:59 VARIABLE somme_98 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_16_fu_16512_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U167 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:60 VARIABLE somme_99 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_16_fu_16547_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U168 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:61 VARIABLE somme_100 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_16_fu_16583_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U169 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:62 VARIABLE somme_101 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_16_fu_16608_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U170 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_16 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_3_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:63 VARIABLE somme_102 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_16637_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U171 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:58 VARIABLE somme_103 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_17_fu_19775_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U272 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:59 VARIABLE somme_104 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_17_fu_19810_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U273 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn_lenet.cpp:60 VARIABLE somme_105 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_17_fu_19845_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U274 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:61 VARIABLE somme_106 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_17_fu_19880_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U275 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:62 VARIABLE somme_107 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_17_fu_19915_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U276 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_17 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_3_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:63 VARIABLE somme_108 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_21_fu_19954_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U277 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:58 VARIABLE somme_109 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_18_fu_19989_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U278 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:59 VARIABLE somme_110 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_18_fu_20024_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U279 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:60 VARIABLE somme_111 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_18_fu_20048_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U280 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:61 VARIABLE somme_112 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_18_fu_20072_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U281 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:62 VARIABLE somme_113 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_18_fu_20531_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U290 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_18 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_3_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:63 VARIABLE somme_114 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_22_fu_20570_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U291 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:58 VARIABLE somme_115 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_19_fu_20605_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U292 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:59 VARIABLE somme_116 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_19_fu_20640_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U293 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:60 VARIABLE somme_117 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_19_fu_20675_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U294 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:61 VARIABLE somme_118 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_19_fu_20710_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U295 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:62 VARIABLE somme_119 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_19_fu_20745_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U296 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_19 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_3_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn_lenet.cpp:63 VARIABLE somme_120 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_20784_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U297 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:58 VARIABLE somme_121 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_20_fu_20809_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U298 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:59 VARIABLE somme_122 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_20_fu_20834_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U299 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:60 VARIABLE somme_123 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_20_fu_21113_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U303 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:61 VARIABLE somme_124 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_20_fu_21149_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U304 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:62 VARIABLE somme_125 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_20_fu_21185_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U305 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_20 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:63 VARIABLE somme_126 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_21225_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U306 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:58 VARIABLE somme_127 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_21_fu_20863_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U307 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:59 VARIABLE somme_128 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_21_fu_21290_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U308 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:60 VARIABLE somme_129 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_21_fu_21329_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U309 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:61 VARIABLE somme_130 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_21_fu_21365_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U310 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:62 VARIABLE somme_131 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_21_fu_21390_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U311 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_21 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_4_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:63 VARIABLE somme_132 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_21419_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_25 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U312 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:58 VARIABLE somme_133 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_22_fu_20868_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U315 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:59 VARIABLE somme_134 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_22_fu_21573_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U316 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn_lenet.cpp:60 VARIABLE somme_135 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_22_fu_21612_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U317 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:61 VARIABLE somme_136 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_22_fu_21647_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U318 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:62 VARIABLE somme_137 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_22_fu_21682_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U319 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_22 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_4_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:63 VARIABLE somme_138 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_21721_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_26 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U320 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:58 VARIABLE somme_139 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_23_fu_20873_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U321 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:59 VARIABLE somme_140 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_23_fu_21786_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U322 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:60 VARIABLE somme_141 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_23_fu_21814_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U323 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U45 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:61 VARIABLE somme_142 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_23_fu_21838_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U324 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U46 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:62 VARIABLE somme_143 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_23_fu_21862_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U328 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_23 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U47 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_4_3 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:63 VARIABLE somme_144 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_21866_p2 SOURCE cnn_lenet.cpp:58 VARIABLE add_ln58_27 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U329 SOURCE cnn_lenet.cpp:58 VARIABLE mul_ln58_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE cnn_lenet.cpp:58 VARIABLE mul82_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:58 VARIABLE somme_145 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_24_fu_20878_p2 SOURCE cnn_lenet.cpp:59 VARIABLE add_ln59_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U330 SOURCE cnn_lenet.cpp:59 VARIABLE mul_ln59_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U49 SOURCE cnn_lenet.cpp:59 VARIABLE mul102_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:59 VARIABLE somme_146 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_24_fu_21870_p2 SOURCE cnn_lenet.cpp:60 VARIABLE add_ln60_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U331 SOURCE cnn_lenet.cpp:60 VARIABLE mul_ln60_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U50 SOURCE cnn_lenet.cpp:60 VARIABLE mul122_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:60 VARIABLE somme_147 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_24_fu_21874_p2 SOURCE cnn_lenet.cpp:61 VARIABLE add_ln61_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U332 SOURCE cnn_lenet.cpp:61 VARIABLE mul_ln61_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U51 SOURCE cnn_lenet.cpp:61 VARIABLE mul142_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:61 VARIABLE somme_148 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_24_fu_21878_p2 SOURCE cnn_lenet.cpp:62 VARIABLE add_ln62_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U333 SOURCE cnn_lenet.cpp:62 VARIABLE mul_ln62_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U52 SOURCE cnn_lenet.cpp:62 VARIABLE mul162_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:62 VARIABLE somme_149 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_24_fu_21882_p2 SOURCE cnn_lenet.cpp:63 VARIABLE add_ln63_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_12ns_21_1_1_U334 SOURCE cnn_lenet.cpp:63 VARIABLE mul_ln63_24 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U53 SOURCE cnn_lenet.cpp:63 VARIABLE mul182_4_4 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn_lenet.cpp:63 VARIABLE somme_150 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_13769_p2 SOURCE cnn_lenet.cpp:66 VARIABLE add_ln66_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_5ns_3ns_11_4_1_U339 SOURCE cnn_lenet.cpp:66 VARIABLE add_ln66_2 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_13779_p2 SOURCE cnn_lenet.cpp:66 VARIABLE add_ln66 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_11642_p2 SOURCE cnn_lenet.cpp:51 VARIABLE add_ln51 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_11648_p2 SOURCE cnn_lenet.cpp:49 VARIABLE add_ln49_1 LOOP calculateLayer3_loop_row_Loop_col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Weights_CPU_U SOURCE {} VARIABLE Layer2_Weights_CPU LOOP {} BUNDLEDNAME {} DSP 0 BRAM 96 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 7800 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 174 BRAM 96 URAM 0}} cnn_lenet {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_1_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_2_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_3_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_4_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_5_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Layer2_Neurons_CPU_6_U SOURCE cnn_lenet.cpp:19 VARIABLE Layer2_Neurons_CPU_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 145 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}}} AREA {DSP 193 BRAM 229 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.345 seconds; current allocated memory: 409.828 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_lenet.
Execute       syn_report -model cnn_lenet -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 62.61 MHz
Command     autosyn done; 58.002 sec.
Command   csynth_design done; 94.579 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 46 seconds. CPU system time: 10 seconds. Elapsed time: 94.579 seconds; current allocated memory: 288.516 MB.
Command ap_source done; 96.357 sec.
Execute cleanup_all 
Command cleanup_all done; 0.131 sec.
