<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Frontend</h2>
</div>

# Course Report

## Name: Nidhish Shetty

## Qualifications: pursuing 4th year BE

Welcome to the course report for the [Course Name]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                       | Link                                    |
|---------------------------------------------------|-----------------------------------------|
| Mini Projects: 1.Assynchronous fifo  using verilog| [click here](https://github.com/Nidhish-Shetty/G15-VLSI_Frontend/tree/main/Mini%20Projects/Nidhish/Miniproject2) |
                 2.memory model using sv            | [click here](https://github.com/Nidhish-Shetty/G15-VLSI_Frontend/blob/main/Mini%20Projects/Nidhish/afifo_cdc.xpr)|
| Final Project: [Project Description]              | [click here](https://github.com/Nidhish-Shetty/G15-VLSI_Frontend/tree/main/Final%20Capstone%20Project/Nidhish)   |
