{"vcs1":{"timestamp_begin":1747355714.370415841, "rt":13.52, "ut":3.32, "st":0.11}}
{"vcselab":{"timestamp_begin":1747355727.940172479, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747355728.169655855, "rt":0.17, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747355714.202669342}
{"VCS_COMP_START_TIME": 1747355714.202669342}
{"VCS_COMP_END_TIME": 1747355728.387810023}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 333140}}
{"vcselab": {"peak_mem": 162244}}
