$date
	Thu May 18 20:53:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_test $end
$var wire 16 ! data_out [15:0] $end
$var reg 10 " addr [9:0] $end
$var reg 1 # clk $end
$var reg 16 $ data_in [15:0] $end
$var reg 1 % write_n $end
$scope module U_ram $end
$var wire 10 & addr [9:0] $end
$var wire 1 # clk $end
$var wire 16 ' data_in [15:0] $end
$var wire 1 % write_n $end
$var reg 16 ( data_out [15:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
bx (
b0 '
b0 &
1%
b0 $
0#
b0 "
bx !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
b0 )
0%
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
b1 )
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
b10 )
b1 "
b1 &
b1 $
b1 '
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
b11 )
b10 "
b10 &
b10 $
b10 '
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
b100 )
b11 "
b11 &
b11 $
b11 '
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
b101 )
b100 "
b100 &
b100 $
b100 '
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
b110 )
b101 "
b101 &
b101 $
b101 '
#57
1#
#58
0#
#59
1#
#60
0#
#61
1#
#62
0#
b111 )
b110 "
b110 &
b110 $
b110 '
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
b1000 )
b111 "
b111 &
b111 $
b111 '
#69
1#
#70
0#
#71
1#
#72
0#
#73
1#
#74
0#
b1001 )
b1000 "
b1000 &
b1000 $
b1000 '
#75
1#
#76
0#
#77
1#
#78
0#
#79
1#
#80
0#
b1010 )
b1001 "
b1001 &
b1001 $
b1001 '
#81
1#
#82
0#
#83
1#
#84
0#
#85
1#
#86
0#
b1011 )
b1010 "
b1010 &
b1010 $
b1010 '
#87
1#
#88
0#
#89
1#
#90
0#
#91
1#
#92
0#
b1100 )
b1011 "
b1011 &
b1011 $
b1011 '
#93
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
b1101 )
b1100 "
b1100 &
b1100 $
b1100 '
#99
1#
#100
0#
#101
1#
#102
0#
#103
1#
#104
0#
b1110 )
b1101 "
b1101 &
b1101 $
b1101 '
#105
1#
#106
0#
#107
1#
#108
0#
#109
1#
#110
0#
b1111 )
b1110 "
b1110 &
b1110 $
b1110 '
#111
1#
#112
0#
#113
1#
#114
0#
#115
1#
#116
0#
b10000 )
b1111 "
b1111 &
b1111 $
b1111 '
#117
1#
#118
0#
#119
1#
#120
0#
#121
1#
#122
0#
#123
1#
#124
0#
#125
1#
#126
0#
#127
1#
#128
0#
#129
1#
#130
0#
#131
1#
#132
0#
#133
1#
#134
0#
#135
1#
#136
0#
b1111 !
b1111 (
b0 *
1%
#137
1#
#138
0#
#139
1#
#140
0#
#141
1#
#142
0#
b0 !
b0 (
b1 *
b0 "
b0 &
#143
1#
#144
0#
#145
1#
#146
0#
#147
1#
#148
0#
b1 !
b1 (
b10 *
b1 "
b1 &
#149
1#
#150
0#
#151
1#
#152
0#
#153
1#
#154
0#
b10 !
b10 (
b11 *
b10 "
b10 &
#155
1#
#156
0#
#157
1#
#158
0#
#159
1#
#160
0#
b11 !
b11 (
b100 *
b11 "
b11 &
#161
1#
#162
0#
#163
1#
#164
0#
#165
1#
#166
0#
b100 !
b100 (
b101 *
b100 "
b100 &
#167
1#
#168
0#
#169
1#
#170
0#
#171
1#
#172
0#
b101 !
b101 (
b110 *
b101 "
b101 &
#173
1#
#174
0#
#175
1#
#176
0#
#177
1#
#178
0#
b110 !
b110 (
b111 *
b110 "
b110 &
#179
1#
#180
0#
#181
1#
#182
0#
#183
1#
#184
0#
b111 !
b111 (
b1000 *
b111 "
b111 &
#185
1#
#186
0#
#187
1#
#188
0#
#189
1#
#190
0#
b1000 !
b1000 (
b1001 *
b1000 "
b1000 &
#191
1#
#192
0#
#193
1#
#194
0#
#195
1#
#196
0#
b1001 !
b1001 (
b1010 *
b1001 "
b1001 &
#197
1#
#198
0#
#199
1#
#200
0#
#201
1#
#202
0#
b1010 !
b1010 (
b1011 *
b1010 "
b1010 &
#203
1#
#204
0#
#205
1#
#206
0#
#207
1#
#208
0#
b1011 !
b1011 (
b1100 *
b1011 "
b1011 &
#209
1#
#210
0#
#211
1#
#212
0#
#213
1#
#214
0#
b1100 !
b1100 (
b1101 *
b1100 "
b1100 &
#215
1#
#216
0#
#217
1#
#218
0#
#219
1#
#220
0#
b1101 !
b1101 (
b1110 *
b1101 "
b1101 &
#221
1#
#222
0#
#223
1#
#224
0#
#225
1#
#226
0#
b1110 !
b1110 (
b1111 *
b1110 "
b1110 &
#227
1#
#228
0#
#229
1#
#230
0#
#231
1#
#232
0#
b1111 !
b1111 (
b10000 *
b1111 "
b1111 &
#233
1#
#234
0#
#235
1#
#236
0#
#237
1#
#238
0#
#239
1#
#240
0#
#241
1#
#242
0#
#243
1#
#244
0#
#245
1#
#246
0#
#247
1#
#248
0#
#249
1#
#250
0#
#251
1#
#252
0#
