
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
  on 'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -R -full64 -debug_access+all -kdb -f rtl.f -l vcs.log tb/tb_tensor_core.v \

                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Mon Jan  6 20:47:49 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../tensor_core_gemm.v'
Parsing design file '../tensor_core_mma.v'
Parsing design file '../tensor_core_top.v'
Parsing design file '../../Multiplication/fp16_mul.v'
Parsing design file '../../Addition_and_Subtraction/fp16_add.v'
Parsing design file '../../Accumulation/kulisch_acc_fp16.v'
Parsing design file 'tb/tb_tensor_core.v'
Top Level Modules:
       tb_tensor_core
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../tensor_core_top.v, 23
tensor_core_top, "tensor_core_gemm #(.DWIDTH(DWIDTH), .AWIDTH(AWIDTH)) u_tensor_core_gemm( .A_in (A_in),  .B_in (B_in),  .C_in (C_in),  .C_out (C_out));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
tb/tb_tensor_core.v, 30
"tensor_core_top #(DWIDTH, AWIDTH) u_tensor_core_top( .clk (clk),  .rst_n (rstn),  .A_in (a_operand),  .B_in (b_operand),  .in_valid (0),  .C_in (0),  .C_in_valid (0));"
  The following 32-bit expression is connected to 1-bit port "in_valid" of 
  module "tensor_core_top", instance "u_tensor_core_top".
  Expression: 0
  Instantiated module defined at: "../tensor_core_top.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
tb/tb_tensor_core.v, 30
"tensor_core_top #(DWIDTH, AWIDTH) u_tensor_core_top( .clk (clk),  .rst_n (rstn),  .A_in (a_operand),  .B_in (b_operand),  .in_valid (0),  .C_in (0),  .C_in_valid (0));"
  The following 32-bit expression is connected to 1456-bit port "C_in" of 
  module "tensor_core_top", instance "u_tensor_core_top".
  Expression: 0
  Instantiated module defined at: "../tensor_core_top.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
tb/tb_tensor_core.v, 30
"tensor_core_top #(DWIDTH, AWIDTH) u_tensor_core_top( .clk (clk),  .rst_n (rstn),  .A_in (a_operand),  .B_in (b_operand),  .in_valid (0),  .C_in (0),  .C_in_valid (0));"
  The following 32-bit expression is connected to 1-bit port "C_in_valid" of 
  module "tensor_core_top", instance "u_tensor_core_top".
  Expression: 0
  Instantiated module defined at: "../tensor_core_top.v", 1
  Use +lint=PCWM for more details.


Warning-[IWNF] Implicit wire has no fanin
../tensor_core_mma.v, 98
  Implicit wire 'clk' does not have any driver, please make sure this is 
  intended.


Warning-[IWNF] Implicit wire has no fanin
../tensor_core_mma.v, 99
  Implicit wire 'rst_n' does not have any driver, please make sure this is 
  intended.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module tensor_core_mma
recompiling module fp16_add
recompiling module tb_tensor_core
3 of 4 modules done
	However, due to incremental compilation, only 3 modules need to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib -L/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _359445_archive_1.so \
_prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o \
/opt/synopsys/verdi/verdi/U-2023.03-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
Command: /home/ysyoon/PROJECT/FPU_IEEE-754/Tensor_Core/sim_fp16/./simv -a vcs.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Jan  6 20:47 2025
*Verdi* Loading libsscore_vcs202303.so
FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2, Linux x86_64/64bit, 08/28/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'waveform.fsdb'
*Verdi* : Begin traversing the scope (tb_tensor_core), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scope (tb_tensor_core), layer (0).
*Verdi* : Enable +functions dumping.
*Verdi* : End of traversing.
         0	Simulation START
       400	Simulation FINISH
$finish called from file "tb/tb_tensor_core.v", line 144.
$finish at simulation time               400000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 400000 ps
CPU Time:      0.260 seconds;       Data structure size:   0.3Mb
Mon Jan  6 20:47:50 2025
CPU time: .434 seconds to compile + .296 seconds to elab + .286 seconds to link + .296 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
