design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/user/Desktop/FPGA_IGNITE_2024/openlane/N_term_Tiles,N_term_single,24_11_24_00_38,flow completed,0h0m52s0ms,0h0m43s0ms,34161.49068322982,0.0115,23913.04347826087,8.08,-1,526.46,93,0,0,0,0,0,0,0,0,0,0,-1,-1,13123,1351,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,11574398.0,0.0,31.63,23.4,19.21,1.52,-1,404,574,404,574,0,0,0,0,0,0,0,0,0,0,0,0,-1,-1,-1,344,96,1,125,275,841,5955.711999999999,-1,-1,-1,3.8e-13,9.07e-13,1.07e-09,-1,-1,-1,-1,40.0,25.0,40,1,70,6.795,54.735,0.3,1,10,0.65,0,sky130_fd_sc_hd,DELAY 4
