#define USED(x) if(x){}else{}
#define nelem(x) (sizeof(x)/sizeof((x)[0]))

extern char *machinestr[];

#define EI_NIDENT 16

enum {
	Eh32sz = 52,
	Sh32sz = 40,
	Ph32sz = 32,
	Eh64sz = 64,
	Sh64sz = 64,
	Ph64sz = 56,
};

/*
 * ELF32 Header
 */
typedef struct {
	uint8_t		ident[EI_NIDENT];
	uint16_t	type;
	uint16_t	machine;
	uint32_t	version;
	uint32_t	entry;
	uint32_t	phoff;
	uint32_t	shoff;
	uint32_t	flags;
	uint16_t	ehsize;
	uint16_t	phentsize;
	uint16_t	phnum;
	uint16_t	shentsize;
	uint16_t	shnum;
	uint16_t	shstrndx;
} Elf32_Ehdr;

/*
 * ELF64 Header
 */
typedef struct {
	uint8_t		ident[EI_NIDENT];
	uint16_t	type;
	uint16_t	machine;
	uint32_t	version;
	uint64_t	entry;
	uint64_t	phoff;
	uint64_t	shoff;
	uint32_t	flags;
	uint16_t	ehsize;
	uint16_t	phentsize;
	uint16_t	phnum;
	uint16_t	shentsize;
	uint16_t	shnum;
	uint16_t	shstrndx;
} Elf64_Ehdr;

/*
 * ELF32 Section Header
 */
typedef struct {
	uint32_t	name;
	uint32_t	type;
	uint32_t	flags;
	uint32_t	addr;
	uint32_t	offset;
	uint32_t	size;
	uint32_t	link;
	uint32_t	info;
	uint32_t	addralign;
	uint32_t	entsize;
} Elf32_Shdr;

/*
 * ELF64 Section Header
 */
typedef struct {
	uint32_t	name;
	uint32_t	type;
	uint64_t	flags;
	uint64_t	addr;
	uint64_t	offset;
	uint64_t	size;
	uint32_t	link;
	uint32_t	info;
	uint64_t	addralign;
	uint64_t	entsize;
} Elf64_Shdr;

/*
 * ELF32 Program Header
 */
typedef struct {
	uint32_t	type;
	uint32_t	offset;
	uint32_t	vaddr;
	uint32_t	paddr;
	uint32_t	filesz;
	uint32_t	memsz;
	uint32_t	flags;
	uint32_t	align;
} Elf32_Phdr;

/*
 * ELF64 Program Header
 */
typedef struct {
	uint32_t	type;
	uint32_t	flags;
	uint64_t	offset;
	uint64_t	vaddr;
	uint64_t	paddr;
	uint64_t	filesz;
	uint64_t	memsz;
	uint64_t	align;
} Elf64_Phdr;

/*
 * Object file type
 */
enum {
	ET_NONE		= 0,		/* No file type */
	ET_REL		= 1,		/* Relocatable file */
	ET_EXEC		= 2,		/* Executable file */
	ET_DYN		= 3,		/* Shared object file */
	ET_CORE		= 4,		/* Core file */
	ET_LOOS		= 0xfe00,	/* Operating system-specific */
	ET_HIOS		= 0xfeff,	/* Operating system-specific */
	ET_LOPROC	= 0xff00,	/* Processor-specific */
	ET_HIPROC	= 0xffff,	/* Processor-specific */
};

/*
 * Architectures
 */
enum {
	EM_NONE		= 0,	/* No machine */
	EM_M32		= 1,	/* AT&T WE 32100 */
	EM_SPARC	= 2,	/* SPARC */
	EM_386		= 3,	/* Intel 80386 */
	EM_68K		= 4,	/* Motorola 68000 */
	EM_88K		= 5,	/* Motorola 88000 */
	EM_IAMCU	= 6,	/* Intel MCU */
	EM_860		= 7,	/* Intel 80860 */
	EM_MIPS		= 8,	/* MIPS I Architecture */
	EM_S370		= 9,	/* IBM System/370 Processor */
	EM_MIPS_RS3_LE	= 10,	/* MIPS RS3000 Little-endian */
				/* 11-14 Reserved for future use */
	EM_PARISC	= 15,	/* Hewlett-Packard PA-RISC */
	reserved	= 16,	/* Reserved for future use */
	EM_VPP500	= 17,	/* Fujitsu VPP500 */
	EM_SPARC32PLUS	= 18,	/* Enhanced instruction set SPARC */
	EM_960		= 19,	/* Intel 80960 */
	EM_PPC		= 20,	/* PowerPC */
	EM_PPC64	= 21,	/* 64-bit PowerPC */
	EM_S390		= 22,	/* IBM System/390 Processor */
	EM_SPU		= 23,	/* IBM SPU/SPC */
				/* 24-35 Reserved for future use */
	EM_V800		= 36,	/* NEC V800 */
	EM_FR20		= 37,	/* Fujitsu FR20 */
	EM_RH32		= 38,	/* TRW RH-32 */
	EM_RCE		= 39,	/* Motorola RCE */
	EM_ARM		= 40,	/* ARM 32-bit architecture (AARCH32) */
	EM_ALPHA	= 41,	/* Digital Alpha */
	EM_SH		= 42,	/* Hitachi SH */
	EM_SPARCV9	= 43,	/* SPARC Version 9 */
	EM_TRICORE	= 44,	/* Siemens TriCore embedded processor */
	EM_ARC		= 45,	/* Argonaut RISC Core, Argonaut Technologies Inc. */
	EM_H8_300	= 46,	/* Hitachi H8/300 */
	EM_H8_300H	= 47,	/* Hitachi H8/300H */
	EM_H8S		= 48,	/* Hitachi H8S */
	EM_H8_500	= 49,	/* Hitachi H8/500 */
	EM_IA_64	= 50,	/* Intel IA-64 processor architecture */
	EM_MIPS_X	= 51,	/* Stanford MIPS-X */
	EM_COLDFIRE	= 52,	/* Motorola ColdFire */
	EM_68HC12	= 53,	/* Motorola M68HC12 */
	EM_MMA		= 54,	/* Fujitsu MMA Multimedia Accelerator */
	EM_PCP		= 55,	/* Siemens PCP */
	EM_NCPU		= 56,	/* Sony nCPU embedded RISC processor */
	EM_NDR1		= 57,	/* Denso NDR1 microprocessor */
	EM_STARCORE	= 58,	/* Motorola Star*Core processor */
	EM_ME16		= 59,	/* Toyota ME16 processor */
	EM_ST100	= 60,	/* STMicroelectronics ST100 processor */
	EM_TINYJ	= 61,	/* Advanced Logic Corp. TinyJ embedded processor family */
	EM_X86_64	= 62,	/* AMD x86-64 architecture */
	EM_PDSP		= 63,	/* Sony DSP Processor */
	EM_PDP10	= 64,	/* Digital Equipment Corp. PDP-10 */
	EM_PDP11	= 65,	/* Digital Equipment Corp. PDP-11 */
	EM_FX66		= 66,	/* Siemens FX66 microcontroller */
	EM_ST9PLUS	= 67,	/* STMicroelectronics ST9+ 8/16 bit microcontroller */
	EM_ST7		= 68,	/* STMicroelectronics ST7 8-bit microcontroller */
	EM_68HC16	= 69,	/* Motorola MC68HC16 Microcontroller */
	EM_68HC11	= 70,	/* Motorola MC68HC11 Microcontroller */
	EM_68HC08	= 71,	/* Motorola MC68HC08 Microcontroller */
	EM_68HC05	= 72,	/* Motorola MC68HC05 Microcontroller */
	EM_SVX		= 73,	/* Silicon Graphics SVx */
	EM_ST19		= 74,	/* STMicroelectronics ST19 8-bit microcontroller */
	EM_VAX		= 75,	/* Digital VAX */
	EM_CRIS		= 76,	/* Axis Communications 32-bit embedded processor */
	EM_JAVELIN	= 77,	/* Infineon Technologies 32-bit embedded processor */
	EM_FIREPATH	= 78,	/* Element 14 64-bit DSP Processor */
	EM_ZSP		= 79,	/* LSI Logic 16-bit DSP Processor */
	EM_MMIX		= 80,	/* Donald Knuth's educational 64-bit processor */
	EM_HUANY	= 81,	/* Harvard University machine-independent object files */
	EM_PRISM	= 82,	/* SiTera Prism */
	EM_AVR		= 83,	/* Atmel AVR 8-bit microcontroller */
	EM_FR30		= 84,	/* Fujitsu FR30 */
	EM_D10V		= 85,	/* Mitsubishi D10V */
	EM_D30V		= 86,	/* Mitsubishi D30V */
	EM_V850		= 87,	/* NEC v850 */
	EM_M32R		= 88,	/* Mitsubishi M32R */
	EM_MN10300	= 89,	/* Matsushita MN10300 */
	EM_MN10200	= 90,	/* Matsushita MN10200 */
	EM_PJ		= 91,	/* picoJava */
	EM_OPENRISC	= 92,	/* OpenRISC 32-bit embedded processor */
	EM_ARC_COMPACT	= 93,	/* ARC International ARCompact processor (old spelling/synonym: EM_ARC_A5) */
	EM_XTENSA	= 94,	/* Tensilica Xtensa Architecture */
	EM_VIDEOCORE	= 95,	/* Alphamosaic VideoCore processor */
	EM_TMM_GPP	= 96,	/* Thompson Multimedia General Purpose Processor */
	EM_NS32K	= 97,	/* National Semiconductor 32000 series */
	EM_TPC		= 98,	/* Tenor Network TPC processor */
	EM_SNP1K	= 99,	/* Trebia SNP 1000 processor */
	EM_ST200	= 100,	/* STMicroelectronics (www.st.com) ST200 microcontroller */
	EM_IP2K		= 101,	/* Ubicom IP2xxx microcontroller family */
	EM_MAX		= 102,	/* MAX Processor */
	EM_CR		= 103,	/* National Semiconductor CompactRISC microprocessor */
	EM_F2MC16	= 104,	/* Fujitsu F2MC16 */
	EM_MSP430	= 105,	/* Texas Instruments embedded microcontroller msp430 */
	EM_BLACKFIN	= 106,	/* Analog Devices Blackfin (DSP) processor */
	EM_SE_C33	= 107,	/* S1C33 Family of Seiko Epson processors */
	EM_SEP		= 108,	/* Sharp embedded microprocessor */
	EM_ARCA		= 109,	/* Arca RISC Microprocessor */
	EM_UNICORE	= 110,	/* Microprocessor series from PKU-Unity Ltd. and MPRC of Peking University*/
	EM_EXCESS	= 111,	/* eXcess: 16/32/64-bit configurable embedded CPU */
	EM_DXP		= 112,	/* Icera Semiconductor Inc. Deep Execution Processor */
	EM_ALTERA_NIOS2	= 113,	/* Altera Nios II soft-core processor */
	EM_CRX		= 114,	/* National Semiconductor CompactRISC CRX microprocessor */
	EM_XGATE	= 115,	/* Motorola XGATE embedded processor */
	EM_C166		= 116,	/* Infineon C16x/XC16x processor */
	EM_M16C		= 117,	/* Renesas M16C series microprocessors */
	EM_DSPIC30F	= 118,	/* Microchip Technology dsPIC30F Digital Signal Controller */
	EM_CE		= 119,	/* Freescale Communication Engine RISC core */
	EM_M32C		= 120,	/* Renesas M32C series microprocessors */
				/* 121-130 Reserved for future use */
	EM_TSK3000	= 131,	/* Altium TSK3000 core */
	EM_RS08		= 132,	/* Freescale RS08 embedded processor */
	EM_SHARC	= 133,	/* Analog Devices SHARC family of 32-bit DSP processors */
	EM_ECOG2	= 134,	/* Cyan Technology eCOG2 microprocessor */
	EM_SCORE7	= 135,	/* Sunplus S+core7 RISC processor */
	EM_DSP24	= 136,	/* New Japan Radio (NJR) 24-bit DSP Processor */
	EM_VIDEOCORE3	= 137,	/* Broadcom VideoCore III processor */
	EM_LATTICEMICO32	= 138,	/* RISC processor for Lattice FPGA architecture */
	EM_SE_C17	= 139,	/* Seiko Epson C17 family */
	EM_TI_C6000	= 140,	/* The Texas Instruments TMS320C6000 DSP family */
	EM_TI_C2000	= 141,	/* The Texas Instruments TMS320C2000 DSP family */
	EM_TI_C5500	= 142,	/* The Texas Instruments TMS320C55x DSP family */
	EM_TI_ARP32	= 143,	/* Texas Instruments Application Specific RISC Processor, 32bit fetch */
	EM_TI_PRU	= 144,	/* Texas Instruments Programmable Realtime Unit */
				/* 145-159 Reserved for future use */
	EM_MMDSP_PLUS	= 160,	/* STMicroelectronics 64bit VLIW Data Signal Processor */
	EM_CYPRESS_M8C	= 161,	/* Cypress M8C microprocessor */
	EM_R32C		= 162,	/* Renesas R32C series microprocessors */
	EM_TRIMEDIA	= 163,	/* NXP Semiconductors TriMedia architecture family */
	EM_QDSP6	= 164,	/* QUALCOMM DSP6 Processor */
	EM_8051		= 165,	/* Intel 8051 and variants */
	EM_STXP7X	= 166,	/* STMicroelectronics STxP7x family of configurable and extensible RISC processors */
	EM_NDS32	= 167,	/* Andes Technology compact code size embedded RISC processor family */
	EM_ECOG1X	= 168,	/* Cyan Technology eCOG1X family */
	EM_MAXQ30	= 169,	/* Dallas Semiconductor MAXQ30 Core Micro-controllers */
	EM_XIMO16	= 170,	/* New Japan Radio (NJR) 16-bit DSP Processor */
	EM_MANIK	= 171,	/* M2000 Reconfigurable RISC Microprocessor */
	EM_CRAYNV2	= 172,	/* Cray Inc. NV2 vector architecture */
	EM_RX		= 173,	/* Renesas RX family */
	EM_METAG	= 174,	/* Imagination Technologies META processor architecture */
	EM_MCST_ELBRUS	= 175,	/* MCST Elbrus general purpose hardware architecture */
	EM_ECOG16	= 176,	/* Cyan Technology eCOG16 family */
	EM_CR16		= 177,	/* National Semiconductor CompactRISC CR16 16-bit microprocessor */
	EM_ETPU		= 178,	/* Freescale Extended Time Processing Unit */
	EM_SLE9X	= 179,	/* Infineon Technologies SLE9X core */
	EM_L10M		= 180,	/* Intel L10M */
	EM_K10M		= 181,	/* Intel K10M */
				/* 182 Reserved for future Intel use */
	EM_AARCH64	= 183,	/* ARM 64-bit architecture (AARCH64) */
				/* 184 Reserved for future ARM use */
	EM_AVR32	= 185,	/* Atmel Corporation 32-bit microprocessor family */
	EM_STM8		= 186,	/* STMicroeletronics STM8 8-bit microcontroller */
	EM_TILE64	= 187,	/* Tilera TILE64 multicore architecture family */
	EM_TILEPRO	= 188,	/* Tilera TILEPro multicore architecture family */
	EM_MICROBLAZE	= 189,	/* Xilinx MicroBlaze 32-bit RISC soft processor core */
	EM_CUDA		= 190,	/* NVIDIA CUDA architecture */
	EM_TILEGX	= 191,	/* Tilera TILE-Gx multicore architecture family */
	EM_CLOUDSHIELD	= 192,	/* CloudShield architecture family */
	EM_COREA_1ST	= 193,	/* KIPO-KAIST Core-A 1st generation processor family */
	EM_COREA_2ND	= 194,	/* KIPO-KAIST Core-A 2nd generation processor family */
	EM_ARC_COMPACT2	= 195,	/* Synopsys ARCompact V2 */
	EM_OPEN8	= 196,	/* Open8 8-bit RISC soft processor core */
	EM_RL78		= 197,	/* Renesas RL78 family */
	EM_VIDEOCORE5	= 198,	/* Broadcom VideoCore V processor */
	EM_78KOR	= 199,	/* Renesas 78KOR family */
	EM_56800EX	= 200,	/* Freescale 56800EX Digital Signal Controller (DSC) */
	EM_BA1		= 201,	/* Beyond BA1 CPU architecture */
	EM_BA2		= 202,	/* Beyond BA2 CPU architecture */
	EM_XCORE	= 203,	/* XMOS xCORE processor family */
	EM_MCHP_PIC	= 204,	/* Microchip 8-bit PIC(r) family */
	EM_INTEL205	= 205,	/* Reserved by Intel */
	EM_INTEL206	= 206,	/* Reserved by Intel */
	EM_INTEL207	= 207,	/* Reserved by Intel */
	EM_INTEL208	= 208,	/* Reserved by Intel */
	EM_INTEL209	= 209,	/* Reserved by Intel */
	EM_KM32		= 210,	/* KM211 KM32 32-bit processor */
	EM_KMX32	= 211,	/* KM211 KMX32 32-bit processor */
	EM_KMX16	= 212,	/* KM211 KMX16 16-bit processor */
	EM_KMX8		= 213,	/* KM211 KMX8 8-bit processor */
	EM_KVARC	= 214,	/* KM211 KVARC processor */
	EM_CDP		= 215,	/* Paneve CDP architecture family */
	EM_COGE		= 216,	/* Cognitive Smart Memory Processor */
	EM_COOL		= 217,	/* Bluechip Systems CoolEngine */
	EM_NORC		= 218,	/* Nanoradio Optimized RISC */
	EM_CSR_KALIMBA	= 219,	/* CSR Kalimba architecture family */
	EM_Z80		= 220,	/* Zilog Z80 */
	EM_VISIUM	= 221,	/* Controls and Data Services VISIUMcore processor */
	EM_FT32		= 222,	/* FTDI Chip FT32 high performance 32-bit RISC architecture */
	EM_MOXIE	= 223,	/* Moxie processor family */
	EM_AMDGPU	= 224,	/* AMD GPU architecture */
				/* 225-242 */
	EM_RISCV	= 243,	/* RISC-V */
};

/*
 * Object file version
 */
enum {
	EV_NONE		= 0,	/* Invalid */
	EV_CURRENT	= 1,	/* Current */
};

/*
 * Identification
 */
enum {
	EI_MAG0		= 0,	/* File identification */
	EI_MAG1		= 1,	/* File identification */
	EI_MAG2		= 2,	/* File identification */
	EI_MAG3		= 3,	/* File identification */
	EI_CLASS	= 4,	/* File class */
	EI_DATA		= 5,	/* Data encoding */
	EI_VERSION	= 6,	/* File version */
	EI_OSABI	= 7,	/* Operating system/ABI identification */
	EI_ABIVERSION	= 8,	/* ABI version */
	EI_PAD		= 9,	/* Start of padding bytes */
};

/*
 * ELF Magic Number
 */
enum {
	ELFMAG0		= 0x7f,	/* e_ident[EI_MAG0] */
	ELFMAG1		= 'E',	/* e_ident[EI_MAG1] */
	ELFMAG2		= 'L',	/* e_ident[EI_MAG2] */
	ELFMAG3		= 'F',	/* e_ident[EI_MAG3] */
};

/*
 * File class
 */
enum {
	ELFCLASSNONE	= 0,	/* Invalid class */
	ELFCLASS32	= 1,	/* 32-bit objects */
	ELFCLASS64	= 2,	/* 64-bit objects */
};

/*
 * Data encoding
 */
enum {
	ELFDATANONE	= 0,	/* Invalid data encoding */
	ELFDATA2LSB	= 1,	/* Litte-endian */
	ELFDATA2MSB	= 2,	/* Big-endian */
};

/*
 * Special Section Indexes
 */
enum {
	SHN_UNDEF	= 0,
	SHN_LORESERVE	= 0xff00,
	SHN_LOPROC	= 0xff00,
	SHN_HIPROC	= 0xff1f,
	SHN_LOOS	= 0xff20,
	SHN_HIOS	= 0xff3f,
	SHN_ABS		= 0xfff1,
	SHN_COMMON	= 0xfff2,
	SHN_XINDEX	= 0xffff,
	SHN_HIRESERVE	= 0xffff,
};

/*
 * Section Types
 */
enum {
	SHT_NULL		= 0,
	SHT_PROGBITS		= 1,
	SHT_SYMTAB		= 2,
	SHT_STRTAB		= 3,
	SHT_RELA		= 4,
	SHT_HASH		= 5,
	SHT_DYNAMIC		= 6,
	SHT_NOTE		= 7,
	SHT_NOBITS		= 8,
	SHT_REL			= 9,
	SHT_SHLIB		= 10,
	SHT_DYNSYM		= 11,
	SHT_INIT_ARRAY		= 14,
	SHT_FINI_ARRAY		= 15,
	SHT_PREINIT_ARRAY	= 16,
	SHT_GROUP		= 17,
	SHT_SYMTAB_SHNDX	= 18,
	SHT_LOOS		= 0x60000000,
	SHT_HIOS		= 0x6fffffff,
	SHT_LOPROC		= 0x70000000,
	SHT_HIPROC		= 0x7fffffff,
	SHT_LOUSER		= 0x80000000,
	SHT_HIUSER		= 0xffffffff,
};

/*
 * Section Attribute Flags
 */
enum {
	SHF_WRITE		= 0x1,
	SHF_ALLOC		= 0x2,
	SHF_EXECINSTR		= 0x4,
	SHF_MERGE		= 0x10,
	SHF_STRINGS		= 0x20,
	SHF_INFO_LINK		= 0x40,
	SHF_LINK_ORDER		= 0x80,
	SHF_OS_NONCONFORMING	= 0x100,
	SHF_GROUP		= 0x200,
	SHF_TLS			= 0x400,
	SHF_COMPRESSED		= 0x800,
	SHF_MASKOS		= 0x0ff00000,
	SHF_MASKPROC		= 0xf0000000,
};

/*
 * Section Attribute Flags
 */
enum {
	GRP_COMDAT	= 0x1,
	GRP_MASKOS	= 0x0ff00000,
	GRP_MASKPROC	= 0xf0000000,
};
