/*
 * mt9v126.h
 *
 *  Created on: 20.01.2011
 *      Author: klaus
 */

#ifndef MT9V126_H_
#define MT9V126_H_

#define MT9V126_I2C_ADDR	(0x48)
//#define MT9V126_I2C_ADDR	(0x5d) //second address

#define MT9V126_MODULE_NAME	"mt9v126"

/* mt9v126 selected register addresses */
#define MT9V126_CHIP_VERSION		0x3000
#define MT9V126_ROW_START		0x01
#define MT9V126_COLUMN_START		0x02
#define MT9V126_WINDOW_HEIGHT		0x03
#define MT9V126_WINDOW_WIDTH		0x04
#define MT9V126_HORIZONTAL_BLANKING	0x05
#define MT9V126_VERTICAL_BLANKING	0x06
#define MT9V126_OUTPUT_CONTROL		0x07
#define MT9V126_SHUTTER_WIDTH_UPPER	0x08
#define MT9V126_SHUTTER_WIDTH		0x09
#define MT9V126_PIXEL_CLOCK_CONTROL	0x0a
#define MT9V126_FRAME_RESTART		0x0b
#define MT9V126_SHUTTER_DELAY		0x0c
#define MT9V126_RESET			0x0d
#define MT9V126_READ_MODE_1		0x1e
#define MT9V126_READ_MODE_2		0x20
#define MT9V126_READ_MODE_3		0x21
#define MT9V126_ROW_ADDRESS_MODE	0x22
#define MT9V126_COLUMN_ADDRESS_MODE	0x23
#define MT9V126_GLOBAL_GAIN		0x35
#define MT9V126_CHIP_ENABLE		0xF8


#define MT9V126_REG_RESET_AND_MISC_CONTROL		0x001a

/* Core Register site 30 */
#define MT9V126_REG_RESET_REGISTER			0x301a
#define MT9V126_REG_READ_MODE				0x3040
#define MT9V126_REG_TEST_PATTERN_MODE			0x3070
#define MT9V126_REG_OUTPUT_FORMAT_CONFIGURATION         0x332e
/* SYSCTL Register Descriptions */
#define MT9V126_REG_PAD_CONTROL         0x0032
#define MT9V126_REG_PAD_GPI_STATUS         0x0034
/* XDMA Registers site 56*/
#define MT9V126_REG_ACCESS_CTL_STAT			0x0982
#define MT9V126_REG_PHYSICAL_ADDRESS_ACCESS		0x098a
#define MT9V126_REG_LOGICAL_ADDRESS_ACCESS		0x098e
#define MT9V126_REG_MCU_VARIABLE_DATA0			0x0990
#define MT9V126_REG_MCU_VARIABLE_DATA1			0x0992
#define MT9V126_REG_MCU_VARIABLE_DATA2			0x0994
#define MT9V126_REG_MCU_VARIABLE_DATA3			0x0996
#define MT9V126_REG_MCU_VARIABLE_DATA4			0x0998
#define MT9V126_REG_MCU_VARIABLE_DATA5			0x099a
#define MT9V126_REG_MCU_VARIABLE_DATA6			0x099c
#define MT9V126_REG_MCU_VARIABLE_DATA7			0x099e
/* TX_SS Register Descriptions site 58  */
#define MT9V126_REG_GPO							0x3c02
#define MT9V126_REG_TVENC_CTRL_1				0x3c08
/* VALUES FOR MT9V126_VALUE_RESET_REGISTER	*/
#define MT9V126_VALUE_RESET_REGISTER_GPI_EN				(1<<8)
#define MT9V126_VALUE_RESET_REGISTER_PARALLEL_EN			(1<<7)
#define MT9V126_VALUE_RESET_REGISTER_DRIVE_PINS				(1<<6)
#define MT9V126_VALUE_RESET_REGISTER_REG_RD_EN				(1<<5)
#define MT9V126_VALUE_RESET_REGISTER_STDBY_EOF				(1<<4)
#define MT9V126_VALUE_RESET_REGISTER_LOG_REG				(1<<3)
#define MT9V126_VALUE_RESET_REGISTER_STREAM				(1<<2)
#define MT9V126_VALUE_RESET_REGISTER_RESTART				(1<<1)
#define MT9V126_VALUE_RESET_REGISTER_RESET				(1<<0)
#define MT9V126_VALUE_RESET_REGISTER	(MT9V126_VALUE_RESET_REGISTER_GPI_EN | \
	MT9V126_VALUE_RESET_REGISTER_DRIVE_PINS | MT9V126_VALUE_RESET_REGISTER_STREAM | \
	MT9V126_VALUE_RESET_REGISTER_RESTART | MT9V126_VALUE_RESET_REGISTER_RESET)

/* VALUES FOR MT9V126_REG_TEST_PATTERN_MODE	*/
#define MT9V126_VALUE_TEST_PATTERN_MODE_NORMAL_OPERATION	0
#define MT9V126_VALUE_TEST_PATTERN_MODE_SOLID_COLOR		1
#define MT9V126_VALUE_TEST_PATTERN_MODE_COLOR_BAR		2
#define MT9V126_VALUE_TEST_PATTERN_MODE_FADE_TO_GREY		3
#define MT9V126_VALUE_TEST_PATTERN_MODE_PN9_LINK_INTEGRITY	4
#define MT9V126_VALUE_TEST_PATTERN_MODE_MARCHING_10BIT		256
#define MT9V126_VALUE_TEST_PATTERN_MODE_MARCHING_8BIT		257

/* VALUES FOR MT9V126_REG_READ_MODE */
#define MT9V126_VALUE_READ_MODE_VERT_FLIP				(1<<15)
#define MT9V126_VALUE_READ_MODE_HORIZ_MIRROR				(1<<14)
/* 9-13 Reserved */
#define MT9V126_VALUE_READ_MODE_X_ODD_INC				(1<<6)
#define MT9V126_VALUE_READ_MODE_Y_ODD_INC				(1<<0)

/* VALUES FOR MT9V126_REG_OUTPUT_FORMAT_CONFIGURATION	S.42 */
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_PROC_BAYER_FIRST_COLOR_GREEN1	(0<<9)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_PROC_BAYER_FIRST_COLOR_RED		(1<<9)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_PROC_BAYER_FIRST_COLOR_BLUE	(2<<9)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_PROC_BAYER_FIRST_COLOR_GREEN2	(3<<9)

#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_RGB_TYPE_RGB565			(0<<7)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_RGB_TYPE_RGB555			(1<<7)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_RGB_TYPE_RGB444X			(2<<7)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_RGB_TYPE_RGBX444			(3<<7)

#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_OUTPUT_FORMAT_YUV			(0<<5)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_OUTPUT_FORMAT_RGB			(1<<5)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_OUTPUT_FORMAT_BAYER		(2<<5)

#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_YUV_SAMPLING_MODE_EVEN		(0<<3)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_YUV_SAMPLING_MODE_ODD		(1<<3)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_YUV_SAMPLING_MODE_CURRENT		(2<<3)

#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_MONO_ENABLE			(1<<2)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_SWAP_BYTES				(1<<1)
#define MT9V126_VALUE_OUTPUT_FORMAT_CONFIGURATION_FM_SWAP_RED_BLUE			(1<<0)


#define MT9V126_MAX_WIDTH		640
#define MT9V126_MAX_HEIGHT		480
#define MT9V126_MIN_HEIGHT		2
#define MT9V126_MIN_WIDTH		2
#define MT9V126_HORIZONTAL_BLANK	142
#define MT9V126_VERTICAL_BLANK		25
#define MT9V126_COLUMN_SKIP		32
#define MT9V126_ROW_SKIP		20
#define MT9V126_DEFAULT_WIDTH		640
#define MT9V126_DEFAULT_HEIGHT		480



#define MT9V126_BUS_PARAM	(SOCAM_PCLK_SAMPLE_RISING |	\
	SOCAM_PCLK_SAMPLE_FALLING | SOCAM_HSYNC_ACTIVE_HIGH |	\
	SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_DATA_ACTIVE_HIGH |	\
	SOCAM_MASTER | SOCAM_DATAWIDTH_10)





#endif /* MT9V126_H_ */
