/* ###################################################################
**     This component module is generated by Processor Expert. Do not modify it.
**     Filename    : pin_mux.c
**     Project     : TWR-KL43Z48M
**     Processor   : MKL43Z256VLH4
**     Component   : PinSettings
**     Version     : Component 1.2.0, Driver 1.4, CPU db: 3.00.000
**     Repository  : KSDK 1.3.0
**     Compiler    : GNU C Compiler
**
**     Copyright : 1997 - 2015 Freescale Semiconductor, Inc.
**     All Rights Reserved.
**
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**
**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**     http: www.freescale.com
**     mail: support@freescale.com
** ###################################################################*/
/*!
** @file pin_mux.c
** @version 1.4
** @brief
**
*/
/*!
**  @addtogroup pin_mux_module pin_mux module documentation
**  @{
*/

/* MODULE pin_mux. */

#include "fsl_device_registers.h"
#include "fsl_port_hal.h"
#include "pin_mux.h"

void configure_gpio_pins(uint32_t instance)
{
  switch(instance) {
    case PORTA_IDX:
      /* PORTA_PCR4 */                         /* PTA */
      PORT_HAL_SetMuxMode(PORTA,4u,kPortMuxAsGpio);
      /* PORTA_PCR5 */
      PORT_HAL_SetMuxMode(PORTA,5u,kPortMuxAsGpio);
      /* PORTA_PCR12 */                 /* PTA */
      PORT_HAL_SetMuxMode(PORTA,12u,kPortMuxAsGpio);
      /* PORTA_PCR13 */
      PORT_HAL_SetMuxMode(PORTA,13u,kPortMuxAsGpio);
      break;
    case PORTB_IDX:                             /* PTB */
      /* PORTB_PCR0 */
      PORT_HAL_SetMuxMode(PORTB,0u,kPortMuxAsGpio);
      /* PORTB_PCR19 */
      PORT_HAL_SetMuxMode(PORTB,19u,kPortMuxAsGpio);
      break;
    case PORTD_IDX:                             /* PTD */
      /* PORTD_PCR6 */
      PORT_HAL_SetMuxMode(PORTD,6u,kPortMuxAsGpio);
      /* PORTD_PCR7 */
      PORT_HAL_SetMuxMode(PORTD,7u,kPortMuxAsGpio);
      break;
    default:
      break;
  }
}

void configure_i2c_pins(uint32_t instance)
{
  switch(instance) {
    case I2C0_IDX:                             /* I2C0 */
      /* PORTE_PCR24 */
      PORT_HAL_SetMuxMode(PORTE,24u,kPortMuxAlt5);
      /* PORTE_PCR25 */
      PORT_HAL_SetMuxMode(PORTE,25u,kPortMuxAlt5);
      break;
    case I2C1_IDX:                             /* I2C1 */
      /* PORTE_PCR0 */
      PORT_HAL_SetMuxMode(PORTE,0u,kPortMuxAlt6);
      /* PORTE_PCR1 */
      PORT_HAL_SetMuxMode(PORTE,1u,kPortMuxAlt6);
      break;
    default:
      break;
  }
}

void configure_rtc_pins(uint32_t instance)
{
  /* PORTE_PCR0 */
  PORT_HAL_SetMuxMode(PORTE,0u,kPortMuxAlt4);
}

void configure_spi_pins(uint32_t instance)
{
  switch(instance) {
    case SPI0_IDX:                             /* SPI0 */
      /* PORTD_PCR0 */
      PORT_HAL_SetMuxMode(PORTD,0u,kPortMuxAlt2);
      /* PORTD_PCR1 */
      PORT_HAL_SetMuxMode(PORTD,1u,kPortMuxAlt2);
      /* PORTD_PCR2 */
      PORT_HAL_SetMuxMode(PORTD,2u,kPortMuxAlt2);
      /* PORTD_PCR3 */
      PORT_HAL_SetMuxMode(PORTD,3u,kPortMuxAlt2);
      break;
    case SPI1_IDX:                             /* SPI1 */
      /* PORTD_PCR4 */
      PORT_HAL_SetMuxMode(PORTD,4u,kPortMuxAlt2);
      /* PORTD_PCR5 */
      PORT_HAL_SetMuxMode(PORTD,5u,kPortMuxAlt2);
      /* PORTD_PCR6 */
      PORT_HAL_SetMuxMode(PORTD,6u,kPortMuxAlt2);
      /* PORTD_PCR7 */
      PORT_HAL_SetMuxMode(PORTD,7u,kPortMuxAlt2);
      break;
    default:
      break;
  }
}

void configure_lpuart_pins(uint32_t instance)
{
  switch(instance) {
    case LPUART0_IDX:                             /* LPUART0 */
      /* PORTA_PCR1 */
      PORT_HAL_SetMuxMode(PORTA,1u,kPortMuxAlt2);
      /* PORTA_PCR2 */
      PORT_HAL_SetMuxMode(PORTA,2u,kPortMuxAlt2);
      break;
    case LPUART1_IDX:                             /* LPUART1 */
      /* PORTC_PCR3 */
      PORT_HAL_SetMuxMode(PORTC,3u,kPortMuxAlt3);
      /* PORTC_PCR4 */
      PORT_HAL_SetMuxMode(PORTC,4u,kPortMuxAlt3);
      break;
    default:
      break;
  }
}


void configure_uart_pins(uint32_t instance)
{
  switch(instance) {
    case UART2_IDX:                             /* UART2 = UART1_ELEV */
      /* PORTE_PCR22 */
      PORT_HAL_SetMuxMode(PORTE,22u,kPortMuxAlt4);
      /* PORTE_PCR23 */
      PORT_HAL_SetMuxMode(PORTE,23u,kPortMuxAlt4);
      break;
    default:
      break;
  }
}

void configure_tpm_pins(uint32_t instance)
{
  switch(instance) {
    case TPM0_IDX:                             /* TPM0 */
      /* PTA13 TPM0 channel 0 */
      PORT_HAL_SetMuxMode(PORTA,13u,kPortMuxAlt3);
      break;
    default:
      break;
  }
}

void configure_cmp_pins(uint32_t instance)
{
  switch(instance) {
    case CMP0_IDX:                             /* CMP0 */
      /* PTE29 CMP0 input channel 5 */
      PORT_HAL_SetMuxMode(PORTE,29u,kPortPinDisabled);
      /* PTE0 CMP0 output */
      PORT_HAL_SetMuxMode(PORTE,0u,kPortMuxAlt5); /* PTE0*/
      break;
    default:
      break;
  }
}

void configure_flexio_pins(uint32_t instance, uint32_t pinIdx)
{
  switch(instance) {
    case FLEXIO_IDX:
      switch(pinIdx) {
        case 0:
          PORT_HAL_SetMuxMode(PORTD,0u,kPortMuxAlt6);
          break;
        case 1:
          PORT_HAL_SetMuxMode(PORTD,1u,kPortMuxAlt6);
          break;
        case 2:
          PORT_HAL_SetMuxMode(PORTD,2u,kPortMuxAlt6);
          break;
        case 3:
          PORT_HAL_SetMuxMode(PORTD,3u,kPortMuxAlt6);
          break;
        case 4:
          PORT_HAL_SetMuxMode(PORTD,4u,kPortMuxAlt6);
          break;
        case 5:
          PORT_HAL_SetMuxMode(PORTD,5u,kPortMuxAlt6);
          break;
        case 6:
          PORT_HAL_SetMuxMode(PORTD,6u,kPortMuxAlt6);
          break;
        case 7:
          PORT_HAL_SetMuxMode(PORTD,7u,kPortMuxAlt6);
          break;
        default:
          break;
      }
    default:
      break;
  }
}

/* Setup all smartcard interface pins */
void configure_smartcard_pins(uint32_t instance)
{
  /* Card Presense Detect - PTE30 */
  PORT_HAL_SetMuxMode(PORTE,30u,kPortMuxAsGpio);

  /* UART2 */
  /* PORTE_PCR22 - IO*/
  PORT_HAL_SetMuxMode(PORTE,22u,kPortMuxAlt4);
  PORT_HAL_SetPullMode(PORTE,22u,kPortPullUp);
  PORT_HAL_SetPullCmd(PORTE,22u, true);

  /* TPM,A40*/
  /* - Card clock */
  PORT_HAL_SetMuxMode(PORTE,24u,kPortMuxAlt3);
  PORT_HAL_SetDriveStrengthMode(PORTE, 24u, kPortHighDriveStrength);

  /* PHY/Interface Control */
  /* Reset - A38,PTE29*/
  PORT_HAL_SetMuxMode(PORTE,29u,kPortMuxAsGpio);
  PORT_HAL_SetDriveStrengthMode(PORTE, 29u, kPortHighDriveStrength);

  /*Vsel0:B23,PTA5 and Vsel1:A9,PTE2*/
  PORT_HAL_SetMuxMode(PORTB,2u,kPortMuxAsGpio);
  PORT_HAL_SetDriveStrengthMode(PORTB, 2u, kPortHighDriveStrength);
  PORT_HAL_SetMuxMode(PORTB,19u,kPortMuxAsGpio);
  PORT_HAL_SetDriveStrengthMode(PORTB, 19u, kPortHighDriveStrength);

  /*INT pin:B60,PTE24*/
  PORT_HAL_SetMuxMode(PORTC,1u,kPortMuxAsGpio);
  PORT_HAL_SetDriveStrengthMode(PORTC, 1u, kPortHighDriveStrength);

  /*CMDVCC pin:B21,PTE3*/
  PORT_HAL_SetMuxMode(PORTB,0u,kPortMuxAsGpio);
  PORT_HAL_SetDriveStrengthMode(PORTB, 0u, kPortHighDriveStrength);
}

void configure_dac_pins(uint32_t instance)
{
  switch (instance) {
    case DAC0_IDX:
      PORT_HAL_SetMuxMode(PORTE, 30U, kPortPinDisabled);
      break;
    default:
      break;
  }
}

/* END pin_mux. */
/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.5 [05.21]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
