// Seed: 3981201031
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    input tri id_14
);
  assign id_0 = 1 - id_5 == 1'b0;
  genvar id_16;
  wor  id_17 = 1;
  wire id_18;
  assign id_16[1 : 1] = 1;
  wire id_19;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_1, id_2, id_1, id_2, id_2, id_0, id_2, id_0, id_1, id_0, id_0, id_0, id_2, id_1, id_0
  );
endmodule
