<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CLA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND3Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND4Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND5Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLA_FourBit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLA_FourBit.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="CLA_FourBit_drc.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLC.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLC_CLC_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLC_CLC_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CLC_CLC_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="CLC_drc.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="FAdelay.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FAdelay_FAdelay_sch_tb.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FAdelay_FAdelay_sch_tb.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FAdelay_FAdelay_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FAdelay_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FullAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="FullAdder.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder_FullAdder_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder_FullAdder_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FullAdder_drc.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="HAdelay.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="HAdelay.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="HAdelay.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="HAdelay.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HAdelay.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="HAdelay.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="HAdelay.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="HAdelay.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="HAdelay.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="HAdelay.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="HAdelay.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HAdelay.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="HAdelay.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="HAdelay.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HAdelay.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="HAdelay.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="HAdelay.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="HAdelay.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="HAdelay.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="HAdelay.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="HAdelay.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="HAdelay.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HAdelay_HAdelay_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="HAdelay_HAdelay_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="HAdelay_drc.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="HAdelay_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HAdelay_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="HAdelay_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="HAdelay_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="HAdelay_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HAdelay_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HAdelay_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="HAdelay_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="HAdelay_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HAdelay_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="HAdelay_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="HAdelay_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="HAdelay_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="HAdelay_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HalfAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="HalfAdder.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HalfAdder_HalfAdder_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="HalfAdder_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR3Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR4Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR5Delay.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RCA4B.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="RCA4B.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA4B_RCA4B_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA4B_RCA4B_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="RCA4B_drc.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1592233945" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1592233945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631562743" xil_pn:in_ck="5272819308466601117" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1631562743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND2Delay.vhd"/>
      <outfile xil_pn:name="AND3Delay.vhd"/>
      <outfile xil_pn:name="AND4Delay.vhd"/>
      <outfile xil_pn:name="AND5Delay.vhd"/>
      <outfile xil_pn:name="CLA_FourBit_tb.vhd"/>
      <outfile xil_pn:name="FAdelay_tb.vhd"/>
      <outfile xil_pn:name="FullAdder_tb.vhd"/>
      <outfile xil_pn:name="HAdelay_tb.vhd"/>
      <outfile xil_pn:name="HalfAdder_tb.vhd"/>
      <outfile xil_pn:name="OR2Delay.vhd"/>
      <outfile xil_pn:name="OR3Delay.vhd"/>
      <outfile xil_pn:name="OR4Delay.vhd"/>
      <outfile xil_pn:name="OR5Delay.vhd"/>
      <outfile xil_pn:name="RC4B_tb.vhd"/>
      <outfile xil_pn:name="XOR2Delay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1631562457" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="612118037875235457" xil_pn:start_ts="1631562457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631562459" xil_pn:in_ck="7250993870718674554" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3412825371045010049" xil_pn:start_ts="1631562457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLA_FourBit.vhf"/>
      <outfile xil_pn:name="FAdelay.vhf"/>
      <outfile xil_pn:name="HAdelay.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1631320035" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6788657333396997399" xil_pn:start_ts="1631320035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631562743" xil_pn:in_ck="7861596576565512907" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1631562743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND2Delay.vhd"/>
      <outfile xil_pn:name="AND3Delay.vhd"/>
      <outfile xil_pn:name="AND4Delay.vhd"/>
      <outfile xil_pn:name="AND5Delay.vhd"/>
      <outfile xil_pn:name="CLA_FourBit.vhf"/>
      <outfile xil_pn:name="CLA_FourBit_tb.vhd"/>
      <outfile xil_pn:name="FAdelay.vhf"/>
      <outfile xil_pn:name="FAdelay_tb.vhd"/>
      <outfile xil_pn:name="FullAdder_tb.vhd"/>
      <outfile xil_pn:name="HAdelay.vhf"/>
      <outfile xil_pn:name="HAdelay_tb.vhd"/>
      <outfile xil_pn:name="HalfAdder_tb.vhd"/>
      <outfile xil_pn:name="OR2Delay.vhd"/>
      <outfile xil_pn:name="OR3Delay.vhd"/>
      <outfile xil_pn:name="OR4Delay.vhd"/>
      <outfile xil_pn:name="OR5Delay.vhd"/>
      <outfile xil_pn:name="RC4B_tb.vhd"/>
      <outfile xil_pn:name="XOR2Delay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1631562746" xil_pn:in_ck="7861596576565512907" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="81349075416154460" xil_pn:start_ts="1631562743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_beh.prj"/>
      <outfile xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1631562747" xil_pn:in_ck="-2752606433938115164" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1421678253255579447" xil_pn:start_ts="1631562746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA_FourBit_CLA_FourBit_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1631298303" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1631298303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:in_ck="2301110450588889069" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3641277974486519324" xil_pn:start_ts="1631298303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1891590221556648878" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3176574896945920158" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1631298304" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2697631124717034104" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1631298311" xil_pn:in_ck="-6865743300761388898" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9171224244597726752" xil_pn:start_ts="1631298304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631298311" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981225596970362" xil_pn:start_ts="1631298311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1631298315" xil_pn:in_ck="113435522169678654" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8011903779039201721" xil_pn:start_ts="1631298311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631298321" xil_pn:in_ck="113435522169678655" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1631298315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631298329" xil_pn:in_ck="-6536640489486286376" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-5189723633469429705" xil_pn:start_ts="1631298321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631298329" xil_pn:in_ck="113435522169678523" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1631298325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
