// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _up_sampling2d_fix16_HH_
#define _up_sampling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_10ns_5ns_15_1_1.h"
#include "network_mac_muladd_8ns_5ns_4ns_12_1_1.h"
#include "network_mac_muladd_9ns_6ns_5ns_14_1_1.h"

namespace ap_rtl {

struct up_sampling2d_fix16 : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<5> > input_height;
    sc_in< sc_lv<5> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    up_sampling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(up_sampling2d_fix16);

    ~up_sampling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mul_mul_10ns_5ns_15_1_1<1,1,10,5,15>* network_mul_mul_10ns_5ns_15_1_1_U97;
    network_mac_muladd_8ns_5ns_4ns_12_1_1<1,1,8,5,4,12>* network_mac_muladd_8ns_5ns_4ns_12_1_1_U98;
    network_mac_muladd_9ns_6ns_5ns_14_1_1<1,1,9,6,5,14>* network_mac_muladd_9ns_6ns_5ns_14_1_1_U99;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten31_reg_114;
    sc_signal< sc_lv<5> > out_d_0_reg_125;
    sc_signal< sc_lv<10> > indvar_flatten_reg_136;
    sc_signal< sc_lv<5> > out_h_0_reg_147;
    sc_signal< sc_lv<5> > out_w_0_reg_158;
    sc_signal< sc_lv<5> > empty_fu_169_p1;
    sc_signal< sc_lv<5> > empty_reg_499;
    sc_signal< sc_lv<10> > mul_ln6_fu_185_p2;
    sc_signal< sc_lv<10> > mul_ln6_reg_505;
    sc_signal< sc_lv<8> > zext_ln18_fu_191_p1;
    sc_signal< sc_lv<8> > zext_ln18_reg_511;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > zext_ln18_1_fu_195_p1;
    sc_signal< sc_lv<9> > zext_ln18_1_reg_517;
    sc_signal< sc_lv<14> > zext_ln18_3_cast_fu_198_p1;
    sc_signal< sc_lv<14> > zext_ln18_3_cast_reg_523;
    sc_signal< sc_lv<12> > empty_11_fu_205_p1;
    sc_signal< sc_lv<12> > empty_11_reg_528;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_469_p2;
    sc_signal< sc_lv<15> > mul_ln6_1_reg_533;
    sc_signal< sc_lv<1> > icmp_ln16_fu_216_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_538;
    sc_signal< sc_lv<8> > mul_ln18_fu_229_p2;
    sc_signal< sc_lv<8> > mul_ln18_reg_543;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > mul_ln18_reg_543_pp0_iter1_reg;
    sc_signal< sc_lv<9> > mul_ln18_1_fu_234_p2;
    sc_signal< sc_lv<9> > mul_ln18_1_reg_549;
    sc_signal< sc_lv<9> > mul_ln18_1_reg_549_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln14_fu_239_p2;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln14_reg_555_pp0_iter5_reg;
    sc_signal< sc_lv<15> > add_ln14_fu_244_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > out_d_fu_250_p2;
    sc_signal< sc_lv<5> > out_d_reg_564;
    sc_signal< sc_lv<1> > icmp_ln15_fu_256_p2;
    sc_signal< sc_lv<1> > icmp_ln15_reg_570;
    sc_signal< sc_lv<1> > icmp_ln15_reg_570_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln14_fu_261_p3;
    sc_signal< sc_lv<10> > select_ln15_1_fu_275_p3;
    sc_signal< sc_lv<8> > tmp_fu_301_p2;
    sc_signal< sc_lv<8> > tmp_reg_591;
    sc_signal< sc_lv<9> > tmp2_fu_306_p2;
    sc_signal< sc_lv<9> > tmp2_reg_596;
    sc_signal< sc_lv<8> > mul_ln18_2_fu_324_p2;
    sc_signal< sc_lv<8> > mul_ln18_2_reg_601;
    sc_signal< sc_lv<9> > mul_ln18_3_fu_329_p2;
    sc_signal< sc_lv<9> > mul_ln18_3_reg_607;
    sc_signal< sc_lv<1> > select_ln18_5_fu_339_p3;
    sc_signal< sc_lv<1> > select_ln18_5_reg_613;
    sc_signal< sc_lv<5> > out_h_fu_345_p2;
    sc_signal< sc_lv<5> > out_h_reg_619;
    sc_signal< sc_lv<5> > select_ln18_6_fu_356_p3;
    sc_signal< sc_lv<5> > select_ln18_6_reg_625;
    sc_signal< sc_lv<5> > select_ln18_6_reg_625_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln15_fu_364_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<4> > lshr_ln18_1_reg_636;
    sc_signal< sc_lv<4> > lshr_ln18_1_reg_636_pp0_iter2_reg;
    sc_signal< sc_lv<8> > select_ln18_7_fu_424_p3;
    sc_signal< sc_lv<8> > select_ln18_7_reg_641;
    sc_signal< sc_lv<9> > select_ln18_8_fu_437_p3;
    sc_signal< sc_lv<9> > select_ln18_8_reg_646;
    sc_signal< sc_lv<5> > out_w_fu_444_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<12> > grp_fu_475_p3;
    sc_signal< sc_lv<12> > add_ln18_reg_656;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<14> > grp_fu_482_p3;
    sc_signal< sc_lv<14> > add_ln18_1_reg_661;
    sc_signal< sc_lv<14> > add_ln18_1_reg_661_pp0_iter4_reg;
    sc_signal< sc_lv<14> > add_ln18_1_reg_661_pp0_iter5_reg;
    sc_signal< sc_lv<16> > input_load_reg_671;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_162_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln18_6_fu_461_p1;
    sc_signal< sc_lv<64> > zext_ln18_8_fu_465_p1;
    sc_signal< sc_lv<5> > empty_9_fu_173_p1;
    sc_signal< sc_lv<5> > mul_ln6_fu_185_p0;
    sc_signal< sc_lv<5> > mul_ln6_fu_185_p1;
    sc_signal< sc_lv<5> > empty_10_fu_201_p1;
    sc_signal< sc_lv<5> > mul_ln18_fu_229_p0;
    sc_signal< sc_lv<5> > mul_ln18_fu_229_p1;
    sc_signal< sc_lv<5> > mul_ln18_1_fu_234_p0;
    sc_signal< sc_lv<6> > mul_ln18_1_fu_234_p1;
    sc_signal< sc_lv<10> > add_ln15_1_fu_269_p2;
    sc_signal< sc_lv<4> > lshr_ln_fu_283_p4;
    sc_signal< sc_lv<8> > zext_ln18_4_fu_293_p1;
    sc_signal< sc_lv<9> > zext_ln18_6_cast_fu_297_p1;
    sc_signal< sc_lv<5> > mul_ln18_2_fu_324_p0;
    sc_signal< sc_lv<5> > mul_ln18_2_fu_324_p1;
    sc_signal< sc_lv<5> > mul_ln18_3_fu_329_p0;
    sc_signal< sc_lv<6> > mul_ln18_3_fu_329_p1;
    sc_signal< sc_lv<1> > icmp_ln16_1_fu_334_p2;
    sc_signal< sc_lv<5> > select_ln18_fu_311_p3;
    sc_signal< sc_lv<1> > or_ln18_fu_351_p2;
    sc_signal< sc_lv<4> > lshr_ln18_mid1_fu_402_p4;
    sc_signal< sc_lv<8> > select_ln18_1_fu_382_p3;
    sc_signal< sc_lv<8> > zext_ln18_11_fu_411_p1;
    sc_signal< sc_lv<8> > tmp_mid1_fu_418_p2;
    sc_signal< sc_lv<8> > select_ln18_3_fu_392_p3;
    sc_signal< sc_lv<9> > select_ln18_2_fu_387_p3;
    sc_signal< sc_lv<9> > zext_ln18_6_cast_mid_fu_415_p1;
    sc_signal< sc_lv<9> > tmp2_mid1_fu_431_p2;
    sc_signal< sc_lv<9> > select_ln18_4_fu_397_p3;
    sc_signal< sc_lv<10> > mul_ln6_1_fu_469_p0;
    sc_signal< sc_lv<5> > mul_ln6_1_fu_469_p1;
    sc_signal< sc_lv<8> > grp_fu_475_p0;
    sc_signal< sc_lv<5> > grp_fu_475_p1;
    sc_signal< sc_lv<4> > grp_fu_475_p2;
    sc_signal< sc_lv<9> > grp_fu_482_p0;
    sc_signal< sc_lv<6> > grp_fu_482_p1;
    sc_signal< sc_lv<5> > grp_fu_482_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_475_p00;
    sc_signal< sc_lv<12> > grp_fu_475_p20;
    sc_signal< sc_lv<14> > grp_fu_482_p00;
    sc_signal< sc_lv<14> > grp_fu_482_p20;
    sc_signal< sc_lv<9> > mul_ln18_1_fu_234_p00;
    sc_signal< sc_lv<8> > mul_ln18_2_fu_324_p00;
    sc_signal< sc_lv<9> > mul_ln18_3_fu_329_p00;
    sc_signal< sc_lv<8> > mul_ln18_fu_229_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_469_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_469_p10;
    sc_signal< sc_lv<10> > mul_ln6_fu_185_p00;
    sc_signal< sc_lv<10> > mul_ln6_fu_185_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_fu_244_p2();
    void thread_add_ln15_1_fu_269_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_out_w_0_phi_fu_162_p4();
    void thread_ap_ready();
    void thread_empty_10_fu_201_p1();
    void thread_empty_11_fu_205_p1();
    void thread_empty_9_fu_173_p1();
    void thread_empty_fu_169_p1();
    void thread_grp_fu_475_p0();
    void thread_grp_fu_475_p00();
    void thread_grp_fu_475_p1();
    void thread_grp_fu_475_p2();
    void thread_grp_fu_475_p20();
    void thread_grp_fu_482_p0();
    void thread_grp_fu_482_p00();
    void thread_grp_fu_482_p1();
    void thread_grp_fu_482_p2();
    void thread_grp_fu_482_p20();
    void thread_icmp_ln14_fu_239_p2();
    void thread_icmp_ln15_fu_256_p2();
    void thread_icmp_ln16_1_fu_334_p2();
    void thread_icmp_ln16_fu_216_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_lshr_ln18_mid1_fu_402_p4();
    void thread_lshr_ln_fu_283_p4();
    void thread_mul_ln18_1_fu_234_p0();
    void thread_mul_ln18_1_fu_234_p00();
    void thread_mul_ln18_1_fu_234_p1();
    void thread_mul_ln18_1_fu_234_p2();
    void thread_mul_ln18_2_fu_324_p0();
    void thread_mul_ln18_2_fu_324_p00();
    void thread_mul_ln18_2_fu_324_p1();
    void thread_mul_ln18_2_fu_324_p2();
    void thread_mul_ln18_3_fu_329_p0();
    void thread_mul_ln18_3_fu_329_p00();
    void thread_mul_ln18_3_fu_329_p1();
    void thread_mul_ln18_3_fu_329_p2();
    void thread_mul_ln18_fu_229_p0();
    void thread_mul_ln18_fu_229_p00();
    void thread_mul_ln18_fu_229_p1();
    void thread_mul_ln18_fu_229_p2();
    void thread_mul_ln6_1_fu_469_p0();
    void thread_mul_ln6_1_fu_469_p00();
    void thread_mul_ln6_1_fu_469_p1();
    void thread_mul_ln6_1_fu_469_p10();
    void thread_mul_ln6_fu_185_p0();
    void thread_mul_ln6_fu_185_p00();
    void thread_mul_ln6_fu_185_p1();
    void thread_mul_ln6_fu_185_p10();
    void thread_mul_ln6_fu_185_p2();
    void thread_or_ln18_fu_351_p2();
    void thread_out_d_fu_250_p2();
    void thread_out_h_fu_345_p2();
    void thread_out_w_fu_444_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln14_fu_261_p3();
    void thread_select_ln15_1_fu_275_p3();
    void thread_select_ln15_fu_364_p3();
    void thread_select_ln18_1_fu_382_p3();
    void thread_select_ln18_2_fu_387_p3();
    void thread_select_ln18_3_fu_392_p3();
    void thread_select_ln18_4_fu_397_p3();
    void thread_select_ln18_5_fu_339_p3();
    void thread_select_ln18_6_fu_356_p3();
    void thread_select_ln18_7_fu_424_p3();
    void thread_select_ln18_8_fu_437_p3();
    void thread_select_ln18_fu_311_p3();
    void thread_tmp2_fu_306_p2();
    void thread_tmp2_mid1_fu_431_p2();
    void thread_tmp_fu_301_p2();
    void thread_tmp_mid1_fu_418_p2();
    void thread_zext_ln18_11_fu_411_p1();
    void thread_zext_ln18_1_fu_195_p1();
    void thread_zext_ln18_3_cast_fu_198_p1();
    void thread_zext_ln18_4_fu_293_p1();
    void thread_zext_ln18_6_cast_fu_297_p1();
    void thread_zext_ln18_6_cast_mid_fu_415_p1();
    void thread_zext_ln18_6_fu_461_p1();
    void thread_zext_ln18_8_fu_465_p1();
    void thread_zext_ln18_fu_191_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
