$date
	Sat Oct 22 19:21:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#77317
b10000 !
1"
#77318
b10000 &
b10000 %
1$
#77319
0"
#77322
b1000 &
b1000 %
#77326
b100 &
b100 %
#77330
b10 &
b10 %
#77334
b1 &
1#
b1 %
#77338
b0 &
b0 %
0#
0$
#1065877
b10100 !
1"
#1065878
b10100 &
b10100 %
1$
#1065879
0"
#1065882
b1010 &
b1010 %
#1065886
b101 &
b101 %
#1065890
b10000 &
b10000 %
#1065894
b1000 &
b1000 %
#1065898
b100 &
b100 %
#1065902
b10 &
b10 %
#1065906
b1 &
b1 %
1#
#1065910
b0 &
0#
b0 %
0$
#2127215
b1001 !
1"
#2127218
b1001 &
b1001 %
1$
#2127219
0"
#2127222
b11100 &
b11100 %
#2127226
b1110 &
b1110 %
#2127230
b111 &
b111 %
#2127234
b10110 &
b10110 %
#2127238
b1011 &
b1011 %
#2127242
b100010 &
b100010 %
#2127246
b10001 &
b10001 %
#2127250
b110100 &
b110100 %
#2127254
b11010 &
b11010 %
#2127258
b1101 &
b1101 %
#2127262
b101000 &
b101000 %
#2127266
b10100 &
b10100 %
#2127270
b1010 &
b1010 %
#2127274
b101 &
b101 %
#2127278
b10000 &
b10000 %
#2127282
b1000 &
b1000 %
#2127286
b100 &
b100 %
#2127290
b10 &
b10 %
#2127294
b1 &
1#
b1 %
#2127298
b0 &
b0 %
0#
0$
#4500012
