// Seed: 536006810
module module_0 (
    id_1,
    id_2
);
  output supply0 id_2;
  inout supply1 id_1;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_6,
    input  wand id_1,
    inout  wire id_2,
    input  wor  id_3
    , id_7,
    input  wand id_4
);
  wire [1 : -1 'b0] id_8;
  nor primCall (id_0, id_7, id_2, id_4, id_8, id_3, id_1);
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  wire  id_5;
  logic id_6;
endmodule
