hls:0.0362531620558
synthesis:0.0252563442699
datapath:0.0169116108137
scheduling:0.0124070918395
allocation:0.0109790519626
behavioral:0.010960431567
testability:0.01066256988
binding:0.0100814266442
ilp:0.00598925251655
register:0.00586421446777
multiport:0.00585453965624
interconnection:0.00506954362797
functional:0.00500907636238
units:0.00497043689722
automation:0.00419326761087
hardware:0.00390588197689
cdfg:0.00363769384534
asap:0.00344208833957
registers:0.00338278073483
rt:0.00327614130888
resource:0.00326705661592
vlsi:0.00326565330063
fds:0.00322131424326
alap:0.00316979868552
storage:0.00313788802849
controller:0.00312842056037
transformations:0.00306492757057
designs:0.00272511803007
scheduled:0.00272511803007
sequencer:0.00267835958277
level synthesis:0.0273945533409
high level:0.0167279182683
control steps:0.0119894525661
behavioral description:0.010383481201
control step:0.0100775182651
low power:0.00989216798469
functional units:0.00899492058806
datapath synthesis:0.00840927547739
flow graph:0.00837026987072
unit binding:0.00801848963522
multiport memory:0.0078113123729
data path:0.00772588691485
synthesis of:0.00687398208878
of hls:0.00683489832629
register transfer:0.00619431982034
in high:0.00610401562784
transfer level:0.00602705176633
functional unit:0.00594361978852
allocation and:0.00591796156698
hls systems:0.00585848427968
the datapath:0.00577833070934
constrained scheduling:0.00575858186579
for low:0.00575266874907
the behavioral:0.00569055745615
the ilp:0.00557488783831
synthesis for:0.00535863212595
and binding:0.00535737934785
storage units:0.00534565975681
design space:0.00533194198769
proposed a:0.00528579159087
high level synthesis:0.0274788190634
in high level:0.00975997150877
for low power:0.00873866183294
of control steps:0.00707847134095
register transfer level:0.00647920312047
behavioral description into:0.00615915899797
scheduling and allocation:0.00564636066393
allocation and binding:0.00564636066393
the behavioral description:0.00513338349937
in datapath synthesis:0.0051326324983
functional unit binding:0.0051326324983
number of control:0.00503243514186
the scheduling problem:0.00479032797489
data flow graph:0.00464142549799
data path synthesis:0.0046200482844
scheduling allocation and:0.00445526554776
for high level:0.00430497005777
a control step:0.00427781958281
the ilp approach:0.00427781958281
functional storage and:0.00410610599864
in the behavioral:0.00402763544374
of functional units:0.00397836471256
resource constrained scheduling:0.0039324840783
a behavioral description:0.003850040237
control steps for:0.00376424044262
automatic data path:0.00376424044262
left edge algorithm:0.00376424044262
tree height reduction:0.00376424044262
and resource binding:0.00376424044262
low power vlsi:0.00356421243821
