ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_TIM2_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM2_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM2_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****  ******************************************************************************
   4:Core/Src/tim.c ****  * @file    tim.c
   5:Core/Src/tim.c ****  * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****  *          of the TIM instances.
   7:Core/Src/tim.c ****  ******************************************************************************
   8:Core/Src/tim.c ****  * @attention
   9:Core/Src/tim.c ****  *
  10:Core/Src/tim.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****  * All rights reserved.
  12:Core/Src/tim.c ****  *
  13:Core/Src/tim.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****  * in the root directory of this software component.
  15:Core/Src/tim.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****  *
  17:Core/Src/tim.c ****  ******************************************************************************
  18:Core/Src/tim.c ****  */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  31:Core/Src/tim.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 2


  32:Core/Src/tim.c **** /* TIM2 init function */
  33:Core/Src/tim.c **** void MX_TIM2_Init(void)
  34:Core/Src/tim.c **** {
  28              		.loc 1 34 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  39              		.loc 1 40 3 view .LVU1
  40              		.loc 1 40 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0393     		str	r3, [sp, #12]
  43 0008 0493     		str	r3, [sp, #16]
  44 000a 0593     		str	r3, [sp, #20]
  45 000c 0693     		str	r3, [sp, #24]
  46 000e 0793     		str	r3, [sp, #28]
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 27 is_stmt 0 view .LVU4
  49 0010 0093     		str	r3, [sp]
  50 0012 0193     		str	r3, [sp, #4]
  51 0014 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  46:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 46 3 is_stmt 1 view .LVU5
  53              		.loc 1 46 18 is_stmt 0 view .LVU6
  54 0016 1548     		ldr	r0, .L9
  55 0018 4FF08042 		mov	r2, #1073741824
  56 001c 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 47 3 is_stmt 1 view .LVU7
  58              		.loc 1 47 24 is_stmt 0 view .LVU8
  59 001e 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 48 3 is_stmt 1 view .LVU9
  61              		.loc 1 48 26 is_stmt 0 view .LVU10
  62 0020 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  63              		.loc 1 49 3 is_stmt 1 view .LVU11
  64              		.loc 1 49 21 is_stmt 0 view .LVU12
  65 0022 4FF0FF32 		mov	r2, #-1
  66 0026 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 3


  50:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 50 3 is_stmt 1 view .LVU13
  68              		.loc 1 50 28 is_stmt 0 view .LVU14
  69 0028 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU15
  71              		.loc 1 51 32 is_stmt 0 view .LVU16
  72 002a 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  73              		.loc 1 52 3 is_stmt 1 view .LVU17
  74              		.loc 1 52 7 is_stmt 0 view .LVU18
  75 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 52 6 view .LVU19
  78 0030 98B9     		cbnz	r0, .L6
  79              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
  80              		.loc 1 56 3 is_stmt 1 view .LVU20
  81              		.loc 1 56 26 is_stmt 0 view .LVU21
  82 0032 0723     		movs	r3, #7
  83 0034 0393     		str	r3, [sp, #12]
  57:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR1;
  84              		.loc 1 57 3 is_stmt 1 view .LVU22
  85              		.loc 1 57 29 is_stmt 0 view .LVU23
  86 0036 1023     		movs	r3, #16
  87 0038 0493     		str	r3, [sp, #16]
  58:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
  88              		.loc 1 58 3 is_stmt 1 view .LVU24
  89              		.loc 1 58 7 is_stmt 0 view .LVU25
  90 003a 03A9     		add	r1, sp, #12
  91 003c 0B48     		ldr	r0, .L9
  92 003e FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
  93              	.LVL1:
  94              		.loc 1 58 6 view .LVU26
  95 0042 68B9     		cbnz	r0, .L7
  96              	.L3:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  97              		.loc 1 62 3 is_stmt 1 view .LVU27
  98              		.loc 1 62 37 is_stmt 0 view .LVU28
  99 0044 0023     		movs	r3, #0
 100 0046 0093     		str	r3, [sp]
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 101              		.loc 1 63 3 is_stmt 1 view .LVU29
 102              		.loc 1 63 33 is_stmt 0 view .LVU30
 103 0048 0293     		str	r3, [sp, #8]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 104              		.loc 1 64 3 is_stmt 1 view .LVU31
 105              		.loc 1 64 7 is_stmt 0 view .LVU32
 106 004a 6946     		mov	r1, sp
 107 004c 0748     		ldr	r0, .L9
 108 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 4


 109              	.LVL2:
 110              		.loc 1 64 6 view .LVU33
 111 0052 40B9     		cbnz	r0, .L8
 112              	.L1:
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 113              		.loc 1 72 1 view .LVU34
 114 0054 09B0     		add	sp, sp, #36
 115              	.LCFI2:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 0056 5DF804FB 		ldr	pc, [sp], #4
 120              	.L6:
 121              	.LCFI3:
 122              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 123              		.loc 1 54 5 is_stmt 1 view .LVU35
 124 005a FFF7FEFF 		bl	Error_Handler
 125              	.LVL3:
 126 005e E8E7     		b	.L2
 127              	.L7:
  60:Core/Src/tim.c ****   }
 128              		.loc 1 60 5 view .LVU36
 129 0060 FFF7FEFF 		bl	Error_Handler
 130              	.LVL4:
 131 0064 EEE7     		b	.L3
 132              	.L8:
  66:Core/Src/tim.c ****   }
 133              		.loc 1 66 5 view .LVU37
 134 0066 FFF7FEFF 		bl	Error_Handler
 135              	.LVL5:
 136              		.loc 1 72 1 is_stmt 0 view .LVU38
 137 006a F3E7     		b	.L1
 138              	.L10:
 139              		.align	2
 140              	.L9:
 141 006c 00000000 		.word	.LANCHOR0
 142              		.cfi_endproc
 143              	.LFE144:
 145              		.section	.text.MX_TIM4_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM4_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	MX_TIM4_Init:
 153              	.LFB145:
  73:Core/Src/tim.c **** /* TIM4 init function */
  74:Core/Src/tim.c **** void MX_TIM4_Init(void)
  75:Core/Src/tim.c **** {
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 5


 154              		.loc 1 75 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 32
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 00B5     		push	{lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 14, -4
 162 0002 89B0     		sub	sp, sp, #36
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 40
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 165              		.loc 1 81 3 view .LVU40
 166              		.loc 1 81 26 is_stmt 0 view .LVU41
 167 0004 0023     		movs	r3, #0
 168 0006 0393     		str	r3, [sp, #12]
 169 0008 0493     		str	r3, [sp, #16]
 170 000a 0593     		str	r3, [sp, #20]
 171 000c 0693     		str	r3, [sp, #24]
 172 000e 0793     		str	r3, [sp, #28]
  82:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173              		.loc 1 82 3 is_stmt 1 view .LVU42
 174              		.loc 1 82 27 is_stmt 0 view .LVU43
 175 0010 0093     		str	r3, [sp]
 176 0012 0193     		str	r3, [sp, #4]
 177 0014 0293     		str	r3, [sp, #8]
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
  87:Core/Src/tim.c ****   htim4.Instance = TIM4;
 178              		.loc 1 87 3 is_stmt 1 view .LVU44
 179              		.loc 1 87 18 is_stmt 0 view .LVU45
 180 0016 1548     		ldr	r0, .L19
 181 0018 154A     		ldr	r2, .L19+4
 182 001a 0260     		str	r2, [r0]
  88:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 183              		.loc 1 88 3 is_stmt 1 view .LVU46
 184              		.loc 1 88 24 is_stmt 0 view .LVU47
 185 001c 4360     		str	r3, [r0, #4]
  89:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 89 3 is_stmt 1 view .LVU48
 187              		.loc 1 89 26 is_stmt 0 view .LVU49
 188 001e 8360     		str	r3, [r0, #8]
  90:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 189              		.loc 1 90 3 is_stmt 1 view .LVU50
 190              		.loc 1 90 21 is_stmt 0 view .LVU51
 191 0020 4FF6FF72 		movw	r2, #65535
 192 0024 C260     		str	r2, [r0, #12]
  91:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193              		.loc 1 91 3 is_stmt 1 view .LVU52
 194              		.loc 1 91 28 is_stmt 0 view .LVU53
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 6


 195 0026 0361     		str	r3, [r0, #16]
  92:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 196              		.loc 1 92 3 is_stmt 1 view .LVU54
 197              		.loc 1 92 32 is_stmt 0 view .LVU55
 198 0028 8361     		str	r3, [r0, #24]
  93:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 199              		.loc 1 93 3 is_stmt 1 view .LVU56
 200              		.loc 1 93 7 is_stmt 0 view .LVU57
 201 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 202              	.LVL6:
 203              		.loc 1 93 6 view .LVU58
 204 002e 98B9     		cbnz	r0, .L16
 205              	.L12:
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 206              		.loc 1 97 3 is_stmt 1 view .LVU59
 207              		.loc 1 97 26 is_stmt 0 view .LVU60
 208 0030 0723     		movs	r3, #7
 209 0032 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 210              		.loc 1 98 3 is_stmt 1 view .LVU61
 211              		.loc 1 98 29 is_stmt 0 view .LVU62
 212 0034 3023     		movs	r3, #48
 213 0036 0493     		str	r3, [sp, #16]
  99:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 214              		.loc 1 99 3 is_stmt 1 view .LVU63
 215              		.loc 1 99 7 is_stmt 0 view .LVU64
 216 0038 03A9     		add	r1, sp, #12
 217 003a 0C48     		ldr	r0, .L19
 218 003c FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 219              	.LVL7:
 220              		.loc 1 99 6 view .LVU65
 221 0040 68B9     		cbnz	r0, .L17
 222              	.L13:
 100:Core/Src/tim.c ****   {
 101:Core/Src/tim.c ****     Error_Handler();
 102:Core/Src/tim.c ****   }
 103:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 223              		.loc 1 103 3 is_stmt 1 view .LVU66
 224              		.loc 1 103 37 is_stmt 0 view .LVU67
 225 0042 0023     		movs	r3, #0
 226 0044 0093     		str	r3, [sp]
 104:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 227              		.loc 1 104 3 is_stmt 1 view .LVU68
 228              		.loc 1 104 33 is_stmt 0 view .LVU69
 229 0046 0293     		str	r3, [sp, #8]
 105:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 230              		.loc 1 105 3 is_stmt 1 view .LVU70
 231              		.loc 1 105 7 is_stmt 0 view .LVU71
 232 0048 6946     		mov	r1, sp
 233 004a 0848     		ldr	r0, .L19
 234 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 235              	.LVL8:
 236              		.loc 1 105 6 view .LVU72
 237 0050 40B9     		cbnz	r0, .L18
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 7


 238              	.L11:
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 239              		.loc 1 113 1 view .LVU73
 240 0052 09B0     		add	sp, sp, #36
 241              	.LCFI6:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 4
 244              		@ sp needed
 245 0054 5DF804FB 		ldr	pc, [sp], #4
 246              	.L16:
 247              	.LCFI7:
 248              		.cfi_restore_state
  95:Core/Src/tim.c ****   }
 249              		.loc 1 95 5 is_stmt 1 view .LVU74
 250 0058 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252 005c E8E7     		b	.L12
 253              	.L17:
 101:Core/Src/tim.c ****   }
 254              		.loc 1 101 5 view .LVU75
 255 005e FFF7FEFF 		bl	Error_Handler
 256              	.LVL10:
 257 0062 EEE7     		b	.L13
 258              	.L18:
 107:Core/Src/tim.c ****   }
 259              		.loc 1 107 5 view .LVU76
 260 0064 FFF7FEFF 		bl	Error_Handler
 261              	.LVL11:
 262              		.loc 1 113 1 is_stmt 0 view .LVU77
 263 0068 F3E7     		b	.L11
 264              	.L20:
 265 006a 00BF     		.align	2
 266              	.L19:
 267 006c 00000000 		.word	.LANCHOR1
 268 0070 00080040 		.word	1073743872
 269              		.cfi_endproc
 270              	.LFE145:
 272              		.section	.text.MX_TIM5_Init,"ax",%progbits
 273              		.align	1
 274              		.global	MX_TIM5_Init
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	MX_TIM5_Init:
 280              	.LFB146:
 114:Core/Src/tim.c **** /* TIM5 init function */
 115:Core/Src/tim.c **** void MX_TIM5_Init(void)
 116:Core/Src/tim.c **** {
 281              		.loc 1 116 1 is_stmt 1 view -0
 282              		.cfi_startproc
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 8


 283              		@ args = 0, pretend = 0, frame = 32
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 00B5     		push	{lr}
 286              	.LCFI8:
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 14, -4
 289 0002 89B0     		sub	sp, sp, #36
 290              	.LCFI9:
 291              		.cfi_def_cfa_offset 40
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 292              		.loc 1 122 3 view .LVU79
 293              		.loc 1 122 26 is_stmt 0 view .LVU80
 294 0004 0023     		movs	r3, #0
 295 0006 0393     		str	r3, [sp, #12]
 296 0008 0493     		str	r3, [sp, #16]
 297 000a 0593     		str	r3, [sp, #20]
 298 000c 0693     		str	r3, [sp, #24]
 299 000e 0793     		str	r3, [sp, #28]
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 300              		.loc 1 123 3 is_stmt 1 view .LVU81
 301              		.loc 1 123 27 is_stmt 0 view .LVU82
 302 0010 0093     		str	r3, [sp]
 303 0012 0193     		str	r3, [sp, #4]
 304 0014 0293     		str	r3, [sp, #8]
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 128:Core/Src/tim.c ****   htim5.Instance = TIM5;
 305              		.loc 1 128 3 is_stmt 1 view .LVU83
 306              		.loc 1 128 18 is_stmt 0 view .LVU84
 307 0016 1548     		ldr	r0, .L29
 308 0018 154A     		ldr	r2, .L29+4
 309 001a 0260     		str	r2, [r0]
 129:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 310              		.loc 1 129 3 is_stmt 1 view .LVU85
 311              		.loc 1 129 24 is_stmt 0 view .LVU86
 312 001c 4360     		str	r3, [r0, #4]
 130:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 313              		.loc 1 130 3 is_stmt 1 view .LVU87
 314              		.loc 1 130 26 is_stmt 0 view .LVU88
 315 001e 8360     		str	r3, [r0, #8]
 131:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
 316              		.loc 1 131 3 is_stmt 1 view .LVU89
 317              		.loc 1 131 21 is_stmt 0 view .LVU90
 318 0020 4FF0FF32 		mov	r2, #-1
 319 0024 C260     		str	r2, [r0, #12]
 132:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 320              		.loc 1 132 3 is_stmt 1 view .LVU91
 321              		.loc 1 132 28 is_stmt 0 view .LVU92
 322 0026 0361     		str	r3, [r0, #16]
 133:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 9


 323              		.loc 1 133 3 is_stmt 1 view .LVU93
 324              		.loc 1 133 32 is_stmt 0 view .LVU94
 325 0028 8361     		str	r3, [r0, #24]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 326              		.loc 1 134 3 is_stmt 1 view .LVU95
 327              		.loc 1 134 7 is_stmt 0 view .LVU96
 328 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 329              	.LVL12:
 330              		.loc 1 134 6 view .LVU97
 331 002e 98B9     		cbnz	r0, .L26
 332              	.L22:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 333              		.loc 1 138 3 is_stmt 1 view .LVU98
 334              		.loc 1 138 26 is_stmt 0 view .LVU99
 335 0030 0723     		movs	r3, #7
 336 0032 0393     		str	r3, [sp, #12]
 139:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 337              		.loc 1 139 3 is_stmt 1 view .LVU100
 338              		.loc 1 139 29 is_stmt 0 view .LVU101
 339 0034 1023     		movs	r3, #16
 340 0036 0493     		str	r3, [sp, #16]
 140:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 341              		.loc 1 140 3 is_stmt 1 view .LVU102
 342              		.loc 1 140 7 is_stmt 0 view .LVU103
 343 0038 03A9     		add	r1, sp, #12
 344 003a 0C48     		ldr	r0, .L29
 345 003c FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 346              	.LVL13:
 347              		.loc 1 140 6 view .LVU104
 348 0040 68B9     		cbnz	r0, .L27
 349              	.L23:
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 350              		.loc 1 144 3 is_stmt 1 view .LVU105
 351              		.loc 1 144 37 is_stmt 0 view .LVU106
 352 0042 0023     		movs	r3, #0
 353 0044 0093     		str	r3, [sp]
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 354              		.loc 1 145 3 is_stmt 1 view .LVU107
 355              		.loc 1 145 33 is_stmt 0 view .LVU108
 356 0046 0293     		str	r3, [sp, #8]
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 357              		.loc 1 146 3 is_stmt 1 view .LVU109
 358              		.loc 1 146 7 is_stmt 0 view .LVU110
 359 0048 6946     		mov	r1, sp
 360 004a 0848     		ldr	r0, .L29
 361 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 362              	.LVL14:
 363              		.loc 1 146 6 view .LVU111
 364 0050 40B9     		cbnz	r0, .L28
 365              	.L21:
 147:Core/Src/tim.c ****   {
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 10


 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c **** }
 366              		.loc 1 154 1 view .LVU112
 367 0052 09B0     		add	sp, sp, #36
 368              	.LCFI10:
 369              		.cfi_remember_state
 370              		.cfi_def_cfa_offset 4
 371              		@ sp needed
 372 0054 5DF804FB 		ldr	pc, [sp], #4
 373              	.L26:
 374              	.LCFI11:
 375              		.cfi_restore_state
 136:Core/Src/tim.c ****   }
 376              		.loc 1 136 5 is_stmt 1 view .LVU113
 377 0058 FFF7FEFF 		bl	Error_Handler
 378              	.LVL15:
 379 005c E8E7     		b	.L22
 380              	.L27:
 142:Core/Src/tim.c ****   }
 381              		.loc 1 142 5 view .LVU114
 382 005e FFF7FEFF 		bl	Error_Handler
 383              	.LVL16:
 384 0062 EEE7     		b	.L23
 385              	.L28:
 148:Core/Src/tim.c ****   }
 386              		.loc 1 148 5 view .LVU115
 387 0064 FFF7FEFF 		bl	Error_Handler
 388              	.LVL17:
 389              		.loc 1 154 1 is_stmt 0 view .LVU116
 390 0068 F3E7     		b	.L21
 391              	.L30:
 392 006a 00BF     		.align	2
 393              	.L29:
 394 006c 00000000 		.word	.LANCHOR2
 395 0070 000C0040 		.word	1073744896
 396              		.cfi_endproc
 397              	.LFE146:
 399              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 400              		.align	1
 401              		.global	HAL_TIM_Base_MspInit
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 406              	HAL_TIM_Base_MspInit:
 407              	.LVL18:
 408              	.LFB148:
 155:Core/Src/tim.c **** /* TIM8 init function */
 156:Core/Src/tim.c **** void MX_TIM8_Init(void)
 157:Core/Src/tim.c **** {
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 160:Core/Src/tim.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 11


 161:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 164:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 165:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 166:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 171:Core/Src/tim.c ****   htim8.Instance = TIM8;
 172:Core/Src/tim.c ****   htim8.Init.Prescaler = 16-1;
 173:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 174:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
 175:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 176:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 177:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 178:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 183:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 184:Core/Src/tim.c ****   {
 185:Core/Src/tim.c ****     Error_Handler();
 186:Core/Src/tim.c ****   }
 187:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****     Error_Handler();
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 192:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 193:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 194:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 199:Core/Src/tim.c ****   sConfigOC.Pulse = 500-1;
 200:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 201:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 202:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 203:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 204:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 205:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 206:Core/Src/tim.c ****   {
 207:Core/Src/tim.c ****     Error_Handler();
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****     Error_Handler();
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****     Error_Handler();
 216:Core/Src/tim.c ****   }
 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 12


 218:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 219:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 220:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 221:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 222:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 223:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 224:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 225:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 226:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 227:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 228:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****     Error_Handler();
 231:Core/Src/tim.c ****   }
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 235:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c **** }
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 240:Core/Src/tim.c **** {
 409              		.loc 1 240 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 16
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414              		.loc 1 240 1 is_stmt 0 view .LVU118
 415 0000 84B0     		sub	sp, sp, #16
 416              	.LCFI12:
 417              		.cfi_def_cfa_offset 16
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 418              		.loc 1 242 3 is_stmt 1 view .LVU119
 419              		.loc 1 242 20 is_stmt 0 view .LVU120
 420 0002 0368     		ldr	r3, [r0]
 421              		.loc 1 242 5 view .LVU121
 422 0004 B3F1804F 		cmp	r3, #1073741824
 423 0008 16D0     		beq	.L37
 243:Core/Src/tim.c ****   {
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 247:Core/Src/tim.c ****     /* TIM2 clock enable */
 248:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 252:Core/Src/tim.c ****   }
 253:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 424              		.loc 1 253 8 is_stmt 1 view .LVU122
 425              		.loc 1 253 10 is_stmt 0 view .LVU123
 426 000a 214A     		ldr	r2, .L40
 427 000c 9342     		cmp	r3, r2
 428 000e 22D0     		beq	.L38
 254:Core/Src/tim.c ****   {
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 13


 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 258:Core/Src/tim.c ****     /* TIM4 clock enable */
 259:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 263:Core/Src/tim.c ****   }
 264:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 429              		.loc 1 264 8 is_stmt 1 view .LVU124
 430              		.loc 1 264 10 is_stmt 0 view .LVU125
 431 0010 204A     		ldr	r2, .L40+4
 432 0012 9342     		cmp	r3, r2
 433 0014 2DD0     		beq	.L39
 265:Core/Src/tim.c ****   {
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 269:Core/Src/tim.c ****     /* TIM5 clock enable */
 270:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 434              		.loc 1 275 8 is_stmt 1 view .LVU126
 435              		.loc 1 275 10 is_stmt 0 view .LVU127
 436 0016 204A     		ldr	r2, .L40+8
 437 0018 9342     		cmp	r3, r2
 438 001a 1AD1     		bne	.L31
 276:Core/Src/tim.c ****   {
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 280:Core/Src/tim.c ****     /* TIM8 clock enable */
 281:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 439              		.loc 1 281 5 is_stmt 1 view .LVU128
 440              	.LBB2:
 441              		.loc 1 281 5 view .LVU129
 442              		.loc 1 281 5 view .LVU130
 443 001c 1F4B     		ldr	r3, .L40+12
 444 001e D3F8F020 		ldr	r2, [r3, #240]
 445 0022 42F00202 		orr	r2, r2, #2
 446 0026 C3F8F020 		str	r2, [r3, #240]
 447              		.loc 1 281 5 view .LVU131
 448 002a D3F8F030 		ldr	r3, [r3, #240]
 449 002e 03F00203 		and	r3, r3, #2
 450 0032 0393     		str	r3, [sp, #12]
 451              		.loc 1 281 5 view .LVU132
 452 0034 039B     		ldr	r3, [sp, #12]
 453              	.LBE2:
 454              		.loc 1 281 5 view .LVU133
 282:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 285:Core/Src/tim.c ****   }
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 14


 286:Core/Src/tim.c **** }
 455              		.loc 1 286 1 is_stmt 0 view .LVU134
 456 0036 0CE0     		b	.L31
 457              	.L37:
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 458              		.loc 1 248 5 is_stmt 1 view .LVU135
 459              	.LBB3:
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 460              		.loc 1 248 5 view .LVU136
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 461              		.loc 1 248 5 view .LVU137
 462 0038 184B     		ldr	r3, .L40+12
 463 003a D3F8E820 		ldr	r2, [r3, #232]
 464 003e 42F00102 		orr	r2, r2, #1
 465 0042 C3F8E820 		str	r2, [r3, #232]
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 466              		.loc 1 248 5 view .LVU138
 467 0046 D3F8E830 		ldr	r3, [r3, #232]
 468 004a 03F00103 		and	r3, r3, #1
 469 004e 0093     		str	r3, [sp]
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 470              		.loc 1 248 5 view .LVU139
 471 0050 009B     		ldr	r3, [sp]
 472              	.LBE3:
 248:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 473              		.loc 1 248 5 view .LVU140
 474              	.L31:
 475              		.loc 1 286 1 is_stmt 0 view .LVU141
 476 0052 04B0     		add	sp, sp, #16
 477              	.LCFI13:
 478              		.cfi_remember_state
 479              		.cfi_def_cfa_offset 0
 480              		@ sp needed
 481 0054 7047     		bx	lr
 482              	.L38:
 483              	.LCFI14:
 484              		.cfi_restore_state
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 485              		.loc 1 259 5 is_stmt 1 view .LVU142
 486              	.LBB4:
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 487              		.loc 1 259 5 view .LVU143
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 488              		.loc 1 259 5 view .LVU144
 489 0056 114B     		ldr	r3, .L40+12
 490 0058 D3F8E820 		ldr	r2, [r3, #232]
 491 005c 42F00402 		orr	r2, r2, #4
 492 0060 C3F8E820 		str	r2, [r3, #232]
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 493              		.loc 1 259 5 view .LVU145
 494 0064 D3F8E830 		ldr	r3, [r3, #232]
 495 0068 03F00403 		and	r3, r3, #4
 496 006c 0193     		str	r3, [sp, #4]
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 497              		.loc 1 259 5 view .LVU146
 498 006e 019B     		ldr	r3, [sp, #4]
 499              	.LBE4:
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 15


 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 500              		.loc 1 259 5 view .LVU147
 501 0070 EFE7     		b	.L31
 502              	.L39:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 503              		.loc 1 270 5 view .LVU148
 504              	.LBB5:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 505              		.loc 1 270 5 view .LVU149
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 506              		.loc 1 270 5 view .LVU150
 507 0072 0A4B     		ldr	r3, .L40+12
 508 0074 D3F8E820 		ldr	r2, [r3, #232]
 509 0078 42F00802 		orr	r2, r2, #8
 510 007c C3F8E820 		str	r2, [r3, #232]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 511              		.loc 1 270 5 view .LVU151
 512 0080 D3F8E830 		ldr	r3, [r3, #232]
 513 0084 03F00803 		and	r3, r3, #8
 514 0088 0293     		str	r3, [sp, #8]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 515              		.loc 1 270 5 view .LVU152
 516 008a 029B     		ldr	r3, [sp, #8]
 517              	.LBE5:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 518              		.loc 1 270 5 view .LVU153
 519 008c E1E7     		b	.L31
 520              	.L41:
 521 008e 00BF     		.align	2
 522              	.L40:
 523 0090 00080040 		.word	1073743872
 524 0094 000C0040 		.word	1073744896
 525 0098 00040140 		.word	1073808384
 526 009c 00440258 		.word	1476543488
 527              		.cfi_endproc
 528              	.LFE148:
 530              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 531              		.align	1
 532              		.global	HAL_TIM_MspPostInit
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	HAL_TIM_MspPostInit:
 538              	.LVL19:
 539              	.LFB149:
 287:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 288:Core/Src/tim.c **** {
 540              		.loc 1 288 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 24
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		.loc 1 288 1 is_stmt 0 view .LVU155
 545 0000 00B5     		push	{lr}
 546              	.LCFI15:
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 14, -4
 549 0002 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 16


 550              	.LCFI16:
 551              		.cfi_def_cfa_offset 32
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 552              		.loc 1 290 3 is_stmt 1 view .LVU156
 553              		.loc 1 290 20 is_stmt 0 view .LVU157
 554 0004 0023     		movs	r3, #0
 555 0006 0193     		str	r3, [sp, #4]
 556 0008 0293     		str	r3, [sp, #8]
 557 000a 0393     		str	r3, [sp, #12]
 558 000c 0493     		str	r3, [sp, #16]
 559 000e 0593     		str	r3, [sp, #20]
 291:Core/Src/tim.c ****   if(timHandle->Instance==TIM8)
 560              		.loc 1 291 3 is_stmt 1 view .LVU158
 561              		.loc 1 291 15 is_stmt 0 view .LVU159
 562 0010 0268     		ldr	r2, [r0]
 563              		.loc 1 291 5 view .LVU160
 564 0012 03F18043 		add	r3, r3, #1073741824
 565 0016 03F58233 		add	r3, r3, #66560
 566 001a 9A42     		cmp	r2, r3
 567 001c 02D0     		beq	.L45
 568              	.LVL20:
 569              	.L42:
 292:Core/Src/tim.c ****   {
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 298:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 299:Core/Src/tim.c ****     PI6     ------> TIM8_CH2
 300:Core/Src/tim.c ****     PI5     ------> TIM8_CH1
 301:Core/Src/tim.c ****     PI7     ------> TIM8_CH3
 302:Core/Src/tim.c ****     */
 303:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_7;
 304:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 308:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 313:Core/Src/tim.c ****   }
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c **** }
 570              		.loc 1 315 1 view .LVU161
 571 001e 07B0     		add	sp, sp, #28
 572              	.LCFI17:
 573              		.cfi_remember_state
 574              		.cfi_def_cfa_offset 4
 575              		@ sp needed
 576 0020 5DF804FB 		ldr	pc, [sp], #4
 577              	.LVL21:
 578              	.L45:
 579              	.LCFI18:
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 17


 580              		.cfi_restore_state
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 581              		.loc 1 297 5 is_stmt 1 view .LVU162
 582              	.LBB6:
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 583              		.loc 1 297 5 view .LVU163
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 584              		.loc 1 297 5 view .LVU164
 585 0024 0B4B     		ldr	r3, .L46
 586 0026 D3F8E020 		ldr	r2, [r3, #224]
 587 002a 42F48072 		orr	r2, r2, #256
 588 002e C3F8E020 		str	r2, [r3, #224]
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 589              		.loc 1 297 5 view .LVU165
 590 0032 D3F8E030 		ldr	r3, [r3, #224]
 591 0036 03F48073 		and	r3, r3, #256
 592 003a 0093     		str	r3, [sp]
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 593              		.loc 1 297 5 view .LVU166
 594 003c 009B     		ldr	r3, [sp]
 595              	.LBE6:
 297:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 596              		.loc 1 297 5 view .LVU167
 303:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 597              		.loc 1 303 5 view .LVU168
 303:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 598              		.loc 1 303 25 is_stmt 0 view .LVU169
 599 003e E023     		movs	r3, #224
 600 0040 0193     		str	r3, [sp, #4]
 304:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 601              		.loc 1 304 5 is_stmt 1 view .LVU170
 304:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 304 26 is_stmt 0 view .LVU171
 603 0042 0223     		movs	r3, #2
 604 0044 0293     		str	r3, [sp, #8]
 305:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 605              		.loc 1 305 5 is_stmt 1 view .LVU172
 306:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 606              		.loc 1 306 5 view .LVU173
 307:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 607              		.loc 1 307 5 view .LVU174
 307:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 608              		.loc 1 307 31 is_stmt 0 view .LVU175
 609 0046 0323     		movs	r3, #3
 610 0048 0593     		str	r3, [sp, #20]
 308:Core/Src/tim.c **** 
 611              		.loc 1 308 5 is_stmt 1 view .LVU176
 612 004a 01A9     		add	r1, sp, #4
 613 004c 0248     		ldr	r0, .L46+4
 614              	.LVL22:
 308:Core/Src/tim.c **** 
 615              		.loc 1 308 5 is_stmt 0 view .LVU177
 616 004e FFF7FEFF 		bl	HAL_GPIO_Init
 617              	.LVL23:
 618              		.loc 1 315 1 view .LVU178
 619 0052 E4E7     		b	.L42
 620              	.L47:
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 18


 621              		.align	2
 622              	.L46:
 623 0054 00440258 		.word	1476543488
 624 0058 00200258 		.word	1476534272
 625              		.cfi_endproc
 626              	.LFE149:
 628              		.section	.text.MX_TIM8_Init,"ax",%progbits
 629              		.align	1
 630              		.global	MX_TIM8_Init
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	MX_TIM8_Init:
 636              	.LFB147:
 157:Core/Src/tim.c **** 
 637              		.loc 1 157 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 104
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 10B5     		push	{r4, lr}
 642              	.LCFI19:
 643              		.cfi_def_cfa_offset 8
 644              		.cfi_offset 4, -8
 645              		.cfi_offset 14, -4
 646 0002 9AB0     		sub	sp, sp, #104
 647              	.LCFI20:
 648              		.cfi_def_cfa_offset 112
 163:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 649              		.loc 1 163 3 view .LVU180
 163:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 650              		.loc 1 163 26 is_stmt 0 view .LVU181
 651 0004 0024     		movs	r4, #0
 652 0006 1694     		str	r4, [sp, #88]
 653 0008 1794     		str	r4, [sp, #92]
 654 000a 1894     		str	r4, [sp, #96]
 655 000c 1994     		str	r4, [sp, #100]
 164:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 656              		.loc 1 164 3 is_stmt 1 view .LVU182
 164:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 657              		.loc 1 164 27 is_stmt 0 view .LVU183
 658 000e 1394     		str	r4, [sp, #76]
 659 0010 1494     		str	r4, [sp, #80]
 660 0012 1594     		str	r4, [sp, #84]
 165:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 661              		.loc 1 165 3 is_stmt 1 view .LVU184
 165:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 662              		.loc 1 165 22 is_stmt 0 view .LVU185
 663 0014 0C94     		str	r4, [sp, #48]
 664 0016 0D94     		str	r4, [sp, #52]
 665 0018 0E94     		str	r4, [sp, #56]
 666 001a 0F94     		str	r4, [sp, #60]
 667 001c 1094     		str	r4, [sp, #64]
 668 001e 1194     		str	r4, [sp, #68]
 669 0020 1294     		str	r4, [sp, #72]
 166:Core/Src/tim.c **** 
 670              		.loc 1 166 3 is_stmt 1 view .LVU186
 166:Core/Src/tim.c **** 
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 19


 671              		.loc 1 166 34 is_stmt 0 view .LVU187
 672 0022 2C22     		movs	r2, #44
 673 0024 2146     		mov	r1, r4
 674 0026 01A8     		add	r0, sp, #4
 675 0028 FFF7FEFF 		bl	memset
 676              	.LVL24:
 171:Core/Src/tim.c ****   htim8.Init.Prescaler = 16-1;
 677              		.loc 1 171 3 is_stmt 1 view .LVU188
 171:Core/Src/tim.c ****   htim8.Init.Prescaler = 16-1;
 678              		.loc 1 171 18 is_stmt 0 view .LVU189
 679 002c 3D48     		ldr	r0, .L66
 680 002e 3E4B     		ldr	r3, .L66+4
 681 0030 0360     		str	r3, [r0]
 172:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 682              		.loc 1 172 3 is_stmt 1 view .LVU190
 172:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 683              		.loc 1 172 24 is_stmt 0 view .LVU191
 684 0032 0F23     		movs	r3, #15
 685 0034 4360     		str	r3, [r0, #4]
 173:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
 686              		.loc 1 173 3 is_stmt 1 view .LVU192
 173:Core/Src/tim.c ****   htim8.Init.Period = 1000-1;
 687              		.loc 1 173 26 is_stmt 0 view .LVU193
 688 0036 8460     		str	r4, [r0, #8]
 174:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 689              		.loc 1 174 3 is_stmt 1 view .LVU194
 174:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 690              		.loc 1 174 21 is_stmt 0 view .LVU195
 691 0038 40F2E733 		movw	r3, #999
 692 003c C360     		str	r3, [r0, #12]
 175:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 693              		.loc 1 175 3 is_stmt 1 view .LVU196
 175:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 694              		.loc 1 175 28 is_stmt 0 view .LVU197
 695 003e 0461     		str	r4, [r0, #16]
 176:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 696              		.loc 1 176 3 is_stmt 1 view .LVU198
 176:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 697              		.loc 1 176 32 is_stmt 0 view .LVU199
 698 0040 4461     		str	r4, [r0, #20]
 177:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 699              		.loc 1 177 3 is_stmt 1 view .LVU200
 177:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 700              		.loc 1 177 32 is_stmt 0 view .LVU201
 701 0042 8461     		str	r4, [r0, #24]
 178:Core/Src/tim.c ****   {
 702              		.loc 1 178 3 is_stmt 1 view .LVU202
 178:Core/Src/tim.c ****   {
 703              		.loc 1 178 7 is_stmt 0 view .LVU203
 704 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 705              	.LVL25:
 178:Core/Src/tim.c ****   {
 706              		.loc 1 178 6 view .LVU204
 707 0048 0028     		cmp	r0, #0
 708 004a 52D1     		bne	.L58
 709              	.L49:
 182:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 20


 710              		.loc 1 182 3 is_stmt 1 view .LVU205
 182:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 711              		.loc 1 182 34 is_stmt 0 view .LVU206
 712 004c 4FF48053 		mov	r3, #4096
 713 0050 1693     		str	r3, [sp, #88]
 183:Core/Src/tim.c ****   {
 714              		.loc 1 183 3 is_stmt 1 view .LVU207
 183:Core/Src/tim.c ****   {
 715              		.loc 1 183 7 is_stmt 0 view .LVU208
 716 0052 16A9     		add	r1, sp, #88
 717 0054 3348     		ldr	r0, .L66
 718 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 719              	.LVL26:
 183:Core/Src/tim.c ****   {
 720              		.loc 1 183 6 view .LVU209
 721 005a 0028     		cmp	r0, #0
 722 005c 4CD1     		bne	.L59
 723              	.L50:
 187:Core/Src/tim.c ****   {
 724              		.loc 1 187 3 is_stmt 1 view .LVU210
 187:Core/Src/tim.c ****   {
 725              		.loc 1 187 7 is_stmt 0 view .LVU211
 726 005e 3148     		ldr	r0, .L66
 727 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 728              	.LVL27:
 187:Core/Src/tim.c ****   {
 729              		.loc 1 187 6 view .LVU212
 730 0064 0028     		cmp	r0, #0
 731 0066 4AD1     		bne	.L60
 732              	.L51:
 191:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 733              		.loc 1 191 3 is_stmt 1 view .LVU213
 191:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 734              		.loc 1 191 37 is_stmt 0 view .LVU214
 735 0068 2023     		movs	r3, #32
 736 006a 1393     		str	r3, [sp, #76]
 192:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 737              		.loc 1 192 3 is_stmt 1 view .LVU215
 192:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 738              		.loc 1 192 38 is_stmt 0 view .LVU216
 739 006c 0023     		movs	r3, #0
 740 006e 1493     		str	r3, [sp, #80]
 193:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 741              		.loc 1 193 3 is_stmt 1 view .LVU217
 193:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 742              		.loc 1 193 33 is_stmt 0 view .LVU218
 743 0070 8023     		movs	r3, #128
 744 0072 1593     		str	r3, [sp, #84]
 194:Core/Src/tim.c ****   {
 745              		.loc 1 194 3 is_stmt 1 view .LVU219
 194:Core/Src/tim.c ****   {
 746              		.loc 1 194 7 is_stmt 0 view .LVU220
 747 0074 13A9     		add	r1, sp, #76
 748 0076 2B48     		ldr	r0, .L66
 749 0078 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 750              	.LVL28:
 194:Core/Src/tim.c ****   {
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 21


 751              		.loc 1 194 6 view .LVU221
 752 007c 0028     		cmp	r0, #0
 753 007e 41D1     		bne	.L61
 754              	.L52:
 198:Core/Src/tim.c ****   sConfigOC.Pulse = 500-1;
 755              		.loc 1 198 3 is_stmt 1 view .LVU222
 198:Core/Src/tim.c ****   sConfigOC.Pulse = 500-1;
 756              		.loc 1 198 20 is_stmt 0 view .LVU223
 757 0080 6023     		movs	r3, #96
 758 0082 0C93     		str	r3, [sp, #48]
 199:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 759              		.loc 1 199 3 is_stmt 1 view .LVU224
 199:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 760              		.loc 1 199 19 is_stmt 0 view .LVU225
 761 0084 40F2F313 		movw	r3, #499
 762 0088 0D93     		str	r3, [sp, #52]
 200:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 763              		.loc 1 200 3 is_stmt 1 view .LVU226
 200:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 764              		.loc 1 200 24 is_stmt 0 view .LVU227
 765 008a 0223     		movs	r3, #2
 766 008c 0E93     		str	r3, [sp, #56]
 201:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 767              		.loc 1 201 3 is_stmt 1 view .LVU228
 201:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 768              		.loc 1 201 25 is_stmt 0 view .LVU229
 769 008e 0022     		movs	r2, #0
 770 0090 0F92     		str	r2, [sp, #60]
 202:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 771              		.loc 1 202 3 is_stmt 1 view .LVU230
 202:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 772              		.loc 1 202 24 is_stmt 0 view .LVU231
 773 0092 0423     		movs	r3, #4
 774 0094 1093     		str	r3, [sp, #64]
 203:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 775              		.loc 1 203 3 is_stmt 1 view .LVU232
 203:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 776              		.loc 1 203 25 is_stmt 0 view .LVU233
 777 0096 1192     		str	r2, [sp, #68]
 204:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 778              		.loc 1 204 3 is_stmt 1 view .LVU234
 204:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 779              		.loc 1 204 26 is_stmt 0 view .LVU235
 780 0098 1292     		str	r2, [sp, #72]
 205:Core/Src/tim.c ****   {
 781              		.loc 1 205 3 is_stmt 1 view .LVU236
 205:Core/Src/tim.c ****   {
 782              		.loc 1 205 7 is_stmt 0 view .LVU237
 783 009a 0CA9     		add	r1, sp, #48
 784 009c 2148     		ldr	r0, .L66
 785 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 786              	.LVL29:
 205:Core/Src/tim.c ****   {
 787              		.loc 1 205 6 view .LVU238
 788 00a2 0028     		cmp	r0, #0
 789 00a4 31D1     		bne	.L62
 790              	.L53:
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 22


 209:Core/Src/tim.c ****   {
 791              		.loc 1 209 3 is_stmt 1 view .LVU239
 209:Core/Src/tim.c ****   {
 792              		.loc 1 209 7 is_stmt 0 view .LVU240
 793 00a6 0422     		movs	r2, #4
 794 00a8 0CA9     		add	r1, sp, #48
 795 00aa 1E48     		ldr	r0, .L66
 796 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 797              	.LVL30:
 209:Core/Src/tim.c ****   {
 798              		.loc 1 209 6 view .LVU241
 799 00b0 70BB     		cbnz	r0, .L63
 800              	.L54:
 213:Core/Src/tim.c ****   {
 801              		.loc 1 213 3 is_stmt 1 view .LVU242
 213:Core/Src/tim.c ****   {
 802              		.loc 1 213 7 is_stmt 0 view .LVU243
 803 00b2 0822     		movs	r2, #8
 804 00b4 0CA9     		add	r1, sp, #48
 805 00b6 1B48     		ldr	r0, .L66
 806 00b8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 807              	.LVL31:
 213:Core/Src/tim.c ****   {
 808              		.loc 1 213 6 view .LVU244
 809 00bc 58BB     		cbnz	r0, .L64
 810              	.L55:
 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 811              		.loc 1 217 3 is_stmt 1 view .LVU245
 217:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 812              		.loc 1 217 40 is_stmt 0 view .LVU246
 813 00be 0023     		movs	r3, #0
 814 00c0 0193     		str	r3, [sp, #4]
 218:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 815              		.loc 1 218 3 is_stmt 1 view .LVU247
 218:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 816              		.loc 1 218 41 is_stmt 0 view .LVU248
 817 00c2 0293     		str	r3, [sp, #8]
 219:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 818              		.loc 1 219 3 is_stmt 1 view .LVU249
 219:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 819              		.loc 1 219 34 is_stmt 0 view .LVU250
 820 00c4 0393     		str	r3, [sp, #12]
 220:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 821              		.loc 1 220 3 is_stmt 1 view .LVU251
 220:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 822              		.loc 1 220 33 is_stmt 0 view .LVU252
 823 00c6 0493     		str	r3, [sp, #16]
 221:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 824              		.loc 1 221 3 is_stmt 1 view .LVU253
 221:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 825              		.loc 1 221 35 is_stmt 0 view .LVU254
 826 00c8 0593     		str	r3, [sp, #20]
 222:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 827              		.loc 1 222 3 is_stmt 1 view .LVU255
 222:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 828              		.loc 1 222 38 is_stmt 0 view .LVU256
 829 00ca 4FF40052 		mov	r2, #8192
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 23


 830 00ce 0692     		str	r2, [sp, #24]
 223:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 831              		.loc 1 223 3 is_stmt 1 view .LVU257
 223:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 832              		.loc 1 223 36 is_stmt 0 view .LVU258
 833 00d0 0793     		str	r3, [sp, #28]
 224:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 834              		.loc 1 224 3 is_stmt 1 view .LVU259
 224:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 835              		.loc 1 224 36 is_stmt 0 view .LVU260
 836 00d2 0893     		str	r3, [sp, #32]
 225:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 837              		.loc 1 225 3 is_stmt 1 view .LVU261
 225:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 838              		.loc 1 225 39 is_stmt 0 view .LVU262
 839 00d4 4FF00072 		mov	r2, #33554432
 840 00d8 0992     		str	r2, [sp, #36]
 226:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 841              		.loc 1 226 3 is_stmt 1 view .LVU263
 226:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 842              		.loc 1 226 37 is_stmt 0 view .LVU264
 843 00da 0A93     		str	r3, [sp, #40]
 227:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 844              		.loc 1 227 3 is_stmt 1 view .LVU265
 227:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 845              		.loc 1 227 40 is_stmt 0 view .LVU266
 846 00dc 0B93     		str	r3, [sp, #44]
 228:Core/Src/tim.c ****   {
 847              		.loc 1 228 3 is_stmt 1 view .LVU267
 228:Core/Src/tim.c ****   {
 848              		.loc 1 228 7 is_stmt 0 view .LVU268
 849 00de 01A9     		add	r1, sp, #4
 850 00e0 1048     		ldr	r0, .L66
 851 00e2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 852              	.LVL32:
 228:Core/Src/tim.c ****   {
 853              		.loc 1 228 6 view .LVU269
 854 00e6 C8B9     		cbnz	r0, .L65
 855              	.L56:
 235:Core/Src/tim.c **** 
 856              		.loc 1 235 3 is_stmt 1 view .LVU270
 857 00e8 0E48     		ldr	r0, .L66
 858 00ea FFF7FEFF 		bl	HAL_TIM_MspPostInit
 859              	.LVL33:
 237:Core/Src/tim.c **** 
 860              		.loc 1 237 1 is_stmt 0 view .LVU271
 861 00ee 1AB0     		add	sp, sp, #104
 862              	.LCFI21:
 863              		.cfi_remember_state
 864              		.cfi_def_cfa_offset 8
 865              		@ sp needed
 866 00f0 10BD     		pop	{r4, pc}
 867              	.L58:
 868              	.LCFI22:
 869              		.cfi_restore_state
 180:Core/Src/tim.c ****   }
 870              		.loc 1 180 5 is_stmt 1 view .LVU272
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 24


 871 00f2 FFF7FEFF 		bl	Error_Handler
 872              	.LVL34:
 873 00f6 A9E7     		b	.L49
 874              	.L59:
 185:Core/Src/tim.c ****   }
 875              		.loc 1 185 5 view .LVU273
 876 00f8 FFF7FEFF 		bl	Error_Handler
 877              	.LVL35:
 878 00fc AFE7     		b	.L50
 879              	.L60:
 189:Core/Src/tim.c ****   }
 880              		.loc 1 189 5 view .LVU274
 881 00fe FFF7FEFF 		bl	Error_Handler
 882              	.LVL36:
 883 0102 B1E7     		b	.L51
 884              	.L61:
 196:Core/Src/tim.c ****   }
 885              		.loc 1 196 5 view .LVU275
 886 0104 FFF7FEFF 		bl	Error_Handler
 887              	.LVL37:
 888 0108 BAE7     		b	.L52
 889              	.L62:
 207:Core/Src/tim.c ****   }
 890              		.loc 1 207 5 view .LVU276
 891 010a FFF7FEFF 		bl	Error_Handler
 892              	.LVL38:
 893 010e CAE7     		b	.L53
 894              	.L63:
 211:Core/Src/tim.c ****   }
 895              		.loc 1 211 5 view .LVU277
 896 0110 FFF7FEFF 		bl	Error_Handler
 897              	.LVL39:
 898 0114 CDE7     		b	.L54
 899              	.L64:
 215:Core/Src/tim.c ****   }
 900              		.loc 1 215 5 view .LVU278
 901 0116 FFF7FEFF 		bl	Error_Handler
 902              	.LVL40:
 903 011a D0E7     		b	.L55
 904              	.L65:
 230:Core/Src/tim.c ****   }
 905              		.loc 1 230 5 view .LVU279
 906 011c FFF7FEFF 		bl	Error_Handler
 907              	.LVL41:
 908 0120 E2E7     		b	.L56
 909              	.L67:
 910 0122 00BF     		.align	2
 911              	.L66:
 912 0124 00000000 		.word	.LANCHOR3
 913 0128 00040140 		.word	1073808384
 914              		.cfi_endproc
 915              	.LFE147:
 917              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_TIM_Base_MspDeInit
 920              		.syntax unified
 921              		.thumb
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 25


 922              		.thumb_func
 924              	HAL_TIM_Base_MspDeInit:
 925              	.LVL42:
 926              	.LFB150:
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 318:Core/Src/tim.c **** {
 927              		.loc 1 318 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 932              		.loc 1 320 3 view .LVU281
 933              		.loc 1 320 20 is_stmt 0 view .LVU282
 934 0000 0368     		ldr	r3, [r0]
 935              		.loc 1 320 5 view .LVU283
 936 0002 B3F1804F 		cmp	r3, #1073741824
 937 0006 09D0     		beq	.L73
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 325:Core/Src/tim.c ****     /* Peripheral clock disable */
 326:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 330:Core/Src/tim.c ****   }
 331:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 938              		.loc 1 331 8 is_stmt 1 view .LVU284
 939              		.loc 1 331 10 is_stmt 0 view .LVU285
 940 0008 144A     		ldr	r2, .L77
 941 000a 9342     		cmp	r3, r2
 942 000c 0ED0     		beq	.L74
 332:Core/Src/tim.c ****   {
 333:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 334:Core/Src/tim.c **** 
 335:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 336:Core/Src/tim.c ****     /* Peripheral clock disable */
 337:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 341:Core/Src/tim.c ****   }
 342:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 943              		.loc 1 342 8 is_stmt 1 view .LVU286
 944              		.loc 1 342 10 is_stmt 0 view .LVU287
 945 000e 144A     		ldr	r2, .L77+4
 946 0010 9342     		cmp	r3, r2
 947 0012 13D0     		beq	.L75
 343:Core/Src/tim.c ****   {
 344:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 347:Core/Src/tim.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 26


 348:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 349:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 352:Core/Src/tim.c ****   }
 353:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 948              		.loc 1 353 8 is_stmt 1 view .LVU288
 949              		.loc 1 353 10 is_stmt 0 view .LVU289
 950 0014 134A     		ldr	r2, .L77+8
 951 0016 9342     		cmp	r3, r2
 952 0018 18D0     		beq	.L76
 953              	.L68:
 354:Core/Src/tim.c ****   {
 355:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 356:Core/Src/tim.c **** 
 357:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 358:Core/Src/tim.c ****     /* Peripheral clock disable */
 359:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c **** }
 954              		.loc 1 364 1 view .LVU290
 955 001a 7047     		bx	lr
 956              	.L73:
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 957              		.loc 1 326 5 is_stmt 1 view .LVU291
 958 001c 124A     		ldr	r2, .L77+12
 959 001e D2F8E830 		ldr	r3, [r2, #232]
 960 0022 23F00103 		bic	r3, r3, #1
 961 0026 C2F8E830 		str	r3, [r2, #232]
 962 002a 7047     		bx	lr
 963              	.L74:
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 964              		.loc 1 337 5 view .LVU292
 965 002c 0E4A     		ldr	r2, .L77+12
 966 002e D2F8E830 		ldr	r3, [r2, #232]
 967 0032 23F00403 		bic	r3, r3, #4
 968 0036 C2F8E830 		str	r3, [r2, #232]
 969 003a 7047     		bx	lr
 970              	.L75:
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 971              		.loc 1 348 5 view .LVU293
 972 003c 0A4A     		ldr	r2, .L77+12
 973 003e D2F8E830 		ldr	r3, [r2, #232]
 974 0042 23F00803 		bic	r3, r3, #8
 975 0046 C2F8E830 		str	r3, [r2, #232]
 976 004a 7047     		bx	lr
 977              	.L76:
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 978              		.loc 1 359 5 view .LVU294
 979 004c 064A     		ldr	r2, .L77+12
 980 004e D2F8F030 		ldr	r3, [r2, #240]
 981 0052 23F00203 		bic	r3, r3, #2
 982 0056 C2F8F030 		str	r3, [r2, #240]
 983              		.loc 1 364 1 is_stmt 0 view .LVU295
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 27


 984 005a DEE7     		b	.L68
 985              	.L78:
 986              		.align	2
 987              	.L77:
 988 005c 00080040 		.word	1073743872
 989 0060 000C0040 		.word	1073744896
 990 0064 00040140 		.word	1073808384
 991 0068 00440258 		.word	1476543488
 992              		.cfi_endproc
 993              	.LFE150:
 995              		.global	htim8
 996              		.global	htim5
 997              		.global	htim4
 998              		.global	htim2
 999              		.section	.bss.htim2,"aw",%nobits
 1000              		.align	2
 1001              		.set	.LANCHOR0,. + 0
 1004              	htim2:
 1005 0000 00000000 		.space	76
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1006              		.section	.bss.htim4,"aw",%nobits
 1007              		.align	2
 1008              		.set	.LANCHOR1,. + 0
 1011              	htim4:
 1012 0000 00000000 		.space	76
 1012      00000000 
 1012      00000000 
 1012      00000000 
 1012      00000000 
 1013              		.section	.bss.htim5,"aw",%nobits
 1014              		.align	2
 1015              		.set	.LANCHOR2,. + 0
 1018              	htim5:
 1019 0000 00000000 		.space	76
 1019      00000000 
 1019      00000000 
 1019      00000000 
 1019      00000000 
 1020              		.section	.bss.htim8,"aw",%nobits
 1021              		.align	2
 1022              		.set	.LANCHOR3,. + 0
 1025              	htim8:
 1026 0000 00000000 		.space	76
 1026      00000000 
 1026      00000000 
 1026      00000000 
 1026      00000000 
 1027              		.text
 1028              	.Letext0:
 1029              		.file 2 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\machine\\_default_types.h"
 1030              		.file 3 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\sys\\_stdint.h"
 1031              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1032              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1033              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 28


 1034              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1035              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1036              		.file 9 "Core/Inc/tim.h"
 1037              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 1038              		.file 11 "Core/Inc/main.h"
 1039              		.file 12 "<built-in>"
ARM GAS  C:\Users\blue\AppData\Local\Temp\cceRAPhB.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:19     .text.MX_TIM2_Init:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:25     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:141    .text.MX_TIM2_Init:0000006c $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:146    .text.MX_TIM4_Init:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:152    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:267    .text.MX_TIM4_Init:0000006c $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:273    .text.MX_TIM5_Init:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:279    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:394    .text.MX_TIM5_Init:0000006c $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:400    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:406    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:523    .text.HAL_TIM_Base_MspInit:00000090 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:531    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:537    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:623    .text.HAL_TIM_MspPostInit:00000054 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:629    .text.MX_TIM8_Init:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:635    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:912    .text.MX_TIM8_Init:00000124 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:918    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:924    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:988    .text.HAL_TIM_Base_MspDeInit:0000005c $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1025   .bss.htim8:00000000 htim8
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1018   .bss.htim5:00000000 htim5
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1011   .bss.htim4:00000000 htim4
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1004   .bss.htim2:00000000 htim2
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1000   .bss.htim2:00000000 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1007   .bss.htim4:00000000 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1014   .bss.htim5:00000000 $d
C:\Users\blue\AppData\Local\Temp\cceRAPhB.s:1021   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
