$date
	Sun Aug 14 16:43:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_subtractor_test $end
$var wire 1 ! d $end
$var wire 1 " bo $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % bi $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 & abar $end
$var wire 1 $ b $end
$var wire 1 % bi $end
$var wire 1 " bo $end
$var wire 1 ! d $end
$var wire 1 ' v1 $end
$var wire 1 ( v1bar $end
$var wire 1 ) v2 $end
$var wire 1 * v3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
0'
1&
0%
0$
0#
0"
0!
$end
#1
1"
1!
1*
1%
#2
0(
0*
1'
1)
0%
1$
#3
0!
1%
#4
0"
1!
0)
0&
0%
0$
1#
#5
0!
1%
#6
1(
0'
0%
1$
#7
1"
1!
1*
1%
#8
0"
0!
0*
1&
0%
0$
0#
#9
1"
1!
1*
1%
#10
0(
0*
1'
1)
0%
1$
#11
0!
1%
#12
0"
1!
0)
0&
0%
0$
1#
#13
0!
1%
#14
1(
0'
0%
1$
#15
1"
1!
1*
1%
#16
0"
0!
0*
1&
0%
0$
0#
#17
1"
1!
1*
1%
#18
0(
0*
1'
1)
0%
1$
#19
0!
1%
#20
0"
1!
0)
0&
0%
0$
1#
