Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/HDL/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot led4_axi_lite_slave_tb_behav --prj C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.sim/sim_1/behav/led4_axi_lite_slave_tb.prj work.led4_axi_lite_slave_tb work.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/simulaiton/AXI4_Master_BFM.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/simulaiton/AXI4_Lite_Master_BFM.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sim_1/imports/led4_axi_lite_slave/led4_axi_lite_slave_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/HDL/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v" Line 62. Module led4_axi_lite_slave doesn't have a timescale but atleast one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Masaaki/Documents/Vivado/Zynq/ZYBO/IP_test/led4_axi_lite_slave/led4_axi_lite_slave.srcs/sources_1/imports/verilog/led4_axi_lite_slave.v" Line 62. Module led4_axi_lite_slave doesn't have a timescale but atleast one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.led4_axi_lite_slave
Compiling module work.AXI4_Master_BFM(DELAY=10)
Compiling module work.AXI4_Lite_Master_BFM(DELAY=10)
Compiling module work.clk_gen
Compiling module work.reset_gen(RESET_STATE=1'b0,RESET...
Compiling module work.led4_axi_lite_slave_tb
Compiling module work.glbl
Built simulation snapshot led4_axi_lite_slave_tb_behav
