--------------------------------------------------------------------
|                      Xilinx XPower Analyzer                      |
--------------------------------------------------------------------
| Release                | 14.6 - P.68d (nt)                       |
| Command Line           | Generated from Graphical User Interface |
--------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 3.2.  By Clock Domain        |
| 3.3.  By Resource Type       |
| 3.3.1.  Core Dynamic         |
| 3.3.1.1.  Logic              |
| 3.3.1.2.  Signals            |
| 3.3.2.  IO                   |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
------------------------------------------------------------------------------
|                                  Project                                   |
------------------------------------------------------------------------------
| Design File               | F:/Xilinx/Projects/Triple_port_RAM/arbiter.ncd |
| Settings File             | NA                                             |
| Physical Constraints File | NA                                             |
| Simulation Activity File  | NA                                             |
| Design Nets Matched       | NA                                             |
| Simulation Nets Matched   | NA                                             |
------------------------------------------------------------------------------

1.2.  Device
-----------------------------------------------
|                   Device                    |
-----------------------------------------------
| Family           | Spartan3e                |
| Part             | xc3s100e                 |
| Package          | cp132                    |
| Temp Grade       | Commercial               |
| Process          | Typical                  |
| Speed Grade      | -4                       |
| Characterization | PRODUCTION,v1.2,06-23-09 |
-----------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.00 |      8 |    ---    |       ---       |
| Logic                 |       0.00 |    101 |      1920 |               5 |
| Signals               |       0.00 |    104 |    ---    |       ---       |
| IOs                   |       0.00 |     14 |        83 |              17 |
| Static Power          |      33.66 |        |           |                 |
| Total                 |      33.66 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 62.1 |
| Max Ambient (C)     | 82.9 |
| Junction Temp (C)   | 27.1 |
------------------------------

2.3.  Power Supply Summary
---------------------------------------------------------
|                 Power Supply Summary                  |
---------------------------------------------------------
|                      | Total | Dynamic | Static Power |
---------------------------------------------------------
| Supply Power (mW)    | 33.66 | 0.00    | 33.66        |
---------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |               8.26 |                 0.00 |                   8.26 |
| Vccaux                |          2.500 |               8.00 |                 0.00 |                   8.00 |
| Vcco25                |          2.500 |               1.50 |                 0.00 |                   1.50 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
----------------------------------------------------------------------------------------------------------------------
|        By Hierarchy        | Power (mW) | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |
----------------------------------------------------------------------------------------------------------------------
| Hierarchy total            |   0.00     |   0.00           |   0.00            |     16          |     95          |
|   arbiter                  |   0.00     |   0.00           |   0.00            |     14 /     16 |     79 /     95 |
|     RCM_test               |   0.00     |   0.00           |   0.00            |      0          |      0 /     14 |
|       word[0].bit[0].insti |   0.00     |   0.00           |   0.00            |      0          |      7          |
|       word[1].bit[0].insti |   0.00     |   0.00           |   0.00            |      0          |      7          |
|     counter                |   0.00     |   0.00           |   0.00            |      2          |      2          |
----------------------------------------------------------------------------------------------------------------------

3.2.  By Clock Domain
----------------------------------------------------------------------------------------------------------------------------------------
|   By Clock Domain : 8    | Power (mW) | Freq (MHz) |       Buffer        | Buffer Enable (%) | Enable Signal | Fanout | Slice Fanout |
----------------------------------------------------------------------------------------------------------------------------------------
| LDBL_0_not0001           |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   LDBL_0_not000139       |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   LDBL_0_not0001         |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            1 |
| LW_not0001               |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   LW_not000127           |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   LW_not0001             |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            2 |
| MDBL_0_not0001           |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   MDBL_0_not000166       |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   MDBL_0_not0001         |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            1 |
| MW_not0001               |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   MW_not000181           |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   MW_not0001             |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            2 |
| RDBL_0_not0001           |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   RDBL_0_not000169       |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   RDBL_0_not0001         |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            2 |
| RW_not0001               |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   RW_not0001211          |       0.00 |       0.00 | F5MUX (SLICEL)      |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   RW_not0001             |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            2 |
| clk_BUFGP/IBUFG          |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   clk_BUFGP/BUFG         |       0.00 |       0.00 | BUFGMUX_GCLK_BUFFER |                NA | NA            |     NA |           NA |
|   clk_BUFGP/BUFG.GCLKMUX |       0.00 |       0.00 | BUFGMUX_GCLKMUX     |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   clk_BUFGP              |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            1 |
|   clk_BUFGP/IBUFG        |       0.00 |       0.00 | NA                  |                NA | NA            |      1 |            1 |
| condition_and0000        |            |            |                     |                   |               |        |              |
|  Logic:                  |            |            |                     |                   |               |        |              |
|   condition_and00001     |       0.00 |       0.00 | F (SLICEL)          |                NA | NA            |     NA |           NA |
|  Nets:                   |            |            |                     |                   |               |        |              |
|   condition_and0000      |       0.00 |       0.00 | NA                  |                NA | NA            |      2 |            2 |
|                          |            |            |                     |                   |               |        |              |
| Total                    |       0.00 |            |                     |                   |               |        |              |
----------------------------------------------------------------------------------------------------------------------------------------

3.3.  By Resource Type
3.3.1.  Core Dynamic
3.3.1.1.  Logic
---------------------------------------------------------------------------------------------------------------------------------------
|                         Logic                         | Power (mW) |      Type      | Clock (MHz) |    Clock Name     | Signal Rate |
---------------------------------------------------------------------------------------------------------------------------------------
| LDBL_0                                                |       0.00 | FFX (SLICEL)   |         0.0 | LDBL_0_not0001    |         0.0 |
| LDBL_0_mux00001                                       |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LDBL_0_not000118                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LDBL_0_not000129                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LDBL_0_not000139_SW0                                  |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW                                                    |       0.00 | FFY (SLICEL)   |         0.0 | LW_not0001        |         0.0 |
| LW_1                                                  |       0.00 | FF             |         0.0 | LW_not0001        |         0.0 |
| LW_and0000                                            |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_and0001                                            |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_cmp_eq00001                                        |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_cmp_eq00011                                        |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_cmp_eq00061                                        |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_mux00001                                           |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_not0001111                                         |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_not00011111                                        |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_not0001112                                         |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_not000111_f5                                       |       0.00 | F5MUX (SLICEL) |       Async | Async             |         0.0 |
| LW_not0001121                                         |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_not000124                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_not00019                                           |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or00011                                            |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_or00021                                            |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_or00031                                            |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or0005                                             |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or0005_SW1                                         |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_or0006                                             |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or0006_SW0                                         |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or000711                                           |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| LW_or000712                                           |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| LW_or00071_f5                                         |       0.00 | F5MUX (SLICEL) |       Async | Async             |         0.0 |
| L_address_0                                           |       0.00 | FFY (SLICEL)   |         0.0 | LDBL_0_not0001    |         0.0 |
| L_address_0_mux00001                                  |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| L_data_read<0>_MLTSRCEDGELogicTrst1                   |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MDBL_0                                                |       0.00 | FFX (SLICEL)   |         0.0 | MDBL_0_not0001    |         0.0 |
| MDBL_0_mux0000                                        |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MDBL_0_not000112                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MDBL_0_not000163                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MDBL_0_not000166_SW0                                  |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MDBL_0_not00019                                       |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW                                                    |       0.00 | FFY (SLICEL)   |         0.0 | MW_not0001        |         0.0 |
| MW_1                                                  |       0.00 | FF             |         0.0 | MW_not0001        |         0.0 |
| MW_mux0000                                            |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000112                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000127                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000131                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000150                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not0001521                                         |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000160                                          |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000161                                          |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000165                                          |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| MW_not000165_SW0                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| M_address_0                                           |       0.00 | FFY (SLICEL)   |         0.0 | MDBL_0_not0001    |         0.0 |
| M_address_0_mux0000                                   |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| M_address_0_mux0000_SW0                               |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| M_data_read<0>_MLTSRCEDGELogicTrst1                   |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| Mxor_condition_xor0000_Result1                        |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| N441                                                  |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and0000102    |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000012     |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000029     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000029_SW0 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000060     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000079     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[0].bit[0].insti/latch_out_and000079_SW0 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000023     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000023_SW0 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000058     |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000080     |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000080_SW0 |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and00009      |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RCM_test/word[1].bit[0].insti/latch_out_and000092     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0                                                |       0.00 | FFY (SLICEL)   |         0.0 | RDBL_0_not0001    |         0.0 |
| RDBL_0_mux0000                                        |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not00012                                       |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not000122                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not00012_SW1                                   |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not0001341                                     |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not0001342                                     |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RDBL_0_not000134_f5                                   |       0.00 | F5MUX (SLICEL) |       Async | Async             |         0.0 |
| RDBL_0_not000169_SW0                                  |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RW                                                    |       0.00 | FFY (SLICEL)   |         0.0 | RW_not0001        |         0.0 |
| RW_1                                                  |       0.00 | FF             |         0.0 | RW_not0001        |         0.0 |
| RW_mux0000                                            |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RW_mux000011                                          |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RW_mux000011_SW0                                      |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RW_mux0000221                                         |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RW_not00012                                           |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RW_not0001211_F                                       |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| RW_not0001211_G                                       |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RW_not00012_SW0                                       |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| RW_not00018                                           |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| R_address_0                                           |       0.00 | FFX (SLICEL)   |         0.0 | RDBL_0_not0001    |         0.0 |
| R_address_0_mux0000                                   |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| R_address_0_mux0000_SW0                               |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| R_address_0_mux0000_SW1                               |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| R_data_read<0>_MLTSRCEDGELogicTrst1                   |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_0                                           |       0.00 | FFY (SLICEL)   |         0.0 | condition_and0000 |         0.0 |
| condition_0__and00001                                 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| condition_0__and00011                                 |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_1                                           |       0.00 | FFY (SLICEL)   |         0.0 | condition_and0000 |         0.0 |
| condition_1__and00001                                 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| condition_1__and00011                                 |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<0>                                  |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<0>_SW0                              |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<0>_SW1_SW0                          |       0.00 | F5MUX (SLICEL) |       Async | Async             |         0.0 |
| condition_mux0000<0>_SW1_SW0_F                        |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<0>_SW1_SW0_G                        |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<0>_SW1_SW1                          |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_mux0000<1>1                                 |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| condition_or0000                                      |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| condition_or0000_SW0                                  |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| counter/Mcount_count_xor<0>11                         |       0.00 | G (SLICEL)     |       Async | Async             |         0.0 |
| counter/Mcount_count_xor<1>11                         |       0.00 | F (SLICEL)     |       Async | Async             |         0.0 |
| counter/count_0                                       |       0.00 | FFY (SLICEL)   |         0.0 | clk_BUFGP         |         0.0 |
| counter/count_1                                       |       0.00 | FFX (SLICEL)   |         0.0 | clk_BUFGP         |         0.0 |
|                                                       |            |                |             |                   |             |
| Total                                                 |       0.00 |                |             |                   |             |
---------------------------------------------------------------------------------------------------------------------------------------

3.3.1.2.  Signals
--------------------------------------------------------------------------------------------------------------------------------------------------------
|                      Signals                      | Power (mW) | Signal Rate | % High | Fanout | Slice Fanout |       Clock       |    Logic Type    |
--------------------------------------------------------------------------------------------------------------------------------------------------------
| LDBL<0>                                           |       0.00 |        0.00 |    6.5 |      4 |            4 | LDBL_0_not0001    | NA               |
| LDBL_0_not000118                                  |       0.00 |        0.00 |   52.8 |      1 |            1 | Async             | NA               |
| LDBL_0_not000129                                  |       0.00 |        0.00 |   24.1 |      1 |            1 | Async             | NA               |
| LW                                                |       0.00 |        0.00 |    9.7 |      5 |            5 | LW_not0001        | NA               |
| LW_and0000                                        |       0.00 |        0.00 |    2.3 |      5 |            5 | Async             | NA               |
| LW_and0001                                        |       0.00 |        0.00 |    6.3 |      6 |            6 | Async             | NA               |
| LW_cmp_eq0000                                     |       0.00 |        0.00 |   20.9 |      2 |            2 | Async             | NA               |
| LW_cmp_eq0001                                     |       0.00 |        0.00 |   41.3 |      7 |            7 | Async             | NA               |
| LW_cmp_eq0002                                     |       0.00 |        0.00 |   23.0 |      3 |            3 | Async             | NA               |
| LW_cmp_eq0005                                     |       0.00 |        0.00 |   29.4 |      2 |            2 | Async             | NA               |
| LW_cmp_eq0006                                     |       0.00 |        0.00 |   23.6 |      2 |            2 | Async             | NA               |
| LW_mux0000                                        |       0.00 |        0.00 |   22.7 |      2 |            1 | LW_not0001        | FF, FFY (SLICEL) |
| LW_not000124                                      |       0.00 |        0.00 |   37.7 |      1 |            1 | Async             | NA               |
| LW_not00019                                       |       0.00 |        0.00 |   49.3 |      1 |            1 | Async             | NA               |
| LW_or0001                                         |       0.00 |        0.00 |   22.8 |     15 |           15 | Async             | NA               |
| LW_or0002                                         |       0.00 |        0.00 |   33.8 |      8 |            8 | Async             | NA               |
| LW_or0003                                         |       0.00 |        0.00 |   61.8 |      4 |            4 | Async             | NA               |
| LW_or0005                                         |       0.00 |        0.00 |   97.7 |      6 |            6 | Async             | NA               |
| LW_or0006                                         |       0.00 |        0.00 |   93.8 |      6 |            6 | Async             | NA               |
| LW_or0007                                         |       0.00 |        0.00 |    0.0 |      8 |            8 | Async             | NA               |
| L_address<0>                                      |       0.00 |        0.00 |    6.5 |      5 |            5 | LDBL_0_not0001    | NA               |
| L_data_0_IBUF                                     |       0.00 |        0.00 |   50.0 |      6 |            6 | Async             | NA               |
| L_data_read<0>_MLTSRCEDGE                         |       0.00 |        0.00 |   42.1 |      1 |            1 | Async             | NA               |
| L_port_addr_0_IBUF                                |       0.00 |        0.00 |   50.0 |      6 |            6 | Async             | NA               |
| L_write_enable_IBUF                               |       0.00 |        0.00 |   50.0 |      5 |            5 | Async             | NA               |
| MDBL<0>                                           |       0.00 |        0.00 |    9.8 |      4 |            4 | MDBL_0_not0001    | NA               |
| MDBL_0_not000112                                  |       0.00 |        0.00 |   45.7 |      1 |            1 | Async             | NA               |
| MDBL_0_not000163                                  |       0.00 |        0.00 |   18.8 |      1 |            1 | Async             | NA               |
| MDBL_0_not00019                                   |       0.00 |        0.00 |   45.7 |      1 |            1 | Async             | NA               |
| MW                                                |       0.00 |        0.00 |    7.8 |      5 |            5 | MW_not0001        | NA               |
| MW_mux0000                                        |       0.00 |        0.00 |   17.8 |      2 |            1 | MW_not0001        | FF, FFY (SLICEL) |
| MW_not000112                                      |       0.00 |        0.00 |   40.8 |      1 |            1 | Async             | NA               |
| MW_not000127                                      |       0.00 |        0.00 |    4.1 |      1 |            1 | Async             | NA               |
| MW_not000150                                      |       0.00 |        0.00 |   32.6 |      1 |            1 | Async             | NA               |
| MW_not000160                                      |       0.00 |        0.00 |   36.8 |      1 |            1 | Async             | NA               |
| MW_not000165                                      |       0.00 |        0.00 |   40.6 |      1 |            1 | Async             | NA               |
| M_address<0>                                      |       0.00 |        0.00 |    9.8 |      5 |            5 | MDBL_0_not0001    | NA               |
| M_data_0_IBUF                                     |       0.00 |        0.00 |   50.0 |     11 |           11 | Async             | NA               |
| M_data_read<0>_MLTSRCEDGE                         |       0.00 |        0.00 |   41.3 |      1 |            1 | Async             | NA               |
| M_port_addr_0_IBUF                                |       0.00 |        0.00 |   50.0 |      6 |            6 | Async             | NA               |
| M_write_enable_IBUF                               |       0.00 |        0.00 |   50.0 |      9 |            9 | Async             | NA               |
| N100                                              |       0.00 |        0.00 |    0.1 |      1 |            1 | Async             | NA               |
| N102                                              |       0.00 |        0.00 |   88.3 |      1 |            1 | Async             | NA               |
| N104                                              |       0.00 |        0.00 |   99.3 |      1 |            1 | Async             | NA               |
| N106                                              |       0.00 |        0.00 |    0.0 |      1 |            1 | Async             | NA               |
| N108                                              |       0.00 |        0.00 |   96.9 |      2 |            2 | Async             | NA               |
| N110                                              |       0.00 |        0.00 |   26.0 |      1 |            1 | Async             | NA               |
| N112                                              |       0.00 |        0.00 |   77.2 |      1 |            1 | Async             | NA               |
| N13                                               |       0.00 |        0.00 |  100.0 |      3 |            3 | Async             | NA               |
| N18                                               |       0.00 |        0.00 |   55.8 |      5 |            5 | Async             | NA               |
| N19                                               |       0.00 |        0.00 |    0.0 |      3 |            3 | Async             | NA               |
| N23                                               |       0.00 |        0.00 |   30.9 |      3 |            3 | Async             | NA               |
| N26                                               |       0.00 |        0.00 |   80.5 |      7 |            7 | Async             | NA               |
| N27                                               |       0.00 |        0.00 |   87.5 |      4 |            4 | Async             | NA               |
| N39                                               |       0.00 |        0.00 |   22.8 |      4 |            4 | Async             | NA               |
| N44                                               |       0.00 |        0.00 |   33.8 |      4 |            4 | Async             | NA               |
| N51                                               |       0.00 |        0.00 |   18.3 |      8 |            8 | Async             | NA               |
| N54                                               |       0.00 |        0.00 |   73.2 |      1 |            1 | Async             | NA               |
| N60                                               |       0.00 |        0.00 |   75.0 |      2 |            2 | Async             | NA               |
| N62                                               |       0.00 |        0.00 |   33.8 |      1 |            1 | Async             | NA               |
| N64                                               |       0.00 |        0.00 |   77.0 |      1 |            1 | Async             | NA               |
| N66                                               |       0.00 |        0.00 |   22.6 |      3 |            3 | Async             | NA               |
| N67                                               |       0.00 |        0.00 |   37.1 |      3 |            3 | Async             | NA               |
| N79                                               |       0.00 |        0.00 |   32.9 |      3 |            3 | Async             | NA               |
| N85                                               |       0.00 |        0.00 |   50.0 |      1 |            1 | Async             | NA               |
| N89                                               |       0.00 |        0.00 |    0.0 |      1 |            1 | Async             | NA               |
| N90                                               |       0.00 |        0.00 |   24.8 |      1 |            1 | Async             | NA               |
| N94                                               |       0.00 |        0.00 |   19.7 |      1 |            1 | Async             | NA               |
| N96                                               |       0.00 |        0.00 |   48.5 |      1 |            1 | Async             | NA               |
| N98                                               |       0.00 |        0.00 |    1.7 |      1 |            1 | Async             | NA               |
| RCM_test/word[0].bit[0].insti/latch_out_and0000   |       0.00 |        0.00 |   64.9 |      4 |            4 | Async             | NA               |
| RCM_test/word[0].bit[0].insti/latch_out_and000012 |       0.00 |        0.00 |   67.9 |      1 |            1 | Async             | NA               |
| RCM_test/word[0].bit[0].insti/latch_out_and000029 |       0.00 |        0.00 |   17.3 |      1 |            1 | Async             | NA               |
| RCM_test/word[0].bit[0].insti/latch_out_and000060 |       0.00 |        0.00 |   99.4 |      1 |            1 | Async             | NA               |
| RCM_test/word[0].bit[0].insti/latch_out_and000079 |       0.00 |        0.00 |   97.7 |      1 |            1 | Async             | NA               |
| RCM_test/word[1].bit[0].insti/latch_out_and0000   |       0.00 |        0.00 |   52.5 |      4 |            4 | Async             | NA               |
| RCM_test/word[1].bit[0].insti/latch_out_and000023 |       0.00 |        0.00 |    2.3 |      1 |            1 | Async             | NA               |
| RCM_test/word[1].bit[0].insti/latch_out_and000058 |       0.00 |        0.00 |   99.9 |      1 |            1 | Async             | NA               |
| RCM_test/word[1].bit[0].insti/latch_out_and000080 |       0.00 |        0.00 |   99.6 |      1 |            1 | Async             | NA               |
| RCM_test/word[1].bit[0].insti/latch_out_and00009  |       0.00 |        0.00 |   51.5 |      1 |            1 | Async             | NA               |
| RDBL<0>                                           |       0.00 |        0.00 |   12.4 |      4 |            4 | RDBL_0_not0001    | NA               |
| RDBL_0_not000122                                  |       0.00 |        0.00 |   38.2 |      1 |            1 | Async             | NA               |
| RDBL_0_not000134                                  |       0.00 |        0.00 |    0.0 |      1 |            1 | Async             | NA               |
| RW                                                |       0.00 |        0.00 |   15.3 |      5 |            5 | RW_not0001        | NA               |
| RW_mux0000                                        |       0.00 |        0.00 |   15.3 |      2 |            1 | RW_not0001        | FF, FFY (SLICEL) |
| RW_not00018                                       |       0.00 |        0.00 |   59.1 |      2 |            2 | Async             | NA               |
| R_address<0>                                      |       0.00 |        0.00 |   12.4 |      5 |            5 | RDBL_0_not0001    | NA               |
| R_data_0_IBUF                                     |       0.00 |        0.00 |   50.0 |      7 |            7 | Async             | NA               |
| R_data_read<0>_MLTSRCEDGE                         |       0.00 |        0.00 |   46.3 |      1 |            1 | Async             | NA               |
| R_port_addr_0_IBUF                                |       0.00 |        0.00 |   50.0 |      6 |            6 | Async             | NA               |
| R_write_enable_IBUF                               |       0.00 |        0.00 |   50.0 |      6 |            6 | Async             | NA               |
| condition<0>                                      |       0.00 |        0.00 |   44.6 |     18 |           18 | condition_and0000 | NA               |
| condition<1>                                      |       0.00 |        0.00 |   53.0 |     19 |           19 | condition_and0000 | NA               |
| condition_0_0_not0000                             |       0.00 |        0.00 |   50.0 |      2 |            2 | condition_and0000 | FFY (SLICEL)     |
| condition_0__and0000                              |       0.00 |        0.00 |   42.6 |      1 |            1 | Async             | NA               |
| condition_0__and0001                              |       0.00 |        0.00 |   44.3 |      1 |            1 | Async             | NA               |
| condition_1__and0000                              |       0.00 |        0.00 |   34.2 |      1 |            1 | Async             | NA               |
| condition_1__and0001                              |       0.00 |        0.00 |   52.7 |      1 |            1 | Async             | NA               |
| condition_mux0000<0>                              |       0.00 |        0.00 |   65.9 |      3 |            2 | Async             | NA               |
| condition_mux0000<1>                              |       0.00 |        0.00 |   51.0 |      3 |            2 | Async             | NA               |
| condition_or0000                                  |       0.00 |        0.00 |   86.9 |      4 |            4 | Async             | NA               |
| counter/count<0>                                  |       0.00 |        0.00 |   35.7 |     19 |           19 | clk_BUFGP         | NA               |
| counter/count<1>                                  |       0.00 |        0.00 |   35.7 |     22 |           22 | clk_BUFGP         | NA               |
| rst_IBUF                                          |       0.00 |        0.00 |    1.0 |      2 |            1 | Async             | NA               |
|                                                   |            |             |        |        |              |                   |                  |
| Total                                             |       0.00 |             |        |        |              |                   |                  |
--------------------------------------------------------------------------------------------------------------------------------------------------------

3.3.2.  IO
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|         IO         | Power (mW) |   I/O Standard   | Signal Rate | % High | Clock (MHz) | Clock Name | Input Pins | Output Pins | Bidir Pins | Output Enable (%) | Output Load (pF) | Data Rate | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Vccint (mW) | Vccaux (mW) | Vcco On-Chip Termal (mW)  | Vcco Supply Current (mA) |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| L_data<0>          |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| L_data_read<0>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |    4.1 |       Async | Async      |          0 |           1 |          0 |              0.10 |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| L_port_addr<0>     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| L_write_enable     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| M_data<0>          |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| M_data_read<0>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |    3.2 |       Async | Async      |          0 |           1 |          0 |              0.08 |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| M_port_addr<0>     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| M_write_enable     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| R_data<0>          |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| R_data_read<0>     |       0.00 | LVCMOS25_12_SLOW |        0.00 |    7.1 |       Async | Async      |          0 |           1 |          0 |              0.15 |                5 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| R_port_addr<0>     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| R_write_enable     |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| clk                |       0.00 | LVCMOS25         |        0.00 |   50.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
| rst                |       0.00 | LVCMOS25         |        0.00 |    1.0 |       Async | Async      |          1 |           0 |          0 |                NA |                0 | SDR       | No              | Off      | No           |        0.00 |        0.00 |                      0.00 |                     0.00 |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Internal VREFs (0) |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
|                    |            |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
| Total              |       0.00 |                  |             |        |             |            |            |             |            |                   |                  |           |                 |          |              |             |             |                           |                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:Power:1337 - Clock frequency for clock net "LDBL_0_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "LW_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "MDBL_0_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "MW_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "RDBL_0_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "RW_not0001" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clk_BUFGP/IBUFG" is zero.
WARNING:Power:1337 - Clock frequency for clock net "condition_and0000" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
--------------------------------------------------------------------------------

Analysis completed: Wed Jul 16 14:42:21 2014
----------------------------------------------------------------
