// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module maxpool_Loop_LOOP_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        output_V_din,
        output_V_full_n,
        output_V_write,
        input_V_dout,
        input_V_empty_n,
        input_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 50'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 50'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 50'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 50'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 50'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 50'b100000;
parameter    ap_ST_pp0_stg5_fsm_6 = 50'b1000000;
parameter    ap_ST_pp0_stg6_fsm_7 = 50'b10000000;
parameter    ap_ST_pp0_stg7_fsm_8 = 50'b100000000;
parameter    ap_ST_pp0_stg8_fsm_9 = 50'b1000000000;
parameter    ap_ST_pp0_stg9_fsm_10 = 50'b10000000000;
parameter    ap_ST_pp0_stg10_fsm_11 = 50'b100000000000;
parameter    ap_ST_pp0_stg11_fsm_12 = 50'b1000000000000;
parameter    ap_ST_pp0_stg12_fsm_13 = 50'b10000000000000;
parameter    ap_ST_pp0_stg13_fsm_14 = 50'b100000000000000;
parameter    ap_ST_pp0_stg14_fsm_15 = 50'b1000000000000000;
parameter    ap_ST_pp0_stg15_fsm_16 = 50'b10000000000000000;
parameter    ap_ST_pp0_stg16_fsm_17 = 50'b100000000000000000;
parameter    ap_ST_pp0_stg17_fsm_18 = 50'b1000000000000000000;
parameter    ap_ST_pp0_stg18_fsm_19 = 50'b10000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_20 = 50'b100000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_21 = 50'b1000000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_22 = 50'b10000000000000000000000;
parameter    ap_ST_pp0_stg22_fsm_23 = 50'b100000000000000000000000;
parameter    ap_ST_pp0_stg23_fsm_24 = 50'b1000000000000000000000000;
parameter    ap_ST_pp0_stg24_fsm_25 = 50'b10000000000000000000000000;
parameter    ap_ST_pp0_stg25_fsm_26 = 50'b100000000000000000000000000;
parameter    ap_ST_pp0_stg26_fsm_27 = 50'b1000000000000000000000000000;
parameter    ap_ST_pp0_stg27_fsm_28 = 50'b10000000000000000000000000000;
parameter    ap_ST_pp0_stg28_fsm_29 = 50'b100000000000000000000000000000;
parameter    ap_ST_pp0_stg29_fsm_30 = 50'b1000000000000000000000000000000;
parameter    ap_ST_pp0_stg30_fsm_31 = 50'b10000000000000000000000000000000;
parameter    ap_ST_pp0_stg31_fsm_32 = 50'b100000000000000000000000000000000;
parameter    ap_ST_pp0_stg32_fsm_33 = 50'b1000000000000000000000000000000000;
parameter    ap_ST_pp0_stg33_fsm_34 = 50'b10000000000000000000000000000000000;
parameter    ap_ST_pp0_stg34_fsm_35 = 50'b100000000000000000000000000000000000;
parameter    ap_ST_pp0_stg35_fsm_36 = 50'b1000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg36_fsm_37 = 50'b10000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg37_fsm_38 = 50'b100000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg38_fsm_39 = 50'b1000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg39_fsm_40 = 50'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg40_fsm_41 = 50'b100000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg41_fsm_42 = 50'b1000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg42_fsm_43 = 50'b10000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg43_fsm_44 = 50'b100000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg44_fsm_45 = 50'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg45_fsm_46 = 50'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg46_fsm_47 = 50'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg47_fsm_48 = 50'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_49 = 50'b10000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] output_V_din;
input   output_V_full_n;
output   output_V_write;
input  [7:0] input_V_dout;
input   input_V_empty_n;
output   input_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] output_V_din;
reg output_V_write;
reg input_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm = 50'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_69;
reg   [3:0] loop_count_reg_55;
reg   [7:0] reg_66;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_93;
reg   [0:0] exitcond1_reg_487;
reg    ap_sig_bdd_100;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_487_pp0_it1;
reg    ap_sig_bdd_108;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_sig_cseq_ST_pp0_stg37_fsm_38;
reg    ap_sig_bdd_121;
reg    ap_sig_cseq_ST_pp0_stg43_fsm_44;
reg    ap_sig_bdd_132;
reg    ap_sig_bdd_136;
reg    ap_sig_cseq_ST_pp0_stg46_fsm_47;
reg    ap_sig_bdd_147;
reg    ap_sig_cseq_ST_pp0_stg47_fsm_48;
reg    ap_sig_bdd_157;
reg   [7:0] reg_70;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_bdd_168;
reg    ap_sig_cseq_ST_pp0_stg38_fsm_39;
reg    ap_sig_bdd_177;
reg    ap_sig_cseq_ST_pp0_stg44_fsm_45;
reg    ap_sig_bdd_187;
reg   [7:0] reg_74;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_bdd_198;
reg    ap_sig_cseq_ST_pp0_stg39_fsm_40;
reg    ap_sig_bdd_207;
reg    ap_sig_cseq_ST_pp0_stg45_fsm_46;
reg    ap_sig_bdd_217;
reg   [7:0] reg_78;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_bdd_228;
reg    ap_sig_cseq_ST_pp0_stg40_fsm_41;
reg    ap_sig_bdd_237;
reg   [7:0] reg_82;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_6;
reg    ap_sig_bdd_248;
reg    ap_sig_cseq_ST_pp0_stg41_fsm_42;
reg    ap_sig_bdd_257;
reg   [7:0] reg_86;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_7;
reg    ap_sig_bdd_268;
reg    ap_sig_cseq_ST_pp0_stg42_fsm_43;
reg    ap_sig_bdd_277;
wire   [0:0] exitcond1_fu_132_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_288;
wire   [3:0] loop_count_1_fu_138_p2;
reg   [3:0] loop_count_1_reg_491;
reg   [7:0] input_V_read_6_reg_496;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_8;
reg    ap_sig_bdd_304;
reg   [7:0] input_V_read_7_reg_502;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_9;
reg    ap_sig_bdd_314;
reg   [7:0] input_V_read_8_reg_508;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_10;
reg    ap_sig_bdd_324;
reg   [7:0] input_V_read_9_reg_514;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_11;
reg    ap_sig_bdd_334;
reg   [7:0] input_V_read_10_reg_520;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_12;
reg    ap_sig_bdd_344;
reg   [7:0] input_V_read_11_reg_526;
reg    ap_sig_cseq_ST_pp0_stg12_fsm_13;
reg    ap_sig_bdd_354;
reg   [7:0] input_V_read_12_reg_532;
reg    ap_sig_cseq_ST_pp0_stg13_fsm_14;
reg    ap_sig_bdd_364;
reg   [7:0] input_V_read_13_reg_538;
reg    ap_sig_cseq_ST_pp0_stg14_fsm_15;
reg    ap_sig_bdd_374;
reg   [7:0] input_V_read_14_reg_544;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_16;
reg    ap_sig_bdd_384;
reg   [7:0] input_V_read_15_reg_550;
reg    ap_sig_cseq_ST_pp0_stg16_fsm_17;
reg    ap_sig_bdd_394;
reg   [7:0] input_V_read_16_reg_556;
reg    ap_sig_cseq_ST_pp0_stg17_fsm_18;
reg    ap_sig_bdd_404;
reg   [7:0] input_V_read_17_reg_562;
reg    ap_sig_cseq_ST_pp0_stg18_fsm_19;
reg    ap_sig_bdd_414;
reg   [7:0] input_V_read_18_reg_568;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_20;
reg    ap_sig_bdd_424;
reg   [7:0] input_V_read_19_reg_574;
reg    ap_sig_cseq_ST_pp0_stg20_fsm_21;
reg    ap_sig_bdd_434;
reg   [7:0] input_V_read_20_reg_580;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_22;
reg    ap_sig_bdd_444;
reg   [7:0] input_V_read_21_reg_586;
reg    ap_sig_cseq_ST_pp0_stg22_fsm_23;
reg    ap_sig_bdd_454;
reg   [7:0] input_V_read_22_reg_592;
reg    ap_sig_cseq_ST_pp0_stg23_fsm_24;
reg    ap_sig_bdd_464;
reg   [7:0] input_V_read_23_reg_598;
reg    ap_sig_cseq_ST_pp0_stg24_fsm_25;
reg    ap_sig_bdd_474;
reg   [7:0] tmp_reg_604;
reg    ap_sig_cseq_ST_pp0_stg25_fsm_26;
reg    ap_sig_bdd_484;
reg   [7:0] tmp_1_reg_610;
reg    ap_sig_cseq_ST_pp0_stg26_fsm_27;
reg    ap_sig_bdd_494;
reg   [7:0] tmp_6_reg_616;
reg    ap_sig_cseq_ST_pp0_stg27_fsm_28;
reg    ap_sig_bdd_504;
reg   [7:0] tmp_8_reg_622;
reg    ap_sig_cseq_ST_pp0_stg28_fsm_29;
reg    ap_sig_bdd_514;
reg   [7:0] tmp_10_reg_628;
reg    ap_sig_cseq_ST_pp0_stg29_fsm_30;
reg    ap_sig_bdd_524;
reg   [7:0] tmp_21_reg_634;
reg    ap_sig_cseq_ST_pp0_stg30_fsm_31;
reg    ap_sig_bdd_534;
reg   [7:0] tmp_22_reg_640;
reg    ap_sig_cseq_ST_pp0_stg31_fsm_32;
reg    ap_sig_bdd_544;
reg   [7:0] tmp_23_reg_646;
reg    ap_sig_cseq_ST_pp0_stg32_fsm_33;
reg    ap_sig_bdd_554;
reg   [7:0] tmp_24_reg_652;
reg    ap_sig_cseq_ST_pp0_stg33_fsm_34;
reg    ap_sig_bdd_564;
reg   [7:0] tmp_25_reg_658;
reg    ap_sig_cseq_ST_pp0_stg34_fsm_35;
reg    ap_sig_bdd_574;
reg   [7:0] tmp_26_reg_664;
reg    ap_sig_cseq_ST_pp0_stg35_fsm_36;
reg    ap_sig_bdd_584;
reg   [7:0] tmp_27_reg_670;
reg    ap_sig_cseq_ST_pp0_stg36_fsm_37;
reg    ap_sig_bdd_594;
wire   [7:0] tmp_3_fu_160_p3;
reg   [7:0] tmp_3_reg_676;
wire   [7:0] tmp_9_fu_184_p3;
reg   [7:0] tmp_9_reg_681;
wire   [7:0] tmp_11_fu_208_p3;
reg   [7:0] tmp_11_reg_686;
wire   [7:0] tmp_12_fu_242_p3;
reg   [7:0] tmp_12_reg_691;
wire   [7:0] tmp_13_fu_276_p3;
reg   [7:0] tmp_13_reg_696;
wire   [7:0] tmp_14_fu_310_p3;
reg   [7:0] tmp_14_reg_701;
wire   [7:0] tmp_15_fu_334_p3;
reg   [7:0] tmp_15_reg_706;
wire   [7:0] tmp_16_fu_358_p3;
reg   [7:0] tmp_16_reg_711;
wire   [7:0] tmp_17_fu_382_p3;
reg   [7:0] tmp_17_reg_716;
wire   [7:0] tmp_18_fu_406_p3;
reg   [7:0] tmp_18_reg_721;
wire   [7:0] tmp_19_fu_444_p3;
reg   [7:0] tmp_19_reg_726;
wire   [7:0] tmp_5_10_fu_456_p3;
reg   [7:0] tmp_5_10_reg_731;
wire   [7:0] temp3_10_fu_468_p3;
reg   [7:0] temp3_10_reg_737;
reg    ap_sig_bdd_628;
reg   [3:0] loop_count_phi_fu_59_p4;
wire   [7:0] tmp_20_fu_480_p3;
wire   [0:0] grp_fu_90_p2;
wire   [0:0] grp_fu_104_p2;
wire   [0:0] grp_fu_118_p2;
wire   [0:0] tmp_s_fu_144_p2;
wire   [7:0] grp_fu_96_p3;
wire   [7:0] temp3_fu_148_p3;
wire   [0:0] tmp_7_fu_154_p2;
wire   [0:0] tmp_1_3_fu_168_p2;
wire   [7:0] grp_fu_110_p3;
wire   [7:0] temp3_1_fu_172_p3;
wire   [0:0] tmp_9_1_fu_178_p2;
wire   [0:0] tmp_2_4_fu_192_p2;
wire   [7:0] grp_fu_124_p3;
wire   [7:0] temp3_s_fu_196_p3;
wire   [0:0] tmp_9_2_fu_202_p2;
wire   [0:0] tmp_4_3_fu_216_p2;
wire   [0:0] tmp_3_5_fu_226_p2;
wire   [7:0] tmp_5_3_fu_220_p3;
wire   [7:0] temp3_3_fu_230_p3;
wire   [0:0] tmp_9_3_fu_236_p2;
wire   [0:0] tmp_4_4_fu_250_p2;
wire   [0:0] tmp_4_11_fu_260_p2;
wire   [7:0] tmp_5_4_fu_254_p3;
wire   [7:0] temp3_4_fu_264_p3;
wire   [0:0] tmp_9_4_fu_270_p2;
wire   [0:0] tmp_4_5_fu_284_p2;
wire   [0:0] tmp_5_12_fu_294_p2;
wire   [7:0] tmp_5_5_fu_288_p3;
wire   [7:0] temp3_5_fu_298_p3;
wire   [0:0] tmp_9_5_fu_304_p2;
wire   [0:0] tmp_4_6_fu_318_p2;
wire   [7:0] tmp_5_6_fu_322_p3;
wire   [0:0] tmp_9_6_fu_328_p2;
wire   [0:0] tmp_4_7_fu_342_p2;
wire   [7:0] tmp_5_7_fu_346_p3;
wire   [0:0] tmp_9_7_fu_352_p2;
wire   [0:0] tmp_4_8_fu_366_p2;
wire   [7:0] tmp_5_8_fu_370_p3;
wire   [0:0] tmp_9_8_fu_376_p2;
wire   [0:0] tmp_4_9_fu_390_p2;
wire   [7:0] tmp_5_9_fu_394_p3;
wire   [0:0] tmp_9_9_fu_400_p2;
wire   [0:0] tmp_4_s_fu_414_p2;
wire   [0:0] tmp_s_17_fu_424_p2;
wire   [7:0] tmp_5_s_fu_418_p3;
wire   [7:0] temp3_2_fu_430_p3;
wire   [0:0] tmp_9_s_fu_438_p2;
wire   [0:0] tmp_4_10_fu_452_p2;
wire   [0:0] tmp_10_18_fu_462_p2;
wire   [0:0] tmp_9_10_fu_476_p2;
reg    ap_sig_cseq_ST_st52_fsm_49;
reg    ap_sig_bdd_1143;
reg   [49:0] ap_NS_fsm;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_49)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136) & ~(ap_const_lv1_0 == exitcond1_fu_132_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_628)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_628) | (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48) & ~(exitcond1_reg_487 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_628)) begin
        loop_count_reg_55 <= ap_const_lv4_0;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136))) begin
        loop_count_reg_55 <= loop_count_1_reg_491;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136))) begin
        ap_reg_ppstg_exitcond1_reg_487_pp0_it1 <= exitcond1_reg_487;
        exitcond1_reg_487 <= exitcond1_fu_132_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12))) begin
        input_V_read_10_reg_520 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13))) begin
        input_V_read_11_reg_526 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14))) begin
        input_V_read_12_reg_532 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15))) begin
        input_V_read_13_reg_538 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16))) begin
        input_V_read_14_reg_544 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17))) begin
        input_V_read_15_reg_550 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18))) begin
        input_V_read_16_reg_556 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19))) begin
        input_V_read_17_reg_562 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20))) begin
        input_V_read_18_reg_568 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21))) begin
        input_V_read_19_reg_574 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22))) begin
        input_V_read_20_reg_580 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23))) begin
        input_V_read_21_reg_586 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24))) begin
        input_V_read_22_reg_592 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_25))) begin
        input_V_read_23_reg_598 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8))) begin
        input_V_read_6_reg_496 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9))) begin
        input_V_read_7_reg_502 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10))) begin
        input_V_read_8_reg_508 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        input_V_read_9_reg_514 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136))) begin
        loop_count_1_reg_491 <= loop_count_1_fu_138_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg37_fsm_38) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg43_fsm_44) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg46_fsm_47)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48)))) begin
        reg_66 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg38_fsm_39)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg44_fsm_45)))) begin
        reg_70 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg39_fsm_40)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg45_fsm_46)))) begin
        reg_74 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg40_fsm_41)))) begin
        reg_78 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg41_fsm_42)))) begin
        reg_82 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg42_fsm_43)))) begin
        reg_86 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136))) begin
        temp3_10_reg_737 <= temp3_10_fu_468_p3;
        tmp_5_10_reg_731 <= tmp_5_10_fu_456_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_30))) begin
        tmp_10_reg_628 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg39_fsm_40))) begin
        tmp_11_reg_686 <= tmp_11_fu_208_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg40_fsm_41))) begin
        tmp_12_reg_691 <= tmp_12_fu_242_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg41_fsm_42))) begin
        tmp_13_reg_696 <= tmp_13_fu_276_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg42_fsm_43))) begin
        tmp_14_reg_701 <= tmp_14_fu_310_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg43_fsm_44) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136))) begin
        tmp_15_reg_706 <= tmp_15_fu_334_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg44_fsm_45))) begin
        tmp_16_reg_711 <= tmp_16_fu_358_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg45_fsm_46))) begin
        tmp_17_reg_716 <= tmp_17_fu_382_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg46_fsm_47))) begin
        tmp_18_reg_721 <= tmp_18_fu_406_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48))) begin
        tmp_19_reg_726 <= tmp_19_fu_444_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_27))) begin
        tmp_1_reg_610 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_31))) begin
        tmp_21_reg_634 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32))) begin
        tmp_22_reg_640 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg32_fsm_33))) begin
        tmp_23_reg_646 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg33_fsm_34))) begin
        tmp_24_reg_652 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg34_fsm_35))) begin
        tmp_25_reg_658 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg35_fsm_36))) begin
        tmp_26_reg_664 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg36_fsm_37))) begin
        tmp_27_reg_670 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg37_fsm_38) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        tmp_3_reg_676 <= tmp_3_fu_160_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_28))) begin
        tmp_6_reg_616 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_29))) begin
        tmp_8_reg_622 <= input_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg38_fsm_39))) begin
        tmp_9_reg_681 <= tmp_9_fu_184_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_26))) begin
        tmp_reg_604 <= input_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st52_fsm_49)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_49))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st52_fsm_49)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st52_fsm_49)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_288)
begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg10_fsm_11 assign process. ///
always @ (ap_sig_bdd_334)
begin
    if (ap_sig_bdd_334) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg11_fsm_12 assign process. ///
always @ (ap_sig_bdd_344)
begin
    if (ap_sig_bdd_344) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg12_fsm_13 assign process. ///
always @ (ap_sig_bdd_354)
begin
    if (ap_sig_bdd_354) begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg12_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg13_fsm_14 assign process. ///
always @ (ap_sig_bdd_364)
begin
    if (ap_sig_bdd_364) begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg13_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg14_fsm_15 assign process. ///
always @ (ap_sig_bdd_374)
begin
    if (ap_sig_bdd_374) begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg14_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg15_fsm_16 assign process. ///
always @ (ap_sig_bdd_384)
begin
    if (ap_sig_bdd_384) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg16_fsm_17 assign process. ///
always @ (ap_sig_bdd_394)
begin
    if (ap_sig_bdd_394) begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg16_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg17_fsm_18 assign process. ///
always @ (ap_sig_bdd_404)
begin
    if (ap_sig_bdd_404) begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg17_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg18_fsm_19 assign process. ///
always @ (ap_sig_bdd_414)
begin
    if (ap_sig_bdd_414) begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg18_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg19_fsm_20 assign process. ///
always @ (ap_sig_bdd_424)
begin
    if (ap_sig_bdd_424) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_2 assign process. ///
always @ (ap_sig_bdd_93)
begin
    if (ap_sig_bdd_93) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg20_fsm_21 assign process. ///
always @ (ap_sig_bdd_434)
begin
    if (ap_sig_bdd_434) begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg20_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg21_fsm_22 assign process. ///
always @ (ap_sig_bdd_444)
begin
    if (ap_sig_bdd_444) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg22_fsm_23 assign process. ///
always @ (ap_sig_bdd_454)
begin
    if (ap_sig_bdd_454) begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg22_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg23_fsm_24 assign process. ///
always @ (ap_sig_bdd_464)
begin
    if (ap_sig_bdd_464) begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg23_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg24_fsm_25 assign process. ///
always @ (ap_sig_bdd_474)
begin
    if (ap_sig_bdd_474) begin
        ap_sig_cseq_ST_pp0_stg24_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg24_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg25_fsm_26 assign process. ///
always @ (ap_sig_bdd_484)
begin
    if (ap_sig_bdd_484) begin
        ap_sig_cseq_ST_pp0_stg25_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg25_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg26_fsm_27 assign process. ///
always @ (ap_sig_bdd_494)
begin
    if (ap_sig_bdd_494) begin
        ap_sig_cseq_ST_pp0_stg26_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg26_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg27_fsm_28 assign process. ///
always @ (ap_sig_bdd_504)
begin
    if (ap_sig_bdd_504) begin
        ap_sig_cseq_ST_pp0_stg27_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg27_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg28_fsm_29 assign process. ///
always @ (ap_sig_bdd_514)
begin
    if (ap_sig_bdd_514) begin
        ap_sig_cseq_ST_pp0_stg28_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg28_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg29_fsm_30 assign process. ///
always @ (ap_sig_bdd_524)
begin
    if (ap_sig_bdd_524) begin
        ap_sig_cseq_ST_pp0_stg29_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg29_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg2_fsm_3 assign process. ///
always @ (ap_sig_bdd_168)
begin
    if (ap_sig_bdd_168) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg30_fsm_31 assign process. ///
always @ (ap_sig_bdd_534)
begin
    if (ap_sig_bdd_534) begin
        ap_sig_cseq_ST_pp0_stg30_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg30_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg31_fsm_32 assign process. ///
always @ (ap_sig_bdd_544)
begin
    if (ap_sig_bdd_544) begin
        ap_sig_cseq_ST_pp0_stg31_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg31_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg32_fsm_33 assign process. ///
always @ (ap_sig_bdd_554)
begin
    if (ap_sig_bdd_554) begin
        ap_sig_cseq_ST_pp0_stg32_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg32_fsm_33 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg33_fsm_34 assign process. ///
always @ (ap_sig_bdd_564)
begin
    if (ap_sig_bdd_564) begin
        ap_sig_cseq_ST_pp0_stg33_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg33_fsm_34 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg34_fsm_35 assign process. ///
always @ (ap_sig_bdd_574)
begin
    if (ap_sig_bdd_574) begin
        ap_sig_cseq_ST_pp0_stg34_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg34_fsm_35 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg35_fsm_36 assign process. ///
always @ (ap_sig_bdd_584)
begin
    if (ap_sig_bdd_584) begin
        ap_sig_cseq_ST_pp0_stg35_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg35_fsm_36 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg36_fsm_37 assign process. ///
always @ (ap_sig_bdd_594)
begin
    if (ap_sig_bdd_594) begin
        ap_sig_cseq_ST_pp0_stg36_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg36_fsm_37 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg37_fsm_38 assign process. ///
always @ (ap_sig_bdd_121)
begin
    if (ap_sig_bdd_121) begin
        ap_sig_cseq_ST_pp0_stg37_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg37_fsm_38 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg38_fsm_39 assign process. ///
always @ (ap_sig_bdd_177)
begin
    if (ap_sig_bdd_177) begin
        ap_sig_cseq_ST_pp0_stg38_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg38_fsm_39 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg39_fsm_40 assign process. ///
always @ (ap_sig_bdd_207)
begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_pp0_stg39_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg39_fsm_40 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg3_fsm_4 assign process. ///
always @ (ap_sig_bdd_198)
begin
    if (ap_sig_bdd_198) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg40_fsm_41 assign process. ///
always @ (ap_sig_bdd_237)
begin
    if (ap_sig_bdd_237) begin
        ap_sig_cseq_ST_pp0_stg40_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg40_fsm_41 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg41_fsm_42 assign process. ///
always @ (ap_sig_bdd_257)
begin
    if (ap_sig_bdd_257) begin
        ap_sig_cseq_ST_pp0_stg41_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg41_fsm_42 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg42_fsm_43 assign process. ///
always @ (ap_sig_bdd_277)
begin
    if (ap_sig_bdd_277) begin
        ap_sig_cseq_ST_pp0_stg42_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg42_fsm_43 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg43_fsm_44 assign process. ///
always @ (ap_sig_bdd_132)
begin
    if (ap_sig_bdd_132) begin
        ap_sig_cseq_ST_pp0_stg43_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg43_fsm_44 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg44_fsm_45 assign process. ///
always @ (ap_sig_bdd_187)
begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_pp0_stg44_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg44_fsm_45 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg45_fsm_46 assign process. ///
always @ (ap_sig_bdd_217)
begin
    if (ap_sig_bdd_217) begin
        ap_sig_cseq_ST_pp0_stg45_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg45_fsm_46 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg46_fsm_47 assign process. ///
always @ (ap_sig_bdd_147)
begin
    if (ap_sig_bdd_147) begin
        ap_sig_cseq_ST_pp0_stg46_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg46_fsm_47 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg47_fsm_48 assign process. ///
always @ (ap_sig_bdd_157)
begin
    if (ap_sig_bdd_157) begin
        ap_sig_cseq_ST_pp0_stg47_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg47_fsm_48 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg4_fsm_5 assign process. ///
always @ (ap_sig_bdd_228)
begin
    if (ap_sig_bdd_228) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg5_fsm_6 assign process. ///
always @ (ap_sig_bdd_248)
begin
    if (ap_sig_bdd_248) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg6_fsm_7 assign process. ///
always @ (ap_sig_bdd_268)
begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg7_fsm_8 assign process. ///
always @ (ap_sig_bdd_304)
begin
    if (ap_sig_bdd_304) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg8_fsm_9 assign process. ///
always @ (ap_sig_bdd_314)
begin
    if (ap_sig_bdd_314) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg9_fsm_10 assign process. ///
always @ (ap_sig_bdd_324)
begin
    if (ap_sig_bdd_324) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_69)
begin
    if (ap_sig_bdd_69) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st52_fsm_49 assign process. ///
always @ (ap_sig_bdd_1143)
begin
    if (ap_sig_bdd_1143) begin
        ap_sig_cseq_ST_st52_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_49 = ap_const_logic_0;
    end
end

/// input_V_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or exitcond1_reg_487 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg37_fsm_38 or ap_sig_cseq_ST_pp0_stg43_fsm_44 or ap_sig_bdd_136 or ap_sig_cseq_ST_pp0_stg46_fsm_47 or ap_sig_cseq_ST_pp0_stg47_fsm_48 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg38_fsm_39 or ap_sig_cseq_ST_pp0_stg44_fsm_45 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg39_fsm_40 or ap_sig_cseq_ST_pp0_stg45_fsm_46 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or ap_sig_cseq_ST_pp0_stg40_fsm_41 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg41_fsm_42 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg42_fsm_43 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_cseq_ST_pp0_stg7_fsm_8 or ap_sig_cseq_ST_pp0_stg8_fsm_9 or ap_sig_cseq_ST_pp0_stg9_fsm_10 or ap_sig_cseq_ST_pp0_stg10_fsm_11 or ap_sig_cseq_ST_pp0_stg11_fsm_12 or ap_sig_cseq_ST_pp0_stg12_fsm_13 or ap_sig_cseq_ST_pp0_stg13_fsm_14 or ap_sig_cseq_ST_pp0_stg14_fsm_15 or ap_sig_cseq_ST_pp0_stg15_fsm_16 or ap_sig_cseq_ST_pp0_stg16_fsm_17 or ap_sig_cseq_ST_pp0_stg17_fsm_18 or ap_sig_cseq_ST_pp0_stg18_fsm_19 or ap_sig_cseq_ST_pp0_stg19_fsm_20 or ap_sig_cseq_ST_pp0_stg20_fsm_21 or ap_sig_cseq_ST_pp0_stg21_fsm_22 or ap_sig_cseq_ST_pp0_stg22_fsm_23 or ap_sig_cseq_ST_pp0_stg23_fsm_24 or ap_sig_cseq_ST_pp0_stg24_fsm_25 or ap_sig_cseq_ST_pp0_stg25_fsm_26 or ap_sig_cseq_ST_pp0_stg26_fsm_27 or ap_sig_cseq_ST_pp0_stg27_fsm_28 or ap_sig_cseq_ST_pp0_stg28_fsm_29 or ap_sig_cseq_ST_pp0_stg29_fsm_30 or ap_sig_cseq_ST_pp0_stg30_fsm_31 or ap_sig_cseq_ST_pp0_stg31_fsm_32 or ap_sig_cseq_ST_pp0_stg32_fsm_33 or ap_sig_cseq_ST_pp0_stg33_fsm_34 or ap_sig_cseq_ST_pp0_stg34_fsm_35 or ap_sig_cseq_ST_pp0_stg35_fsm_36 or ap_sig_cseq_ST_pp0_stg36_fsm_37)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_13)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_14)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_15)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_16)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_17)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_18)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_19)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_20)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_21)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_22)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_23)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_24)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_25)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_26)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_27)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_28)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_29)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_30)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_31)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_32)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg32_fsm_33)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg33_fsm_34)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg34_fsm_35)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg35_fsm_36)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg36_fsm_37)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg37_fsm_38) & ~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg38_fsm_39)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg39_fsm_40)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg40_fsm_41)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg41_fsm_42)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg42_fsm_43)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg43_fsm_44) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg44_fsm_45)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg45_fsm_46)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg46_fsm_47)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48)))) begin
        input_V_read = ap_const_logic_1;
    end else begin
        input_V_read = ap_const_logic_0;
    end
end

/// loop_count_phi_fu_59_p4 assign process. ///
always @ (loop_count_reg_55 or exitcond1_reg_487 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or loop_count_1_reg_491)
begin
    if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        loop_count_phi_fu_59_p4 = loop_count_1_reg_491;
    end else begin
        loop_count_phi_fu_59_p4 = loop_count_reg_55;
    end
end

/// output_V_din assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or exitcond1_reg_487 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_487_pp0_it1 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg43_fsm_44 or ap_sig_bdd_136 or ap_sig_cseq_ST_pp0_stg46_fsm_47 or ap_sig_cseq_ST_pp0_stg47_fsm_48 or ap_sig_cseq_ST_pp0_stg38_fsm_39 or ap_sig_cseq_ST_pp0_stg44_fsm_45 or ap_sig_cseq_ST_pp0_stg39_fsm_40 or ap_sig_cseq_ST_pp0_stg45_fsm_46 or ap_sig_cseq_ST_pp0_stg40_fsm_41 or ap_sig_cseq_ST_pp0_stg41_fsm_42 or ap_sig_cseq_ST_pp0_stg42_fsm_43 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or tmp_3_reg_676 or tmp_9_reg_681 or tmp_11_reg_686 or tmp_12_reg_691 or tmp_13_reg_696 or tmp_14_reg_701 or tmp_15_reg_706 or tmp_16_reg_711 or tmp_17_reg_716 or tmp_18_reg_721 or tmp_19_reg_726 or tmp_20_fu_480_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_487_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        output_V_din = tmp_20_fu_480_p3;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136))) begin
        output_V_din = tmp_19_reg_726;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48))) begin
        output_V_din = tmp_18_reg_721;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg46_fsm_47))) begin
        output_V_din = tmp_17_reg_716;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg45_fsm_46))) begin
        output_V_din = tmp_16_reg_711;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg44_fsm_45))) begin
        output_V_din = tmp_15_reg_706;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg43_fsm_44) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136))) begin
        output_V_din = tmp_14_reg_701;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg42_fsm_43))) begin
        output_V_din = tmp_13_reg_696;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg41_fsm_42))) begin
        output_V_din = tmp_12_reg_691;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg40_fsm_41))) begin
        output_V_din = tmp_11_reg_686;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg39_fsm_40))) begin
        output_V_din = tmp_9_reg_681;
    end else if (((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg38_fsm_39))) begin
        output_V_din = tmp_3_reg_676;
    end else begin
        output_V_din = 'bx;
    end
end

/// output_V_write assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg1_fsm_2 or exitcond1_reg_487 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_487_pp0_it1 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg43_fsm_44 or ap_sig_bdd_136 or ap_sig_cseq_ST_pp0_stg46_fsm_47 or ap_sig_cseq_ST_pp0_stg47_fsm_48 or ap_sig_cseq_ST_pp0_stg38_fsm_39 or ap_sig_cseq_ST_pp0_stg44_fsm_45 or ap_sig_cseq_ST_pp0_stg39_fsm_40 or ap_sig_cseq_ST_pp0_stg45_fsm_46 or ap_sig_cseq_ST_pp0_stg40_fsm_41 or ap_sig_cseq_ST_pp0_stg41_fsm_42 or ap_sig_cseq_ST_pp0_stg42_fsm_43 or ap_sig_cseq_ST_pp0_stg0_fsm_1)
begin
    if ((((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg38_fsm_39)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg39_fsm_40)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg40_fsm_41)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg41_fsm_42)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg42_fsm_43)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg43_fsm_44) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg44_fsm_45)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg45_fsm_46)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg46_fsm_47)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg47_fsm_48)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_487_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        output_V_write = ap_const_logic_1;
    end else begin
        output_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_100 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or exitcond1_fu_132_p2 or ap_sig_bdd_628)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_628) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136) & ~(ap_const_lv1_0 == exitcond1_fu_132_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ap_sig_bdd_136) & ~(ap_const_lv1_0 == exitcond1_fu_132_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st52_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            if ((~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st52_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end
        end
        ap_ST_pp0_stg4_fsm_5 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end
        end
        ap_ST_pp0_stg5_fsm_6 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end
        end
        ap_ST_pp0_stg6_fsm_7 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end
        end
        ap_ST_pp0_stg7_fsm_8 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end
        end
        ap_ST_pp0_stg8_fsm_9 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end
        end
        ap_ST_pp0_stg9_fsm_10 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end
        end
        ap_ST_pp0_stg10_fsm_11 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end
        end
        ap_ST_pp0_stg11_fsm_12 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg12_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end
        end
        ap_ST_pp0_stg12_fsm_13 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg13_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg12_fsm_13;
            end
        end
        ap_ST_pp0_stg13_fsm_14 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg14_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg13_fsm_14;
            end
        end
        ap_ST_pp0_stg14_fsm_15 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg15_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg14_fsm_15;
            end
        end
        ap_ST_pp0_stg15_fsm_16 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg16_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg15_fsm_16;
            end
        end
        ap_ST_pp0_stg16_fsm_17 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg17_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg16_fsm_17;
            end
        end
        ap_ST_pp0_stg17_fsm_18 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg18_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg17_fsm_18;
            end
        end
        ap_ST_pp0_stg18_fsm_19 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg19_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg18_fsm_19;
            end
        end
        ap_ST_pp0_stg19_fsm_20 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg20_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg19_fsm_20;
            end
        end
        ap_ST_pp0_stg20_fsm_21 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg21_fsm_22;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg20_fsm_21;
            end
        end
        ap_ST_pp0_stg21_fsm_22 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg22_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg21_fsm_22;
            end
        end
        ap_ST_pp0_stg22_fsm_23 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg23_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg22_fsm_23;
            end
        end
        ap_ST_pp0_stg23_fsm_24 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg24_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg23_fsm_24;
            end
        end
        ap_ST_pp0_stg24_fsm_25 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg25_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg24_fsm_25;
            end
        end
        ap_ST_pp0_stg25_fsm_26 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg26_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg25_fsm_26;
            end
        end
        ap_ST_pp0_stg26_fsm_27 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg27_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg26_fsm_27;
            end
        end
        ap_ST_pp0_stg27_fsm_28 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg28_fsm_29;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg27_fsm_28;
            end
        end
        ap_ST_pp0_stg28_fsm_29 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg29_fsm_30;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg28_fsm_29;
            end
        end
        ap_ST_pp0_stg29_fsm_30 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg30_fsm_31;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg29_fsm_30;
            end
        end
        ap_ST_pp0_stg30_fsm_31 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg31_fsm_32;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg30_fsm_31;
            end
        end
        ap_ST_pp0_stg31_fsm_32 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg32_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg31_fsm_32;
            end
        end
        ap_ST_pp0_stg32_fsm_33 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg33_fsm_34;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg32_fsm_33;
            end
        end
        ap_ST_pp0_stg33_fsm_34 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg34_fsm_35;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg33_fsm_34;
            end
        end
        ap_ST_pp0_stg34_fsm_35 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg35_fsm_36;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg34_fsm_35;
            end
        end
        ap_ST_pp0_stg35_fsm_36 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg36_fsm_37;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg35_fsm_36;
            end
        end
        ap_ST_pp0_stg36_fsm_37 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg37_fsm_38;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg36_fsm_37;
            end
        end
        ap_ST_pp0_stg37_fsm_38 : 
        begin
            if (~(ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg38_fsm_39;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg37_fsm_38;
            end
        end
        ap_ST_pp0_stg38_fsm_39 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg39_fsm_40;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg38_fsm_39;
            end
        end
        ap_ST_pp0_stg39_fsm_40 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg40_fsm_41;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg39_fsm_40;
            end
        end
        ap_ST_pp0_stg40_fsm_41 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg41_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg40_fsm_41;
            end
        end
        ap_ST_pp0_stg41_fsm_42 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg42_fsm_43;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg41_fsm_42;
            end
        end
        ap_ST_pp0_stg42_fsm_43 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg43_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg42_fsm_43;
            end
        end
        ap_ST_pp0_stg43_fsm_44 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg44_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg43_fsm_44;
            end
        end
        ap_ST_pp0_stg44_fsm_45 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg45_fsm_46;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg44_fsm_45;
            end
        end
        ap_ST_pp0_stg45_fsm_46 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg46_fsm_47;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg45_fsm_46;
            end
        end
        ap_ST_pp0_stg46_fsm_47 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg47_fsm_48;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg46_fsm_47;
            end
        end
        ap_ST_pp0_stg47_fsm_48 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_136)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg47_fsm_48;
            end
        end
        ap_ST_st52_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_100 assign process. ///
always @ (input_V_empty_n or exitcond1_reg_487)
begin
    ap_sig_bdd_100 = ((input_V_empty_n == ap_const_logic_0) & (exitcond1_reg_487 == ap_const_lv1_0));
end

/// ap_sig_bdd_108 assign process. ///
always @ (output_V_full_n or ap_reg_ppstg_exitcond1_reg_487_pp0_it1)
begin
    ap_sig_bdd_108 = ((output_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_487_pp0_it1));
end

/// ap_sig_bdd_1143 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1143 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end

/// ap_sig_bdd_121 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_121 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end

/// ap_sig_bdd_132 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_132 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end

/// ap_sig_bdd_136 assign process. ///
always @ (output_V_full_n or input_V_empty_n or exitcond1_reg_487)
begin
    ap_sig_bdd_136 = (((input_V_empty_n == ap_const_logic_0) & (exitcond1_reg_487 == ap_const_lv1_0)) | ((exitcond1_reg_487 == ap_const_lv1_0) & (output_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_147 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_147 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end

/// ap_sig_bdd_157 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_157 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end

/// ap_sig_bdd_168 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_168 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_177 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_177 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end

/// ap_sig_bdd_187 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end

/// ap_sig_bdd_198 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_198 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_207 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end

/// ap_sig_bdd_217 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_217 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end

/// ap_sig_bdd_228 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_228 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_237 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_237 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end

/// ap_sig_bdd_248 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_248 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_257 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_257 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end

/// ap_sig_bdd_268 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_277 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_277 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

/// ap_sig_bdd_288 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_304 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_304 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_314 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_314 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_324 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_324 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_334 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_334 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_344 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_344 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_354 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_354 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_364 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_364 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_374 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_374 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_384 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_384 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_394 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_394 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_404 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_404 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_414 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_414 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_424 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_424 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_434 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_434 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_444 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_444 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_454 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_454 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_464 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_464 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_474 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_474 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_484 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_484 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_494 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_494 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_504 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_504 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_514 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_514 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_524 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_524 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_534 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_534 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_544 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_544 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_554 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_554 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end

/// ap_sig_bdd_564 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_564 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end

/// ap_sig_bdd_574 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_574 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end

/// ap_sig_bdd_584 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_584 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end

/// ap_sig_bdd_594 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_594 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end

/// ap_sig_bdd_628 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_628 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_69 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_69 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_93 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_93 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end
assign exitcond1_fu_132_p2 = (loop_count_phi_fu_59_p4 == ap_const_lv4_C? 1'b1: 1'b0);
assign grp_fu_104_p2 = (reg_74 > reg_78? 1'b1: 1'b0);
assign grp_fu_110_p3 = ((grp_fu_104_p2[0:0]===1'b1)? reg_74: reg_78);
assign grp_fu_118_p2 = (reg_82 > reg_86? 1'b1: 1'b0);
assign grp_fu_124_p3 = ((grp_fu_118_p2[0:0]===1'b1)? reg_82: reg_86);
assign grp_fu_90_p2 = (reg_66 > reg_70? 1'b1: 1'b0);
assign grp_fu_96_p3 = ((grp_fu_90_p2[0:0]===1'b1)? reg_66: reg_70);
assign loop_count_1_fu_138_p2 = (loop_count_phi_fu_59_p4 + ap_const_lv4_1);
assign temp3_10_fu_468_p3 = ((tmp_10_18_fu_462_p2[0:0]===1'b1)? reg_66: input_V_dout);
assign temp3_1_fu_172_p3 = ((tmp_1_3_fu_168_p2[0:0]===1'b1)? tmp_6_reg_616: tmp_8_reg_622);
assign temp3_2_fu_430_p3 = ((tmp_s_17_fu_424_p2[0:0]===1'b1)? reg_74: reg_66);
assign temp3_3_fu_230_p3 = ((tmp_3_5_fu_226_p2[0:0]===1'b1)? tmp_22_reg_640: tmp_23_reg_646);
assign temp3_4_fu_264_p3 = ((tmp_4_11_fu_260_p2[0:0]===1'b1)? tmp_24_reg_652: tmp_25_reg_658);
assign temp3_5_fu_298_p3 = ((tmp_5_12_fu_294_p2[0:0]===1'b1)? tmp_26_reg_664: tmp_27_reg_670);
assign temp3_fu_148_p3 = ((tmp_s_fu_144_p2[0:0]===1'b1)? tmp_reg_604: tmp_1_reg_610);
assign temp3_s_fu_196_p3 = ((tmp_2_4_fu_192_p2[0:0]===1'b1)? tmp_10_reg_628: tmp_21_reg_634);
assign tmp_10_18_fu_462_p2 = (reg_66 > input_V_dout? 1'b1: 1'b0);
assign tmp_11_fu_208_p3 = ((tmp_9_2_fu_202_p2[0:0]===1'b1)? grp_fu_124_p3: temp3_s_fu_196_p3);
assign tmp_12_fu_242_p3 = ((tmp_9_3_fu_236_p2[0:0]===1'b1)? tmp_5_3_fu_220_p3: temp3_3_fu_230_p3);
assign tmp_13_fu_276_p3 = ((tmp_9_4_fu_270_p2[0:0]===1'b1)? tmp_5_4_fu_254_p3: temp3_4_fu_264_p3);
assign tmp_14_fu_310_p3 = ((tmp_9_5_fu_304_p2[0:0]===1'b1)? tmp_5_5_fu_288_p3: temp3_5_fu_298_p3);
assign tmp_15_fu_334_p3 = ((tmp_9_6_fu_328_p2[0:0]===1'b1)? tmp_5_6_fu_322_p3: grp_fu_96_p3);
assign tmp_16_fu_358_p3 = ((tmp_9_7_fu_352_p2[0:0]===1'b1)? tmp_5_7_fu_346_p3: grp_fu_110_p3);
assign tmp_17_fu_382_p3 = ((tmp_9_8_fu_376_p2[0:0]===1'b1)? tmp_5_8_fu_370_p3: grp_fu_124_p3);
assign tmp_18_fu_406_p3 = ((tmp_9_9_fu_400_p2[0:0]===1'b1)? tmp_5_9_fu_394_p3: grp_fu_96_p3);
assign tmp_19_fu_444_p3 = ((tmp_9_s_fu_438_p2[0:0]===1'b1)? tmp_5_s_fu_418_p3: temp3_2_fu_430_p3);
assign tmp_1_3_fu_168_p2 = (tmp_6_reg_616 > tmp_8_reg_622? 1'b1: 1'b0);
assign tmp_20_fu_480_p3 = ((tmp_9_10_fu_476_p2[0:0]===1'b1)? tmp_5_10_reg_731: temp3_10_reg_737);
assign tmp_2_4_fu_192_p2 = (tmp_10_reg_628 > tmp_21_reg_634? 1'b1: 1'b0);
assign tmp_3_5_fu_226_p2 = (tmp_22_reg_640 > tmp_23_reg_646? 1'b1: 1'b0);
assign tmp_3_fu_160_p3 = ((tmp_7_fu_154_p2[0:0]===1'b1)? grp_fu_96_p3: temp3_fu_148_p3);
assign tmp_4_10_fu_452_p2 = (input_V_read_22_reg_592 > input_V_read_23_reg_598? 1'b1: 1'b0);
assign tmp_4_11_fu_260_p2 = (tmp_24_reg_652 > tmp_25_reg_658? 1'b1: 1'b0);
assign tmp_4_3_fu_216_p2 = (input_V_read_6_reg_496 > input_V_read_7_reg_502? 1'b1: 1'b0);
assign tmp_4_4_fu_250_p2 = (input_V_read_8_reg_508 > input_V_read_9_reg_514? 1'b1: 1'b0);
assign tmp_4_5_fu_284_p2 = (input_V_read_10_reg_520 > input_V_read_11_reg_526? 1'b1: 1'b0);
assign tmp_4_6_fu_318_p2 = (input_V_read_12_reg_532 > input_V_read_13_reg_538? 1'b1: 1'b0);
assign tmp_4_7_fu_342_p2 = (input_V_read_14_reg_544 > input_V_read_15_reg_550? 1'b1: 1'b0);
assign tmp_4_8_fu_366_p2 = (input_V_read_16_reg_556 > input_V_read_17_reg_562? 1'b1: 1'b0);
assign tmp_4_9_fu_390_p2 = (input_V_read_18_reg_568 > input_V_read_19_reg_574? 1'b1: 1'b0);
assign tmp_4_s_fu_414_p2 = (input_V_read_20_reg_580 > input_V_read_21_reg_586? 1'b1: 1'b0);
assign tmp_5_10_fu_456_p3 = ((tmp_4_10_fu_452_p2[0:0]===1'b1)? input_V_read_22_reg_592: input_V_read_23_reg_598);
assign tmp_5_12_fu_294_p2 = (tmp_26_reg_664 > tmp_27_reg_670? 1'b1: 1'b0);
assign tmp_5_3_fu_220_p3 = ((tmp_4_3_fu_216_p2[0:0]===1'b1)? input_V_read_6_reg_496: input_V_read_7_reg_502);
assign tmp_5_4_fu_254_p3 = ((tmp_4_4_fu_250_p2[0:0]===1'b1)? input_V_read_8_reg_508: input_V_read_9_reg_514);
assign tmp_5_5_fu_288_p3 = ((tmp_4_5_fu_284_p2[0:0]===1'b1)? input_V_read_10_reg_520: input_V_read_11_reg_526);
assign tmp_5_6_fu_322_p3 = ((tmp_4_6_fu_318_p2[0:0]===1'b1)? input_V_read_12_reg_532: input_V_read_13_reg_538);
assign tmp_5_7_fu_346_p3 = ((tmp_4_7_fu_342_p2[0:0]===1'b1)? input_V_read_14_reg_544: input_V_read_15_reg_550);
assign tmp_5_8_fu_370_p3 = ((tmp_4_8_fu_366_p2[0:0]===1'b1)? input_V_read_16_reg_556: input_V_read_17_reg_562);
assign tmp_5_9_fu_394_p3 = ((tmp_4_9_fu_390_p2[0:0]===1'b1)? input_V_read_18_reg_568: input_V_read_19_reg_574);
assign tmp_5_s_fu_418_p3 = ((tmp_4_s_fu_414_p2[0:0]===1'b1)? input_V_read_20_reg_580: input_V_read_21_reg_586);
assign tmp_7_fu_154_p2 = (grp_fu_96_p3 > temp3_fu_148_p3? 1'b1: 1'b0);
assign tmp_9_10_fu_476_p2 = (tmp_5_10_reg_731 > temp3_10_reg_737? 1'b1: 1'b0);
assign tmp_9_1_fu_178_p2 = (grp_fu_110_p3 > temp3_1_fu_172_p3? 1'b1: 1'b0);
assign tmp_9_2_fu_202_p2 = (grp_fu_124_p3 > temp3_s_fu_196_p3? 1'b1: 1'b0);
assign tmp_9_3_fu_236_p2 = (tmp_5_3_fu_220_p3 > temp3_3_fu_230_p3? 1'b1: 1'b0);
assign tmp_9_4_fu_270_p2 = (tmp_5_4_fu_254_p3 > temp3_4_fu_264_p3? 1'b1: 1'b0);
assign tmp_9_5_fu_304_p2 = (tmp_5_5_fu_288_p3 > temp3_5_fu_298_p3? 1'b1: 1'b0);
assign tmp_9_6_fu_328_p2 = (tmp_5_6_fu_322_p3 > grp_fu_96_p3? 1'b1: 1'b0);
assign tmp_9_7_fu_352_p2 = (tmp_5_7_fu_346_p3 > grp_fu_110_p3? 1'b1: 1'b0);
assign tmp_9_8_fu_376_p2 = (tmp_5_8_fu_370_p3 > grp_fu_124_p3? 1'b1: 1'b0);
assign tmp_9_9_fu_400_p2 = (tmp_5_9_fu_394_p3 > grp_fu_96_p3? 1'b1: 1'b0);
assign tmp_9_fu_184_p3 = ((tmp_9_1_fu_178_p2[0:0]===1'b1)? grp_fu_110_p3: temp3_1_fu_172_p3);
assign tmp_9_s_fu_438_p2 = (tmp_5_s_fu_418_p3 > temp3_2_fu_430_p3? 1'b1: 1'b0);
assign tmp_s_17_fu_424_p2 = (reg_74 > reg_66? 1'b1: 1'b0);
assign tmp_s_fu_144_p2 = (tmp_reg_604 > tmp_1_reg_610? 1'b1: 1'b0);


endmodule //maxpool_Loop_LOOP_proc

