
*** Running vivado
    with args -log apollo_cpu_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source apollo_cpu_sopc.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source apollo_cpu_sopc.tcl -notrace
Command: synth_design -top apollo_cpu_sopc -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 364.688 ; gain = 77.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'apollo_cpu_sopc' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/apollo_cpu_sopc.v:11]
INFO: [Synth 8-638] synthesizing module 'clk_master' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/clk_master.v:7]
INFO: [Synth 8-226] default block is never used [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/clk_master.v:32]
WARNING: [Synth 8-6014] Unused sequential element clk_25m_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/clk_master.v:24]
INFO: [Synth 8-256] done synthesizing module 'clk_master' (1#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/clk_master.v:7]
INFO: [Synth 8-638] synthesizing module 'apollo_cpu' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/apollo_cpu.v:13]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/pc_reg.v:10]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (2#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/pc_reg.v:10]
INFO: [Synth 8-638] synthesizing module 'ife' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ife.v:9]
INFO: [Synth 8-256] done synthesizing module 'ife' (3#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ife.v:9]
INFO: [Synth 8-638] synthesizing module 'if_id' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/if_id.v:3]
INFO: [Synth 8-256] done synthesizing module 'if_id' (4#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/if_id.v:3]
INFO: [Synth 8-638] synthesizing module 'id' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id.v:9]
WARNING: [Synth 8-6014] Unused sequential element next_inst_in_delayslot_o_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id.v:108]
INFO: [Synth 8-256] done synthesizing module 'id' (5#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id.v:9]
INFO: [Synth 8-638] synthesizing module 'regfile' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/regfile.v:9]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/regfile.v:43]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/regfile.v:9]
INFO: [Synth 8-638] synthesizing module 'id_ex' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id_ex.v:8]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (7#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id_ex.v:8]
INFO: [Synth 8-638] synthesizing module 'ex' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:8]
WARNING: [Synth 8-6014] Unused sequential element div_start_o_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:286]
WARNING: [Synth 8-3848] Net hilo_temp_o in module/entity ex does not have driver. [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:67]
WARNING: [Synth 8-3848] Net cnt_o in module/entity ex does not have driver. [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:68]
INFO: [Synth 8-256] done synthesizing module 'ex' (8#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:8]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex_mem.v:9]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (9#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex_mem.v:9]
INFO: [Synth 8-638] synthesizing module 'mem' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:10]
INFO: [Synth 8-226] default block is never used [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:247]
INFO: [Synth 8-226] default block is never used [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:273]
INFO: [Synth 8-226] default block is never used [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:307]
INFO: [Synth 8-256] done synthesizing module 'mem' (10#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:10]
INFO: [Synth 8-638] synthesizing module 'mmu' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mmu.v:9]
	Parameter READ bound to: 2'b00 
	Parameter WRITE_PREPARE bound to: 2'b01 
	Parameter WRITE bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mmu.v:115]
INFO: [Synth 8-256] done synthesizing module 'mmu' (11#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mmu.v:9]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem_wb.v:9]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (12#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem_wb.v:9]
INFO: [Synth 8-638] synthesizing module 'hilo_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hilo_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'hilo_reg' (13#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hilo_reg.v:9]
INFO: [Synth 8-638] synthesizing module 'ctrl' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ctrl.v:10]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (14#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ctrl.v:10]
INFO: [Synth 8-638] synthesizing module 'div' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/div.v:3]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/div.v:43]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/div.v:48]
INFO: [Synth 8-256] done synthesizing module 'div' (15#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/div.v:3]
INFO: [Synth 8-638] synthesizing module 'cp0_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/cp0_reg.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/cp0_reg.v:91]
INFO: [Synth 8-256] done synthesizing module 'cp0_reg' (16#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/cp0_reg.v:10]
INFO: [Synth 8-638] synthesizing module 'debugger' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:9]
	Parameter WATCH_SIG0_WIDTH bound to: 32 - type: integer 
	Parameter WATCH_SIG1_WIDTH bound to: 32 - type: integer 
	Parameter WATCH_SIG2_WIDTH bound to: 32 - type: integer 
	Parameter WATCH_SIG3_WIDTH bound to: 3 - type: integer 
	Parameter MAX_CAPTURE_CYCLE bound to: 128 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ_OP bound to: 3'b001 
	Parameter PRINT bound to: 3'b010 
	Parameter SET bound to: 3'b011 
	Parameter RECOVERY bound to: 3'b100 
	Parameter PRINT_OP bound to: 2'b00 
	Parameter SET_WATCH bound to: 2'b01 
	Parameter ENABLE_WATCH bound to: 2'b10 
	Parameter DISABLE_WATCH bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'db_uart_controller' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:295]
INFO: [Synth 8-638] synthesizing module 'db_uart_async_transmitter' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:345]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'db_BaudTickGen' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:486]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 17 - type: integer 
	Parameter ShiftLimiter bound to: 3 - type: integer 
	Parameter Inc bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'db_BaudTickGen' (17#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:486]
INFO: [Synth 8-256] done synthesizing module 'db_uart_async_transmitter' (18#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:345]
INFO: [Synth 8-638] synthesizing module 'db_uart_async_receiver' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:399]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'db_BaudTickGen__parameterized0' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:486]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 17 - type: integer 
	Parameter ShiftLimiter bound to: 6 - type: integer 
	Parameter Inc bound to: 2416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'db_BaudTickGen__parameterized0' (18#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:486]
INFO: [Synth 8-256] done synthesizing module 'db_uart_async_receiver' (19#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:399]
WARNING: [Synth 8-350] instance 'rxd' of module 'db_uart_async_receiver' requires 6 connections, but only 5 given [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:323]
INFO: [Synth 8-256] done synthesizing module 'db_uart_controller' (20#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:295]
INFO: [Synth 8-256] done synthesizing module 'debugger' (21#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:9]
INFO: [Synth 8-256] done synthesizing module 'apollo_cpu' (22#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/apollo_cpu.v:13]
INFO: [Synth 8-638] synthesizing module 'hub' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:10]
	Parameter READ bound to: 3'b000 
	Parameter WRITE_SRAM bound to: 3'b001 
	Parameter WRITE_FLASH bound to: 3'b010 
	Parameter READ_FLASH bound to: 3'b011 
	Parameter RECOVERY bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/rom.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:214]
INFO: [Synth 8-638] synthesizing module 'seg_disp' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/seg_disp.v:8]
INFO: [Synth 8-256] done synthesizing module 'seg_disp' (23#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/seg_disp.v:8]
INFO: [Synth 8-256] done synthesizing module 'hub' (24#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_controller' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_controller.v:8]
INFO: [Synth 8-638] synthesizing module 'uart_async_transmitter' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:15]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:213]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 17 - type: integer 
	Parameter ShiftLimiter bound to: 3 - type: integer 
	Parameter Inc bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen' (25#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:213]
INFO: [Synth 8-256] done synthesizing module 'uart_async_transmitter' (26#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:15]
INFO: [Synth 8-638] synthesizing module 'uart_async_receiver' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:73]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudTickGen__parameterized0' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:213]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 17 - type: integer 
	Parameter ShiftLimiter bound to: 6 - type: integer 
	Parameter Inc bound to: 2416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudTickGen__parameterized0' (26#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:213]
INFO: [Synth 8-256] done synthesizing module 'uart_async_receiver' (27#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:73]
WARNING: [Synth 8-350] instance 'rxd' of module 'uart_async_receiver' requires 6 connections, but only 5 given [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_controller.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_controller' (28#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_controller.v:8]
INFO: [Synth 8-638] synthesizing module 'vga' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/vga.v:8]
INFO: [Synth 8-638] synthesizing module 'vga_ram' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.runs/synth_2/.Xil/Vivado-24148-DESKTOP-9I7G7R0/realtime/vga_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_ram' (29#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.runs/synth_2/.Xil/Vivado-24148-DESKTOP-9I7G7R0/realtime/vga_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga' (30#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/vga.v:8]
INFO: [Synth 8-638] synthesizing module 'kbd_controller' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/kbd_controller.v:12]
INFO: [Synth 8-256] done synthesizing module 'kbd_controller' (31#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/kbd_controller.v:12]
INFO: [Synth 8-256] done synthesizing module 'apollo_cpu_sopc' (32#1) [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/apollo_cpu_sopc.v:11]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[31]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[30]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[11]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[10]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[9]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[8]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[7]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[6]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[5]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[4]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[3]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[2]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[1]
WARNING: [Synth 8-3331] design ctrl has unconnected port cp0_ebase_i[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[31]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[30]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[29]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[28]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[27]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[26]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[25]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[24]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[23]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[22]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[21]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[20]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[19]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[18]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[17]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[16]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[15]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[7]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[6]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[5]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[4]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[3]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[2]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[1]
WARNING: [Synth 8-3331] design mem has unconnected port excepttype_i[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[63]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[62]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[61]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[60]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[59]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[58]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[57]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[56]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[55]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[54]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[53]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[52]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[51]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[50]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[49]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[48]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[47]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[46]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[45]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[44]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[43]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[42]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[41]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[40]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[39]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[38]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[37]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[36]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[35]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[34]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[33]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[32]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[31]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[30]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[29]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[28]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[27]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[26]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[25]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[24]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[23]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[22]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[21]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[20]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[19]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[18]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[17]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[16]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[15]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[14]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[13]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[12]
WARNING: [Synth 8-3331] design ex has unconnected port hilo_temp_o[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 435.828 ; gain = 148.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 435.828 ; gain = 148.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.runs/synth_2/.Xil/Vivado-24148-DESKTOP-9I7G7R0/dcp3/vga_ram_in_context.xdc] for cell 'vga0/vga_ram0'
Finished Parsing XDC File [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.runs/synth_2/.Xil/Vivado-24148-DESKTOP-9I7G7R0/dcp3/vga_ram_in_context.xdc] for cell 'vga0/vga_ram0'
Parsing XDC File [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.srcs/constrs_1/new/NEHCPU.xdc]
Finished Parsing XDC File [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.srcs/constrs_1/new/NEHCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.srcs/constrs_1/new/NEHCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apollo_cpu_sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apollo_cpu_sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 765.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.086 ; gain = 478.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.086 ; gain = 478.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vga0/vga_ram0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 765.086 ; gain = 478.156
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alusel_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "excepttype_is_syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signed_div_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:249]
INFO: [Synth 8-5546] ROM "mmu_ce_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mmu_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tlb_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tlb_regs_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_regs_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hub_we_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "index_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entrylo0_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entrylo1_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "badvaddr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entryhi_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "epc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebase_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_o_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/cp0_reg.v:70]
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'db_uart_async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:368]
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'db_uart_async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:452]
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debugger'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:134]
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "com_write_enable_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'write_addr_latch_reg' and it is trimmed from '32' to '24' bits. [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hub'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:92]
INFO: [Synth 8-5546] ROM "rom_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_offset_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_disp_data_lo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'uart_async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:39]
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'uart_async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:152]
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RxD_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OversamplingCnt0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/vga.v:46]
INFO: [Synth 8-5546] ROM "vscan" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_pc_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/pc_reg.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id.v:586]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/id.v:608]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ex.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'mmu_data_o_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entrylo0_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:159]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entrylo1_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_entryhi_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_ebase_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/mem.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/ctrl.v:40]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:368]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:368]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0100
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
                iSTATE10 |                             1011 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'sequential' in module 'db_uart_async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:368]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:452]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:452]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'db_uart_async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:452]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:134]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:134]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READ_OP |                              001 |                              001
                   PRINT |                              010 |                              010
                     SET |                              011 |                              011
                RECOVERY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debugger'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'slave_clk_o_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/debugger.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'bootloader_exc_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/apollo_cpu.v:223]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:92]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    READ |                              000 |                              000
              READ_FLASH |                              001 |                              011
              WRITE_SRAM |                              010 |                              001
             WRITE_FLASH |                              011 |                              010
                RECOVERY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hub'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/hub.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_reg' [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/rom.v:6]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:39]
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0100
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
                iSTATE10 |                             1011 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'sequential' in module 'uart_async_transmitter'
WARNING: [Synth 8-6014] Unused sequential element TxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:39]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:152]
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:152]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             1000
                 iSTATE2 |                             0011 |                             1001
                 iSTATE3 |                             0100 |                             1010
                 iSTATE4 |                             0101 |                             1011
                 iSTATE5 |                             0110 |                             1100
                 iSTATE6 |                             0111 |                             1101
                 iSTATE7 |                             1000 |                             1110
                 iSTATE8 |                             1001 |                             1111
                 iSTATE9 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'sequential' in module 'uart_async_receiver'
WARNING: [Synth 8-6014] Unused sequential element RxD_state_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/uart_async.v:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 765.086 ; gain = 478.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |apollo_cpu__GB0      |           1|     39673|
|2     |apollo_cpu__GB1      |           1|      8788|
|3     |apollo_cpu_sopc__GC0 |           1|      3516|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   2 Input     18 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 16    
	               32 Bit    Registers := 79    
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 2     
	   7 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 102   
	   3 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 3     
	  23 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 7     
	  12 Input     32 Bit        Muxes := 5     
	  97 Input     32 Bit        Muxes := 1     
	  13 Input     26 Bit        Muxes := 2     
	  13 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  12 Input     19 Bit        Muxes := 1     
	  13 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  23 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 18    
	  10 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  27 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  23 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 167   
	  27 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 39    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ife 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  10 Input     32 Bit        Muxes := 3     
	  23 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  23 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  10 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	  27 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  23 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	  23 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   7 Input     63 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  12 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	  13 Input     26 Bit        Muxes := 2     
	  13 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	  12 Input     19 Bit        Muxes := 1     
	  13 Input     18 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	  12 Input      1 Bit        Muxes := 10    
Module db_BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module db_uart_async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module db_BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module db_uart_async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module db_uart_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debugger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 27    
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 64    
Module clk_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module seg_disp__1 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module seg_disp 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module hub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  97 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 9     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module uart_async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module uart_async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module uart_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module kbd_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "excepttype_is_eret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cp0_reg_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg_read_addr_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_o_reg was removed.  [G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/src/cp0_reg.v:70]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vga0/vscan" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[7] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[6] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[5] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[4] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[3] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[2] driven by constant 0
WARNING: [Synth 8-3917] design apollo_cpu_sopc has port debug_pc_led_o[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/com_data_latch_reg[1]' (FDRE) to 'cpu0i_0/debugger0/reg_addr_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/com_data_latch_reg[0]' (FDRE) to 'cpu0i_0/debugger0/reg_addr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[3]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[4]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[5]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[6]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[7]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[8]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[9]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[10]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[11]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[12]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[13]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[14]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[15]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[16]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[17]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[18]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[19]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[20]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[21]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[22]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[23]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[24]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[25]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[26]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[27]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[28]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[29]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/watch3_old_reg[30]' (FDRE) to 'cpu0i_0/debugger0/watch3_old_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/debugger0/\watch3_old_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/com_data_latch_reg[2]' (FDRE) to 'cpu0i_0/debugger0/reg_addr_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[2]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[2] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[1]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[1]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[0]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[0] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[0]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[3]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[4]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[4] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[5]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[5] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[6]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[7]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[7] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[7]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[8]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[8] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/entryhi_o_reg[8]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[9]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[9] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/entryhi_o_reg[9]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[10]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[10] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/entryhi_o_reg[10]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[11]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[11] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/entryhi_o_reg[11]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[12]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/entryhi_o_reg[12]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[13]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[14]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[15]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[16]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[16]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[17]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[17]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[18]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[18]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[19]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[19]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[20]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[20]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[21]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[21]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[22]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[23]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[24]' (FDSE) to 'cpu0i_0/cp0_reg0/prid_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[24]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[25]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[25]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[26]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[26]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[26] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[27]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[27]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[27] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[28]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[28]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[28] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/prid_o_reg[29]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[29]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu0i_0/cp0_reg0/\prid_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[30] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[30]' (FDRE) to 'cpu0i_0/cp0_reg0/prid_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\prid_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpu0i_0/cp0_reg0/\ebase_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo1_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\entrylo0_o_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/com_data_latch_reg[3]' (FDRE) to 'cpu0i_0/debugger0/reg_addr_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/debugger0/com_data_latch_reg[4]' (FDRE) to 'cpu0i_0/debugger0/reg_addr_o_reg[4]'
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[31]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[30]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[29]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[28]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[27]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[26]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[25]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[24]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[23]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[22]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[21]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[20]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[19]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[18]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[17]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[16]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[15]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[7]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[6]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[5]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[4]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[3]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[2]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[1]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (mem_excepttype_reg[0]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[63]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[62]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[61]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[60]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[59]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[58]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[57]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[56]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[55]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[54]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[53]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[52]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[51]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[50]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[49]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[48]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[47]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[46]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[45]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[44]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[43]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[42]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[41]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[40]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[39]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[38]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[37]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[36]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[35]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[34]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[33]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[32]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[31]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[30]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[29]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[28]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[27]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[26]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[25]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[24]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[23]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[22]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[21]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[20]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[19]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[18]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[17]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[16]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[15]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[14]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[13]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[12]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[11]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[10]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[9]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[8]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[7]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[6]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[5]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[4]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[3]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[2]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[1]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (hilo_o_reg[0]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (cnt_o_reg[1]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (cnt_o_reg[0]) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[28]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[27]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[26]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[5]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[4]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_entrylo0_reg[3]) is unused and will be removed from module mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cpu0i_1/mmu0/hub_addr_o_reg[0]' (FDR_1) to 'cpu0i_1/mmu0/hub_addr_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_1/mmu0/\hub_addr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\hub0/seg_disp_data_hi_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\hub0/rom_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\hub0/write_addr_latch_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\hub0/flash_read_prev_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[13]' (FDR) to 'cpu0i_0/cp0_reg0/cause_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/cp0_reg0/cause_o_reg[11]' (FDR) to 'cpu0i_0/cp0_reg0/cause_o_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/cp0_reg0/\cause_o_reg[10] )
INFO: [Synth 8-3886] merging instance 'cpu0i_0/mem0/cp0_cause_reg[13]' (LDC) to 'cpu0i_0/mem0/cp0_cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu0i_0/mem0/cp0_cause_reg[11]' (LDC) to 'cpu0i_0/mem0/cp0_cause_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0i_0/mem0/\cp0_cause_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 830.887 ; gain = 543.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+---------------+---------------+----------------+
|Module Name     | RTL Object    | Depth x Width | Implemented As | 
+----------------+---------------+---------------+----------------+
|apollo_cpu_sopc | hub0/rom_data | 128x32        | LUT            | 
+----------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |apollo_cpu__GB0      |           1|     11502|
|2     |apollo_cpu__GB1      |           1|      7963|
|3     |apollo_cpu_sopc__GC0 |           1|      1719|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 951.930 ; gain = 665.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |apollo_cpu__GB0      |           1|     11502|
|2     |apollo_cpu__GB1      |           1|      7963|
|3     |apollo_cpu_sopc__GC0 |           1|      1719|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vga_ram       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |vga_ram |     1|
|2     |BUFG    |     7|
|3     |CARRY4  |   254|
|4     |DSP48E1 |     4|
|5     |LUT1    |   465|
|6     |LUT2    |   564|
|7     |LUT3    |   368|
|8     |LUT4    |   603|
|9     |LUT5    |   754|
|10    |LUT6    |  2894|
|11    |MUXF7   |   420|
|12    |MUXF8   |    72|
|13    |FDRE    |  3824|
|14    |FDSE    |    32|
|15    |LD      |   100|
|16    |LDC     |   183|
|17    |IBUF    |    14|
|18    |IOBUF   |    48|
|19    |OBUF    |   150|
+------+--------+------+

Report Instance Areas: 
+------+------------------+-------------------------------+------+
|      |Instance          |Module                         |Cells |
+------+------------------+-------------------------------+------+
|1     |top               |                               | 10765|
|2     |  clk_master0     |clk_master                     |    13|
|3     |  cpu0            |apollo_cpu                     |  9807|
|4     |    id0           |id                             |   110|
|5     |    ctrl0         |ctrl                           |    32|
|6     |    cp0_reg0      |cp0_reg                        |   367|
|7     |    debugger0     |debugger                       |   583|
|8     |      uart0       |db_uart_controller             |   138|
|9     |        rxd       |db_uart_async_receiver         |    59|
|10    |          tickgen |db_BaudTickGen__parameterized0 |    38|
|11    |        txd       |db_uart_async_transmitter      |    64|
|12    |          tickgen |db_BaudTickGen                 |    42|
|13    |    div0          |div                            |   444|
|14    |    ex0           |ex                             |   296|
|15    |    ex_mem0       |ex_mem                         |   955|
|16    |    hilo_reg0     |hilo_reg                       |    65|
|17    |    id_ex0        |id_ex                          |  1284|
|18    |    if_id0        |if_id                          |   684|
|19    |    mem0          |mem                            |   191|
|20    |    mem_wb0       |mem_wb                         |   508|
|21    |    mmu0          |mmu                            |  1836|
|22    |    pc_reg0       |pc_reg                         |   133|
|23    |    regfile1      |regfile                        |  2309|
|24    |  hub0            |hub                            |   340|
|25    |    seg_disp1     |seg_disp                       |    21|
|26    |  kbd_controller0 |kbd_controller                 |    50|
|27    |  uart0           |uart_controller                |   174|
|28    |    rxd           |uart_async_receiver            |    82|
|29    |      tickgen     |BaudTickGen__parameterized0    |    39|
|30    |    txd           |uart_async_transmitter         |    82|
|31    |      tickgen     |BaudTickGen                    |    42|
|32    |  vga0            |vga                            |   130|
+------+------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:42 . Memory (MB): peak = 978.102 ; gain = 691.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 406 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 978.102 ; gain = 361.914
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 978.102 ; gain = 691.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 331 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 48 instances
  LD => LDCE: 100 instances
  LDC => LDCE: 183 instances

348 Infos, 259 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 978.102 ; gain = 698.223
INFO: [Common 17-1381] The checkpoint 'G:/prj5_apollo-master-3bd193289902d4aded5121b45787793f054fa79c/mips/NEHCPU/NEHCPU.runs/synth_2/apollo_cpu_sopc.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 978.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  9 15:35:47 2017...
