From: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon, 27 Apr 2015 13:41:15 +0100
Subject: drm/i915: Ensure cache flushes prior to doing CS flips -- take two
Patch-mainline: not yet
References: bnc#931300

Synchronising to an object active on the same ring is a no-op, for the
benefit of execbuffer scheduler. However, for CS flips this means that
we can forgo checking whether the last write request of the object is
actually queued and more importantly whether the cache flush for the
write was emitted.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Jiri Slaby <jslaby@suse.com>
---
 drivers/gpu/drm/i915/intel_display.c |    7 +++++++
 1 file changed, 7 insertions(+)

--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -10022,6 +10022,13 @@ static int intel_queue_mmio_flip(struct
 				 uint32_t flags)
 {
 	struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
+	int ret;
+
+	if (obj->last_write_req) {
+		ret = i915_gem_check_olr(obj->last_write_req);
+		if (ret)
+			return ret;
+	}
 
 	i915_gem_request_assign(&intel_crtc->mmio_flip.req,
 				obj->last_write_req);
