<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor_Design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1593768725" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:in_ck="-3210053680419800806" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="LCD.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4050883807865580468" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5790361038669553400" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7835126319971505668" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:in_ck="-3210053680419800806" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1593768725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="LCD.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1593768725" xil_pn:in_ck="-3210053680419800806" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8256725456000465496" xil_pn:start_ts="1593768725">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593767632" xil_pn:in_ck="-6021408803488251245" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8810692196572533835" xil_pn:start_ts="1593767632">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="processor_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6033333438482963523" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7835126319971505668" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5415559394840432279" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768683" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1825652177331497906" xil_pn:start_ts="1593768683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593769060" xil_pn:in_ck="-7601249780338829974" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8918185898013081326" xil_pn:start_ts="1593769059">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593768684" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119192494346991934" xil_pn:start_ts="1593768684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
