INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BarIlan/DDP/exercises/RiscV_pipe/riscv_pipe/riscv_pipe/riscv_pipe.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BarIlan/DDP/exercises/RiscV_pipe/riscv_pipe/riscv_pipe/riscv_pipe.srcs/sources_1/new/execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BarIlan/DDP/exercises/RiscV_pipe/riscv_pipe/riscv_pipe/riscv_pipe.srcs/sim_1/new/execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execution_tb
