#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sun Apr 05 16:55:05 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\memory\ram_blocks.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\memory\ram_blocks.v":1:7:1:18|Synthesizing module ram_dp_512x8 in library work.

@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\memory\ram_blocks.v":35:0:35:5|Found RAM mem, depth=512, width=8
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":1:7:1:20|Synthesizing module fifo_sync_8bit in library work.

	pFifoDepth=32'b00000000000000000000000000001000
   Generated name = fifo_sync_8bit_8s

@N: CG179 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":110:18:110:27|Removing redundant assignment.
@N: CG179 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":118:17:118:26|Removing redundant assignment.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_START=32'b00000000000000000000000000000001
	TX_SENDING=32'b00000000000000000000000000000010
	TX_DELAY_RESTART=32'b00000000000000000000000000000011
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pTxFifoDepth=32'b00000000000000000000000000001000
	pRxFifoDepth=32'b00000000000000000000000000001000
   Generated name = uart_fifo_48000000s_115200s_8s_8s

@W: CG360 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":119:5:119:12|Removing wire wRecvErr, as there is no assignment to it.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":1:7:1:19|Synthesizing module ft2232h_async in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":2:7:2:21|Synthesizing module ftdi_fifo_async in library work.

	pTxFifoDepth=32'b00000000000000000000000000001000
	pRxFifoDepth=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_async_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":255:0:255:5|Pruning unused register rFtdiRxFlag. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[1] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[3] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[4] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[5] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[6] is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Register bit rTxData[7] is always 0.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":237:0:237:5|Pruning register bits 7 to 1 of rTxData[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":255:0:255:5|Trying to extract state machine for register rFtdiRxState.
Extracted state machine for register rFtdiRxState
State machine has 2 reachable states with original encodings of:
   000
   001
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":151:0:151:5|Trying to extract state machine for register rUartRxState.
Extracted state machine for register rUartRxState
State machine has 2 reachable states with original encodings of:
   000
   001
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:13:34:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:19:34:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":33:14:33:17|Input BTN1 is unused.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Register bit rSiwu is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":48:7:48:13|*Output oRcvErr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Register bit rx_clk_divider[17] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Register bit tx_clk_divider[17] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Register bit tx_countdown[5] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Pruning register bit 5 of tx_countdown[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Pruning register bit 17 of rx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Register bit rx_clk_divider[16] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Register bit tx_clk_divider[16] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Register bit tx_countdown[4] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Pruning register bit 4 of tx_countdown[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Pruning register bit 16 of rx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Register bit rx_clk_divider[15] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":315:0:315:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":217:0:217:5|Pruning register bit 15 of rx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":135:0:135:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":135:0:135:5|Initial value is not supported on state machine rx_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":265:0:265:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":265:0:265:5|Initial value is not supported on state machine tx_state

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 05 16:55:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 05 16:55:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 05 16:55:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 05 16:55:07 2020

###########################################################]
Pre-mapping Report

# Sun Apr 05 16:55:07 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart_fifo.v":48:7:48:13|Tristate driver oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) on net oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Removing sequential instance rRcvErr (in view: work.uart_Z1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     15.8 MHz      63.187        derived (from top|iClk)     Autoconstr_clkgroup_0     276  
top|iClk                               4.0 MHz       252.749       inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[3:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":265:0:265:5|There are no possible illegal states for state machine tx_state[3:0] (in view: work.uart_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine rx_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine rFtdiRxState[1:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0
   001 -> 1
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":255:0:255:5|There are no possible illegal states for state machine rFtdiRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
Encoding state machine rUartRxState[1:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0
   001 -> 1
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":151:0:151:5|There are no possible illegal states for state machine rUartRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 05 16:55:08 2020

###########################################################]
Map & Optimize Report

# Sun Apr 05 16:55:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart_fifo.v":48:7:48:13|Tristate driver oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) on net oRcvErr (in view: work.uart_fifo_48000000s_115200s_8s_8s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":315:0:315:5|User-specified initial value defined for instance uart_inst0.uart_inst0.tx_clk_divider[14:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":217:0:217:5|User-specified initial value defined for instance uart_inst0.uart_inst0.rx_clk_divider[14:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine rFtdiRxState[1:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0
   001 -> 1
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":255:0:255:5|There are no possible illegal states for state machine rFtdiRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
Encoding state machine rUartRxState[1:0] (in view: work.top(verilog))
original code -> new code
   000 -> 0
   001 -> 1
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":151:0:151:5|There are no possible illegal states for state machine rUartRxState[1:0] (in view: work.top(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":35:0:35:5|RAM ram512x8_inst.mem[7:0] (in view: work.fifo_sync_8bit_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine tx_state[3:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":265:0:265:5|There are no possible illegal states for state machine tx_state[3:0] (in view: work.uart_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine rx_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":217:0:217:5|Found counter in view:work.uart_Z1(verilog) instance rx_countdown[5:0] 
@W: MO161 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[6] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":35:0:35:5|RAM ram512x8_inst.mem[0] (in view: work.fifo_sync_8bit_8s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[7] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[5] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[4] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[3] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[2] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\memory\ram_blocks.v":29:0:29:5|Register bit ram512x8_inst.RDATA[1] (in view view:work.fifo_sync_8bit_8s_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.56ns		 401 /       240
   2		0h:00m:01s		    -2.56ns		 391 /       240
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.tx_fifo_inst.rDataCount[3] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.rx_fifo_inst.rDataCount[3] (in view: work.top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":101:0:101:5|Replicating instance fifo_inst.rx_fifo_inst.rDataCount[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -2.56ns		 394 /       243


   4		0h:00m:01s		    -2.18ns		 398 /       243
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":135:0:135:5|Boundary register uart_inst0.uart_inst0.rRxData[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:0:90:5|SB_GB inserted on the net N_292.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 251 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance   
----------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           251        rUartRxData_esr[0]
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 143MB)

@W: MT420 |Found inferred clock top|iClk with period 13.03ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 13.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 05 16:55:10 2020
#


Top view:               top
Requested Frequency:    76.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.300

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     76.7 MHz      61.2 MHz      13.034        16.328        -2.300      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               76.7 MHz      NA            13.034        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  13.034      -2.300  |  13.034      8.419  |  6.517       -1.647  |  6.517       1.871
================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                      Arrival           
Instance                                       Reference                              Type         Pin     Net               Time        Slack 
                                               Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.tx_uart_fifo_inst.rDataCount[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[0]     0.796       -2.300
rUartRxEn                                      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rUartRxEn         0.796       -2.300
uart_inst0.rx_uart_fifo_inst.rDataCount[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[0]     0.796       -2.228
uart_inst0.tx_uart_fifo_inst.rDataCount[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[1]     0.796       -2.228
uart_inst0.rx_uart_fifo_inst.rDataCount[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[1]     0.796       -2.197
uart_inst0.tx_uart_fifo_inst.rDataCount[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[2]     0.796       -2.197
uart_inst0.rx_uart_fifo_inst.rDataCount[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       rDataCount[2]     0.796       -2.104
uart_inst0.uart_inst0.rTxRdEn                  top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       wTxRdEn           0.796       -2.104
fifo_inst.ft2232h_inst.rRxWrEn                 top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       wRxWrEn           0.796       -1.647
uart_inst0.uart_inst0.rRxWrEn                  top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       wRxWrEn           0.796       -1.647
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                      Required           
Instance                                                   Reference                              Type              Pin          Net                     Time         Slack 
                                                           Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[8]     mem_mem_0_0_RNO_7_0     12.734       -2.300
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[8]     mem_mem_0_0_RNO_7       12.734       -2.300
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[7]     mem_mem_0_0_RNO_6       12.734       -2.100
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[7]     mem_mem_0_0_RNO_6_0     12.734       -2.100
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[6]     mem_mem_0_0_RNO_5       12.734       -1.900
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[6]     mem_mem_0_0_RNO_5_0     12.734       -1.900
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[5]     mem_mem_0_0_RNO_4_0     12.734       -1.700
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     RADDR[5]     mem_mem_0_0_RNO_4       12.734       -1.700
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0     top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     WCLKE        wRamWrEn                6.124        -1.647
fifo_inst.tx_fifo_inst.ram512x8_inst.mem_mem_0_0           top_pll|PLLOUTGLOBAL_derived_clock     SB_RAM512x8NW     WCLKE        wRamWrEn                6.124        -1.647
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.034
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.734

    - Propagation time:                      15.034
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.300

    Number of logic level(s):                12
    Starting point:                          uart_inst0.tx_uart_fifo_inst.rDataCount[0] / Q
    Ending point:                            uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 / RADDR[8]
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin RCLK

Instance / Net                                                                     Pin          Pin               Arrival     No. of    
Name                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.tx_uart_fifo_inst.rDataCount[0]                       SB_DFFSR          Q            Out     0.796     0.796       -         
rDataCount[0]                                                    Net               -            -       1.599     -           6         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]              SB_LUT4           I0           In      -         2.395       -         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]              SB_LUT4           O            Out     0.661     3.056       -         
rDataCount_RNIJHQM1[2]                                           Net               -            -       1.371     -           1         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]              SB_LUT4           I1           In      -         4.427       -         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]              SB_LUT4           O            Out     0.589     5.017       -         
wRamRdEn_1                                                       Net               -            -       0.905     -           14        
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CI           In      -         5.922       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CO           Out     0.186     6.108       -         
un1_rRamRdAddr_cry_0                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CI           In      -         6.122       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CO           Out     0.186     6.308       -         
un1_rRamRdAddr_cry_1                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CI           In      -         6.322       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CO           Out     0.186     6.508       -         
un1_rRamRdAddr_cry_2                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CI           In      -         6.522       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CO           Out     0.186     6.708       -         
un1_rRamRdAddr_cry_3                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CI           In      -         6.722       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CO           Out     0.186     6.908       -         
un1_rRamRdAddr_cry_4                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CI           In      -         6.922       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CO           Out     0.186     7.108       -         
un1_rRamRdAddr_cry_5                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CI           In      -         7.122       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CO           Out     0.186     7.308       -         
un1_rRamRdAddr_cry_6                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CI           In      -         7.322       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CO           Out     0.186     7.508       -         
un1_rRamRdAddr_cry_7                                             Net               -            -       0.386     -           1         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4      SB_LUT4           I3           In      -         7.894       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4      SB_LUT4           O            Out     0.465     8.359       -         
un1_rRamRdAddr_cry_7_c_RNI60D4                                   Net               -            -       1.371     -           2         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           I1           In      -         9.730       -         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           O            Out     0.589     10.319      -         
mem_mem_0_0_RNO_7                                                Net               -            -       4.715     -           1         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0           SB_RAM512x8NW     RADDR[8]     In      -         15.034      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 15.334 is 4.889(31.9%) logic and 10.445(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.034
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.734

    - Propagation time:                      15.034
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.300

    Number of logic level(s):                12
    Starting point:                          rUartRxEn / Q
    Ending point:                            uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 / RADDR[8]
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin RCLK

Instance / Net                                                                     Pin          Pin               Arrival     No. of    
Name                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
rUartRxEn                                                        SB_DFFSR          Q            Out     0.796     0.796       -         
rUartRxEn                                                        Net               -            -       1.599     -           12        
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           I0           In      -         2.395       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           O            Out     0.661     3.056       -         
rDataCount_RNI3V391[2]                                           Net               -            -       1.371     -           1         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           I1           In      -         4.427       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           O            Out     0.589     5.017       -         
wRamRdEn                                                         Net               -            -       0.905     -           11        
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CI           In      -         5.922       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CO           Out     0.186     6.108       -         
un1_rRamRdAddr_cry_0                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CI           In      -         6.122       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CO           Out     0.186     6.308       -         
un1_rRamRdAddr_cry_1                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CI           In      -         6.322       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CO           Out     0.186     6.508       -         
un1_rRamRdAddr_cry_2                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CI           In      -         6.522       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CO           Out     0.186     6.708       -         
un1_rRamRdAddr_cry_3                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CI           In      -         6.722       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CO           Out     0.186     6.908       -         
un1_rRamRdAddr_cry_4                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CI           In      -         6.922       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CO           Out     0.186     7.108       -         
un1_rRamRdAddr_cry_5                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CI           In      -         7.122       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CO           Out     0.186     7.308       -         
un1_rRamRdAddr_cry_6                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CI           In      -         7.322       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CO           Out     0.186     7.508       -         
un1_rRamRdAddr_cry_7                                             Net               -            -       0.386     -           1         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           I3           In      -         7.894       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           O            Out     0.465     8.359       -         
un1_rRamRdAddr_cry_7_c_RNI2MOS                                   Net               -            -       1.371     -           2         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           I1           In      -         9.730       -         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           O            Out     0.589     10.319      -         
mem_mem_0_0_RNO_7_0                                              Net               -            -       4.715     -           1         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0           SB_RAM512x8NW     RADDR[8]     In      -         15.034      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 15.334 is 4.889(31.9%) logic and 10.445(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.034
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.734

    - Propagation time:                      14.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.228

    Number of logic level(s):                12
    Starting point:                          uart_inst0.rx_uart_fifo_inst.rDataCount[0] / Q
    Ending point:                            uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 / RADDR[8]
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin RCLK

Instance / Net                                                                     Pin          Pin               Arrival     No. of    
Name                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.rx_uart_fifo_inst.rDataCount[0]                       SB_DFFSR          Q            Out     0.796     0.796       -         
rDataCount[0]                                                    Net               -            -       1.599     -           7         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           I1           In      -         2.395       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           O            Out     0.589     2.984       -         
rDataCount_RNI3V391[2]                                           Net               -            -       1.371     -           1         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           I1           In      -         4.355       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           O            Out     0.589     4.944       -         
wRamRdEn                                                         Net               -            -       0.905     -           11        
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CI           In      -         5.849       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CO           Out     0.186     6.035       -         
un1_rRamRdAddr_cry_0                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CI           In      -         6.049       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CO           Out     0.186     6.235       -         
un1_rRamRdAddr_cry_1                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CI           In      -         6.249       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CO           Out     0.186     6.435       -         
un1_rRamRdAddr_cry_2                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CI           In      -         6.449       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CO           Out     0.186     6.635       -         
un1_rRamRdAddr_cry_3                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CI           In      -         6.649       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CO           Out     0.186     6.835       -         
un1_rRamRdAddr_cry_4                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CI           In      -         6.849       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CO           Out     0.186     7.035       -         
un1_rRamRdAddr_cry_5                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CI           In      -         7.049       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CO           Out     0.186     7.235       -         
un1_rRamRdAddr_cry_6                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CI           In      -         7.249       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CO           Out     0.186     7.435       -         
un1_rRamRdAddr_cry_7                                             Net               -            -       0.386     -           1         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           I3           In      -         7.821       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           O            Out     0.465     8.286       -         
un1_rRamRdAddr_cry_7_c_RNI2MOS                                   Net               -            -       1.371     -           2         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           I1           In      -         9.657       -         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           O            Out     0.589     10.247      -         
mem_mem_0_0_RNO_7_0                                              Net               -            -       4.715     -           1         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0           SB_RAM512x8NW     RADDR[8]     In      -         14.962      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 15.261 is 4.816(31.6%) logic and 10.445(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.034
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.734

    - Propagation time:                      14.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.228

    Number of logic level(s):                12
    Starting point:                          uart_inst0.tx_uart_fifo_inst.rDataCount[1] / Q
    Ending point:                            uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 / RADDR[8]
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin RCLK

Instance / Net                                                                     Pin          Pin               Arrival     No. of    
Name                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.tx_uart_fifo_inst.rDataCount[1]                       SB_DFFSR          Q            Out     0.796     0.796       -         
rDataCount[1]                                                    Net               -            -       1.599     -           6         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]              SB_LUT4           I1           In      -         2.395       -         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIJHQM1[2]              SB_LUT4           O            Out     0.589     2.984       -         
rDataCount_RNIJHQM1[2]                                           Net               -            -       1.371     -           1         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]              SB_LUT4           I1           In      -         4.355       -         
uart_inst0.tx_uart_fifo_inst.rDataCount_RNIKKMI2[3]              SB_LUT4           O            Out     0.589     4.944       -         
wRamRdEn_1                                                       Net               -            -       0.905     -           14        
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CI           In      -         5.849       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CO           Out     0.186     6.035       -         
un1_rRamRdAddr_cry_0                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CI           In      -         6.049       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CO           Out     0.186     6.235       -         
un1_rRamRdAddr_cry_1                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CI           In      -         6.249       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CO           Out     0.186     6.435       -         
un1_rRamRdAddr_cry_2                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CI           In      -         6.449       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CO           Out     0.186     6.635       -         
un1_rRamRdAddr_cry_3                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CI           In      -         6.649       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CO           Out     0.186     6.835       -         
un1_rRamRdAddr_cry_4                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CI           In      -         6.849       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CO           Out     0.186     7.035       -         
un1_rRamRdAddr_cry_5                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CI           In      -         7.049       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CO           Out     0.186     7.235       -         
un1_rRamRdAddr_cry_6                                             Net               -            -       0.014     -           2         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CI           In      -         7.249       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CO           Out     0.186     7.435       -         
un1_rRamRdAddr_cry_7                                             Net               -            -       0.386     -           1         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4      SB_LUT4           I3           In      -         7.821       -         
uart_inst0.tx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI60D4      SB_LUT4           O            Out     0.465     8.286       -         
un1_rRamRdAddr_cry_7_c_RNI60D4                                   Net               -            -       1.371     -           2         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           I1           In      -         9.657       -         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           O            Out     0.589     10.247      -         
mem_mem_0_0_RNO_7                                                Net               -            -       4.715     -           1         
uart_inst0.tx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0           SB_RAM512x8NW     RADDR[8]     In      -         14.962      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 15.261 is 4.816(31.6%) logic and 10.445(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.034
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.734

    - Propagation time:                      14.931
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.197

    Number of logic level(s):                12
    Starting point:                          uart_inst0.rx_uart_fifo_inst.rDataCount[1] / Q
    Ending point:                            uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0 / RADDR[8]
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin RCLK

Instance / Net                                                                     Pin          Pin               Arrival     No. of    
Name                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
uart_inst0.rx_uart_fifo_inst.rDataCount[1]                       SB_DFFSR          Q            Out     0.796     0.796       -         
rDataCount[1]                                                    Net               -            -       1.599     -           6         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           I2           In      -         2.395       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNI3V391[2]              SB_LUT4           O            Out     0.558     2.953       -         
rDataCount_RNI3V391[2]                                           Net               -            -       1.371     -           1         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           I1           In      -         4.324       -         
uart_inst0.rx_uart_fifo_inst.rDataCount_RNIO7PT1[3]              SB_LUT4           O            Out     0.589     4.913       -         
wRamRdEn                                                         Net               -            -       0.905     -           11        
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CI           In      -         5.818       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_0_c              SB_CARRY          CO           Out     0.186     6.004       -         
un1_rRamRdAddr_cry_0                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CI           In      -         6.018       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_1_c              SB_CARRY          CO           Out     0.186     6.204       -         
un1_rRamRdAddr_cry_1                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CI           In      -         6.218       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_2_c              SB_CARRY          CO           Out     0.186     6.404       -         
un1_rRamRdAddr_cry_2                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CI           In      -         6.418       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_3_c              SB_CARRY          CO           Out     0.186     6.604       -         
un1_rRamRdAddr_cry_3                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CI           In      -         6.618       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_4_c              SB_CARRY          CO           Out     0.186     6.804       -         
un1_rRamRdAddr_cry_4                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CI           In      -         6.818       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_5_c              SB_CARRY          CO           Out     0.186     7.004       -         
un1_rRamRdAddr_cry_5                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CI           In      -         7.018       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_6_c              SB_CARRY          CO           Out     0.186     7.204       -         
un1_rRamRdAddr_cry_6                                             Net               -            -       0.014     -           2         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CI           In      -         7.218       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c              SB_CARRY          CO           Out     0.186     7.404       -         
un1_rRamRdAddr_cry_7                                             Net               -            -       0.386     -           1         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           I3           In      -         7.790       -         
uart_inst0.rx_uart_fifo_inst.un1_rRamRdAddr_cry_7_c_RNI2MOS      SB_LUT4           O            Out     0.465     8.255       -         
un1_rRamRdAddr_cry_7_c_RNI2MOS                                   Net               -            -       1.371     -           2         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           I1           In      -         9.626       -         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0_RNO_7     SB_LUT4           O            Out     0.589     10.216      -         
mem_mem_0_0_RNO_7_0                                              Net               -            -       4.715     -           1         
uart_inst0.rx_uart_fifo_inst.ram512x8_inst.mem_mem_0_0           SB_RAM512x8NW     RADDR[8]     In      -         14.931      -         
========================================================================================================================================
Total path delay (propagation time + setup) of 15.230 is 4.785(31.4%) logic and 10.445(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 143MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             13 uses
SB_CARRY        97 uses
SB_DFF          49 uses
SB_DFFE         14 uses
SB_DFFESR       32 uses
SB_DFFESS       1 use
SB_DFFNE        25 uses
SB_DFFSR        109 uses
SB_DFFSS        13 uses
SB_GB           2 uses
SB_RAM512x8NW   4 uses
VCC             13 uses
SB_LUT4         376 uses

I/O ports: 22
I/O primitives: 21
SB_IO          20 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   243 (4%)

RAM/ROM usage summary
Block Rams : 4 of 30 (13%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 251

@S |Mapping Summary:
Total  LUTs: 376 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 376 = 376 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Apr 05 16:55:10 2020

###########################################################]
