module wideexpr_00480(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(u3);
  assign y1 = {$signed((ctrl[7]?2'sb00:(ctrl[5]?((ctrl[5]?$signed((5'sb10101)<=(4'sb0101)):s7))^((ctrl[7]?$signed($unsigned(s1)):-((s4)>>>(4'b0111)))):+((s1)==(((ctrl[5]?s0:s3))>>(6'sb110010)))))),$signed($signed($signed(6'sb010000))),$signed(~&({-({5'sb10011}),s5,(ctrl[7]?((ctrl[4]?(s1)<<(s2):s5))|((ctrl[3]?(ctrl[3]?s6:2'sb11):(ctrl[2]?5'sb11010:s2))):5'sb10111)})),(($signed(u1))>>>(4'sb1011))>((6'sb100101)<<(6'sb011010))};
  assign y2 = ~^(s6);
  assign y3 = u5;
  assign y4 = (-(3'b011))<<<({+(3'sb011),s7,s4,((ctrl[1]?((-($unsigned(6'sb100101)))<<<(|(($signed(s3))==((ctrl[3]?6'sb011000:s3)))))<<<(s3):(~($unsigned(+((4'b0001)^(6'b110011)))))>>($signed(^($signed({1{u0}}))))))>>>(4'sb1100)});
  assign y5 = s6;
  assign y6 = ~(5'sb00010);
  assign y7 = {6'sb111110,+(+((ctrl[0]?{($signed(6'sb011011))+(2'sb10),-(5'sb11000),(ctrl[5]?~^(1'sb1):$unsigned(6'sb000111))}:$signed($unsigned((s5)+(s1))))))};
endmodule
