// SPDX-License-Identifier: AGPL-3.0-only

//! TransformerLayer::decode_batched.

use super::*;

/// ATLAS_K4_DIAG=1 phase checkpoint (see verify_c2.rs). Synchronizes the
/// stream after a named phase of the batched GDN decode so an illegal access
/// is attributed to the exact op. No-op (and no env read past the first call)
/// unless the diagnostic env is set. Only legal in eager mode — verify_c2
/// disables CUDA-graph capture whenever the env is set, and this checkpoint
/// is only reachable from that eager path.
fn k4_diag_checkpoint(ctx: &ForwardContext, phase: &str, stream: u64) -> Result<()> {
    static DIAG: std::sync::OnceLock<bool> = std::sync::OnceLock::new();
    let on = *DIAG.get_or_init(|| std::env::var("ATLAS_K4_DIAG").ok().as_deref() == Some("1"));
    if on
        && !ctx.graph_capture
        && let Err(e) = ctx.gpu.synchronize(stream)
    {
        anyhow::bail!("K4_DIAG: CUDA error after GDN phase `{phase}`: {e:#}");
    }
    Ok(())
}

impl Qwen3SsmLayer {
    #[allow(clippy::too_many_arguments)]
    pub(super) fn decode_batched_inner(
        &self,
        hidden: DevicePtr,
        residual: DevicePtr,
        num_tokens: usize,
        state: &mut dyn LayerState,
        _kv_cache: &mut PagedKvCache,
        _seq_len: usize,
        _block_table: &mut Vec<u32>,
        _disk_block_ids: &mut Vec<u32>,
        _disk_last_offloaded_per_layer: &mut Vec<u32>,
        ctx: &ForwardContext,
        stream: u64,
    ) -> Result<()> {
        let h = ctx.config.hidden_size;
        let eps = ctx.config.rms_norm_eps as f32;
        let k = num_tokens as u32;
        let bf16 = 2usize; // bytes per BF16
        let fp32 = 4usize; // bytes per FP32

        let ssm_state = state
            .as_any_mut()
            .downcast_mut::<SsmLayerState>()
            .ok_or_else(|| anyhow::anyhow!("Expected SsmLayerState"))?;

        let nk = ctx.config.linear_num_key_heads;
        let kd = ctx.config.linear_key_head_dim;
        let nv = ctx.config.linear_num_value_heads;
        let vd = ctx.config.linear_value_head_dim;
        let vpg = nv / nk;
        let key_dim = nk * kd; // 2048
        let value_dim = nv * vd; // 4096
        let conv_dim = key_dim * 2 + value_dim; // 8192
        let qk_ch = (key_dim * 2) as u32; // Q+K channels for fused L2 norm
        let d_conv = ctx.config.linear_conv_kernel_dim;
        let qkvz_size = ctx.config.ssm_qkvz_size(); // 12288

        // ── 1. RMS norm + residual for K tokens ──
        let normed = ctx.buffers.norm_output();
        ops::rms_norm_residual(
            ctx.gpu,
            self.rms_norm_residual_k,
            hidden,
            &self.input_norm,
            normed,
            residual,
            k,
            h as u32,
            eps,
            stream,
        )?;

        k4_diag_checkpoint(ctx, "1:rms_norm_residual", stream)?;

        // ── 2+3. QKVZ projection (+ deinterleave if needed) ──
        // For sequential_qkvz (Qwen3.5): write directly to deinterleaved buffer.
        // For interleaved (80B): write to qkvz_out, then deinterleave per token.
        let deinterleaved = ctx.buffers.ssm_deinterleaved(); // [K, 12288] BF16
        let proj_dst = if self.sequential_qkvz {
            deinterleaved
        } else {
            ctx.buffers.ssm_qkvz()
        };
        // Native-FP8 build (e.g. Qwen3.6-35B-A3B-FP8): the dense and NVFP4
        // QKVZ slots are NULL — the block-scaled FP8 weight (`qkvz_fp8w`) is
        // the ONLY live copy. The K=2/K=3 MTP-verify batched pass must
        // dispatch through it; falling to `dense_gemv` below dereferences the
        // NULL slot (CUDA_ERROR_ILLEGAL_ADDRESS on the first graphed K=2
        // verify — 2026-07-02 flagship gate). Mirrors the M<=4 dispatch in
        // trait_decode_multi_seq/ssm_batched.rs: one weight pass via
        // `w8a16_gemv_batch4`, per-token `w8a16_gemv` when it isn't linked.
        // 2..=4: the K=4 verify (num_drafts=3) hits this same NULL-slot
        // hazard — on native-FP8-GDN checkpoints (e.g. nvidia/Qwen3.6-27B-
        // NVFP4, whose GDN layers ship FP8) `in_proj_qkvz`/`qkvz_nvfp4*` are
        // NULL and `qkvz_fp8w` is the only live weight. The old `== 2 || == 3`
        // guard let num_tokens=4 fall through to `dense_gemm` on the NULL
        // dense slot → CUDA_ERROR_ILLEGAL_ADDRESS on the first K=4 verify
        // (localized via ATLAS_K4_DIAG, 2026-07-18). `w8a16_gemv_batch4`
        // is built for M<=4 (see w8a16_gemv_batch4.cu), so widening the
        // guard is sufficient; the per-token `w8a16_gemv` fallback already
        // loops over num_tokens.
        if (2..=4).contains(&num_tokens)
            && let Some(ref fp8) = self.qkvz_fp8w
        {
            if self.w8a16_gemv_batch4_k.0 != 0 {
                ops::w8a16_gemv_batch4(
                    ctx.gpu,
                    self.w8a16_gemv_batch4_k,
                    normed,
                    fp8.weight,
                    fp8.row_scale,
                    proj_dst,
                    num_tokens as u32,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else {
                for t in 0..num_tokens {
                    ops::w8a16_gemv(
                        ctx.gpu,
                        self.w8a16_gemv_k,
                        normed.offset(t * h * bf16),
                        fp8.weight,
                        fp8.row_scale,
                        proj_dst.offset(t * qkvz_size * bf16),
                        qkvz_size as u32,
                        h as u32,
                        stream,
                    )?;
                }
            }
        } else if num_tokens == 4 {
            if let Some(ref nvfp4) = self.qkvz_nvfp4 {
                ops::w4a16_gemv_batchm(
                    ctx.gpu,
                    self.w4a16_gemv_batch4_k,
                    normed,
                    nvfp4,
                    proj_dst,
                    num_tokens as u32,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else if let Some(ref fp8w) = self.qkvz_fp8w {
                ops::w8a16_gemv_batch4(
                    ctx.gpu,
                    self.w8a16_gemv_batch4_k,
                    normed,
                    fp8w.weight,
                    fp8w.row_scale,
                    proj_dst,
                    num_tokens as u32,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else {
                for t in 0..4u32 {
                    ops::dense_gemv(
                        ctx.gpu,
                        self.dense_gemv_k,
                        normed.offset(t as usize * h * bf16),
                        &self.ssm.in_proj_qkvz,
                        proj_dst.offset(t as usize * qkvz_size * bf16),
                        qkvz_size as u32,
                        h as u32,
                        stream,
                    )?;
                }
            }
        } else if num_tokens == 3 {
            if let Some(ref nvfp4) = self.qkvz_nvfp4 {
                ops::w4a16_gemv_batch3(
                    ctx.gpu,
                    self.w4a16_gemv_batch3_k,
                    normed,
                    nvfp4,
                    proj_dst,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else {
                for t in 0..3u32 {
                    ops::dense_gemv(
                        ctx.gpu,
                        self.dense_gemv_k,
                        normed.offset(t as usize * h * bf16),
                        &self.ssm.in_proj_qkvz,
                        proj_dst.offset(t as usize * qkvz_size * bf16),
                        qkvz_size as u32,
                        h as u32,
                        stream,
                    )?;
                }
            }
        } else if num_tokens == 2 {
            if let Some(ref nvfp4) = self.qkvz_nvfp4 {
                ops::w4a16_gemv_batch2(
                    ctx.gpu,
                    self.w4a16_gemv_batch2_k,
                    normed,
                    nvfp4,
                    proj_dst,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else {
                // Batched M=2: one pass over in_proj_qkvz for both verify
                // tokens instead of two M=1 reads of the full projection
                // weight. Bit-identical to the two dense_gemv calls it
                // replaces (same per-row accumulation order); the dominant
                // per-verify-step weight-bandwidth term across the 48 GDN
                // layers on FP8 checkpoints (in_proj dequanted to BF16).
                ops::dense_gemv_batch2(
                    ctx.gpu,
                    self.dense_gemv_batch2_k,
                    normed,
                    &self.ssm.in_proj_qkvz,
                    proj_dst,
                    qkvz_size as u32,
                    h as u32,
                    qkvz_size as u32,
                    stream,
                )?;
            }
        } else if let Some(fp8) = self.qkvz_fp8 {
            ops::fp8_gemm_n128(
                ctx.gpu,
                self.fp8_gemm_k,
                normed,
                fp8,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else if let Some(ref nvfp4_t) = self.qkvz_nvfp4_t {
            // Prefer the 8-warp pipelined v2 (fast even at small M — the wide
            // DFlash verify runs M=17, where plain m128 padding loses to n128,
            // but v2 wins; it's the same kernel the dense FFN prefill uses).
            // Else m128 for large-M prefill; else n128.
            if self.w4a16_gemm_t_m128_v2_k.0 != 0 {
                ops::w4a16_gemm_n128_m128_v2(
                    ctx.gpu,
                    self.w4a16_gemm_t_m128_v2_k,
                    normed,
                    nvfp4_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else if k > 128 {
                ops::w4a16_gemm_n128_m128(
                    ctx.gpu,
                    self.w4a16_gemm_t_m128_k,
                    normed,
                    nvfp4_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            } else {
                ops::w4a16_gemm_n128(
                    ctx.gpu,
                    self.w4a16_gemm_t_k,
                    normed,
                    nvfp4_t,
                    proj_dst,
                    k,
                    qkvz_size as u32,
                    h as u32,
                    stream,
                )?;
            }
        } else if let Some(ref nvfp4) = self.qkvz_nvfp4 {
            ops::w4a16_gemm(
                ctx.gpu,
                self.w4a16_gemm_k,
                normed,
                nvfp4,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        } else {
            ops::dense_gemm(
                ctx.gpu,
                self.dense_gemm_k,
                normed,
                &self.ssm.in_proj_qkvz,
                proj_dst,
                k,
                qkvz_size as u32,
                h as u32,
                stream,
            )?;
        }
        if !self.sequential_qkvz {
            for t in 0..(num_tokens as u32) {
                let src = proj_dst.offset(t as usize * qkvz_size * bf16);
                let dst = deinterleaved.offset(t as usize * qkvz_size * bf16);
                ops::deinterleave_qkvz(
                    ctx.gpu,
                    self.deinterleave_k,
                    src,
                    dst,
                    1,
                    nk as u32,
                    kd as u32,
                    vpg as u32,
                    vd as u32,
                    stream,
                )?;
            }
        }

        k4_diag_checkpoint(ctx, "2+3:qkvz_proj+deinterleave", stream)?;

        // ── 4. BA projection + GDN gates per token ──
        // BA output: ssm_ba buffer; gates: ssm_gates buffer [K, nv*2] FP32
        // Layout per token: [gate(nv), beta(nv)] → stride = 2*nv FP32 elements.
        // Must match gdn_decode_chunk2's gb_stride parameter.
        let gates_buf = ctx.buffers.ssm_gates(); // [K, gate(nv) + beta(nv)] FP32
        let gate_beta_stride = nv * 2 * fp32; // bytes per token in gates buffer
        let ba_size = ctx.config.ssm_ba_size(); // 64
        for t in 0..(num_tokens as u32) {
            let normed_t = normed.offset(t as usize * h * bf16);
            let ba_out = ctx.buffers.ssm_ba().offset(t as usize * ba_size * bf16);
            // Dense GEMV for BA projection (small: 64 outputs)
            ops::dense_gemv(
                ctx.gpu,
                self.dense_gemv_k,
                normed_t,
                &self.ssm.in_proj_ba,
                ba_out,
                ba_size as u32,
                h as u32,
                stream,
            )?;
            // Apply gate transforms
            let gate_t = gates_buf.offset(t as usize * gate_beta_stride);
            let beta_t = gates_buf.offset(t as usize * gate_beta_stride + nv * fp32);
            ops::compute_gdn_gates(
                ctx.gpu,
                self.compute_gdn_gates_k,
                ba_out,
                self.ssm.a_log.weight,
                self.ssm.dt_bias.weight,
                gate_t,
                beta_t,
                1,
                nv as u32,
                nk as u32,
                vpg as u32,
                ba_size as u32,
                stream,
            )?;
        }

        k4_diag_checkpoint(ctx, "4:ba_proj+gates", stream)?;

        // ── 5-7. Conv1d + L2 norm + GDN per token (with intermediate checkpoints) ──
        // Reuse ssm_qkvz buffer for conv output (safe: deinterleave is done)
        let conv_out_buf = ctx.buffers.ssm_qkvz();
        let gdn_out_buf = ctx.buffers.attn_output();
        let h_bytes = self.h_state_bytes;
        let conv_bytes = self.conv_state_bytes;

        // Intermediates are pre-allocated from the pool (fixed GPU addresses for
        // CUDA graph stability). Verify they exist BEFORE we index into them — a
        // bare `debug_assert!` is a no-op in release and produces an opaque
        // out-of-bounds panic instead of an actionable error (see #bugs
        // m0t0chan EP=2 2026-04-05). Most-common cause: EP=2 worker started
        // without `--speculative --mtp-quantization` to mirror the head.
        if ssm_state.h_state_intermediates.len() < num_tokens
            || ssm_state.conv_state_intermediates.len() < num_tokens
        {
            anyhow::bail!(
                "SSM MTP intermediate buffers not allocated (h_state_intermediates.len()={}, \
                 conv_state_intermediates.len()={}, num_tokens={}). \
                 If this is an EP=2 worker, the head node is sending MTP verify commands \
                 but the worker was started without `--speculative` (and matching \
                 `--mtp-quantization`/`--num-drafts`). Add those flags to the worker invocation.",
                ssm_state.h_state_intermediates.len(),
                ssm_state.conv_state_intermediates.len(),
                num_tokens,
            );
        }

        let args = super::trait_decode_batched_conv_gdn::ConvGdnArgs {
            num_tokens,
            deinterleaved,
            gates_buf,
            conv_out_buf,
            gdn_out_buf,
            h_bytes,
            conv_bytes,
            qkvz_size,
            conv_dim,
            key_dim,
            value_dim,
            d_conv,
            qk_ch,
            nk,
            nv,
            kd,
            vd,
            bf16,
            fp32,
            stream,
        };
        self.decode_batched_conv_gdn(ssm_state, ctx, &args)?;

        k4_diag_checkpoint(ctx, "5-7:conv1d+l2norm+gdn_wy", stream)?;

        // ── 8. Gated RMS norm per token (Z gate at [Q|K|V] offset) ──
        let normed_out_buf = conv_out_buf;
        let z_offset = key_dim * 2 + value_dim; // == conv_dim
        if num_tokens == 2 && self.fused_verify_k2_enabled() {
            // STAGE 1: single-launch gated-RMS-norm for BOTH positions (cos==1.0).
            ops::gdn_verify_fused_norm_k2(
                ctx.gpu,
                self.gdn_verify_fused_norm_k2_k,
                gdn_out_buf,
                deinterleaved,
                &self.ssm.norm,
                normed_out_buf,
                nv as u32,
                vd as u32,
                eps,
                qkvz_size as u32, // deint position stride (BF16 elems)
                z_offset as u32,  // Z offset within a position
                value_dim as u32, // gdn/out position stride
                stream,
            )?;
        } else {
            for t in 0..(num_tokens as u32) {
                let gdn_t = gdn_out_buf.offset(t as usize * value_dim * bf16);
                let z_t = deinterleaved.offset(t as usize * qkvz_size * bf16 + z_offset * bf16);
                let normed_t = normed_out_buf.offset(t as usize * value_dim * bf16);
                ops::gated_rms_norm(
                    ctx.gpu,
                    self.gated_rms_norm_k,
                    gdn_t,
                    z_t,
                    &self.ssm.norm,
                    normed_t,
                    nv as u32,
                    vd as u32,
                    vd as u32,
                    eps,
                    vd as u32,
                    stream,
                )?;
            }
        }

        k4_diag_checkpoint(ctx, "8:gated_rms_norm", stream)?;

        // ── 9. Output projection → [K, H] ──
        let out_proj_buf = ctx.buffers.moe_output(); // [K, H] BF16
        if let Some(ref dense_out) = self.out_proj_dense {
            ops::dense_gemm(
                ctx.gpu,
                self.dense_gemm_k,
                normed_out_buf,
                dense_out,
                out_proj_buf,
                k,
                h as u32,
                value_dim as u32,
                stream,
            )?;
        } else if (2..=4).contains(&num_tokens)
            && let Some(ref fp8) = self.out_proj_fp8w
        {
            // 2..=4: same K=4 NULL-slot hazard as the QKVZ dispatch above —
            // on native-FP8-GDN checkpoints `ssm.out_proj` is NULL and
            // `out_proj_fp8w` is the only live weight; the old guard sent
            // num_tokens=4 to `w4a16_gemm` on the NULL slot.
            // Native-FP8 build: `ssm.out_proj` is a NULL QuantizedWeight —
            // the block-scaled FP8 copy (`out_proj_fp8w`) is the only live
            // weight. Same NULL-deref hazard as the QKVZ dispatch above.
            if self.w8a16_gemv_batch4_k.0 != 0 {
                ops::w8a16_gemv_batch4(
                    ctx.gpu,
                    self.w8a16_gemv_batch4_k,
                    normed_out_buf,
                    fp8.weight,
                    fp8.row_scale,
                    out_proj_buf,
                    num_tokens as u32,
                    h as u32,
                    value_dim as u32,
                    stream,
                )?;
            } else {
                for t in 0..num_tokens {
                    ops::w8a16_gemv(
                        ctx.gpu,
                        self.w8a16_gemv_k,
                        normed_out_buf.offset(t * value_dim * bf16),
                        fp8.weight,
                        fp8.row_scale,
                        out_proj_buf.offset(t * h * bf16),
                        h as u32,
                        value_dim as u32,
                        stream,
                    )?;
                }
            }
        } else if num_tokens == 3 {
            ops::w4a16_gemv_batch3(
                ctx.gpu,
                self.w4a16_gemv_batch3_k,
                normed_out_buf,
                &self.ssm.out_proj,
                out_proj_buf,
                h as u32,
                value_dim as u32,
                stream,
            )?;
        } else if num_tokens == 2 {
            ops::w4a16_gemv_batch2(
                ctx.gpu,
                self.w4a16_gemv_batch2_k,
                normed_out_buf,
                &self.ssm.out_proj,
                out_proj_buf,
                h as u32,
                value_dim as u32,
                stream,
            )?;
        } else if let Some(fp8) = self.out_proj_fp8 {
            if k > 128 {
                ops::fp8_gemm_n128_m128(
                    ctx.gpu,
                    self.fp8_gemm_t_m128_k,
                    normed_out_buf,
                    fp8,
                    out_proj_buf,
                    k,
                    h as u32,
                    value_dim as u32,
                    stream,
                )?;
            } else {
                ops::fp8_gemm_n128(
                    ctx.gpu,
                    self.fp8_gemm_k,
                    normed_out_buf,
                    fp8,
                    out_proj_buf,
                    k,
                    h as u32,
                    value_dim as u32,
                    stream,
                )?;
            }
        } else if let Some(ref nvfp4_t) = self.out_proj_nvfp4_t {
            if self.w4a16_gemm_t_m128_v2_k.0 != 0 {
                // 8-warp pipelined v2 (fast at M=17 wide verify; FFN's kernel).
                ops::w4a16_gemm_n128_m128_v2(
                    ctx.gpu,
                    self.w4a16_gemm_t_m128_v2_k,
                    normed_out_buf,
                    nvfp4_t,
                    out_proj_buf,
                    k,
                    h as u32,
                    value_dim as u32,
                    stream,
                )?;
            } else {
                ops::w4a16_gemm_n128(
                    ctx.gpu,
                    self.w4a16_gemm_t_k,
                    normed_out_buf,
                    nvfp4_t,
                    out_proj_buf,
                    k,
                    h as u32,
                    value_dim as u32,
                    stream,
                )?;
            }
        } else {
            ops::w4a16_gemm(
                ctx.gpu,
                self.w4a16_gemm_k,
                normed_out_buf,
                &self.ssm.out_proj,
                out_proj_buf,
                k,
                h as u32,
                value_dim as u32,
                stream,
            )?;
        }

        // GDN HeadParallel: reduce the row-parallel partial out_proj across TP
        // ranks (num_tokens × h BF16) before the residual add. No-op at tp=1.
        self.ssm_tp_all_reduce(out_proj_buf, num_tokens, ctx, stream)?;

        k4_diag_checkpoint(ctx, "9:out_proj", stream)?;

        // ── 10. Batched residual + post-norm, then MoE + residual ──
        // residual_add_rms_norm supports multi-token (grid.x = num_tokens)
        let normed2_base = ctx.buffers.norm_output();
        ops::residual_add_rms_norm(
            ctx.gpu,
            self.residual_add_rms_norm_k,
            hidden,
            out_proj_buf,
            &self.post_attn_norm,
            normed2_base,
            residual,
            num_tokens as u32,
            h as u32,
            eps,
            stream,
        )?;
        if num_tokens == 3 {
            // Fused K=3 MoE: 5 kernel launches instead of 15
            self.ffn.forward_k3(normed2_base, ctx, stream)?;
            let moe_out = ctx.buffers.moe_output();
            ops::residual_add(
                ctx.gpu,
                self.residual_add_k,
                hidden,
                moe_out,
                (3 * h) as u32,
                stream,
            )?;
        } else if num_tokens == 2 {
            // Fused K=2 MoE: 5 kernel launches instead of 10
            self.ffn.forward_k2(normed2_base, ctx, stream)?;
            // Batched residual add for 2 tokens (flat element-wise, 2*h elements)
            let moe_out = ctx.buffers.moe_output();
            ops::residual_add(
                ctx.gpu,
                self.residual_add_k,
                hidden,
                moe_out,
                (2 * h) as u32,
                stream,
            )?;
        } else if num_tokens == 4
            && self
                .ffn
                .try_forward_k4(normed2_base, ctx, stream)
                .inspect_err(|e| tracing::error!("ffn.try_forward_k4: {e:#}"))
                .unwrap_or(false)
        {
            // K=4 verify FFN via M<=4 batched GEMV: one weight read per
            // projection for all 4 rows at near-peak stream bandwidth. nsys
            // (2026-07-18): the forward_prefill MMQ arm below cost 54.8 ms/
            // verify-step across the 64-layer dense FFN stack at M=4 vs the
            // ~31 ms weight-traffic floor this path hits. Falls through to
            // forward_prefill when unavailable (MoE / missing kernel).
            let moe_out = ctx.buffers.moe_output();
            ops::residual_add(
                ctx.gpu,
                self.residual_add_k,
                hidden,
                moe_out,
                (num_tokens * h) as u32,
                stream,
            )?;
        } else if self.ffn.is_dense() {
            // WIDE-VERIFY BATCHED DENSE FFN (DFlash γ=16, num_tokens=17). This
            // is the MAJORITY layer type (GDN/SSM) on the hybrid 27B, so its
            // per-token FFN loop was the dominant remaining verify cost after
            // the attention layers were batched. normed2_base is already
            // [num_tokens, h] (batched residual_add_rms_norm above), so
            // forward_prefill reads gate/up/down ONCE for all tokens.
            //
            // DENSE ONLY: the per-token `else` below is retained for 256-expert
            // MoE, where grouped-GEMM is a net loss at small batch (per-expert
            // M~1 + sort/permute overhead across the 36-layer SSM stack).
            k4_diag_checkpoint(ctx, "10a:residual_add_rms_norm", stream)?;
            self.ffn
                .forward_prefill(normed2_base, num_tokens, ctx, stream)?;
            k4_diag_checkpoint(ctx, "10b:ffn_forward_prefill", stream)?;
            let moe_out = ctx.buffers.moe_output();
            ops::residual_add(
                ctx.gpu,
                self.residual_add_k,
                hidden,
                moe_out,
                (num_tokens * h) as u32,
                stream,
            )?;
        } else {
            // Per-token MoE fallback for K!=2 (256-expert MoE).
            // CONCURRENT-DECODE BUG (sibling of decode_multi_seq fix at line 1102):
            // hardcoded `t * h * 4` over-strides for BF16 hidden (GB10 default).
            let residual_elem = 2usize;
            for t in 0..(num_tokens as u32) {
                let normed2 = normed2_base.offset(t as usize * h * bf16);
                let moe_out = self.ffn.forward(normed2, ctx, stream)?;
                let hidden_t = hidden.offset(t as usize * h * residual_elem);
                ops::residual_add(
                    ctx.gpu,
                    self.residual_add_k,
                    hidden_t,
                    moe_out,
                    h as u32,
                    stream,
                )?;
            }
        }

        Ok(())
    }
}
