v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N -40 70 -40 100 {lab=#net1}
N -40 -130 40 -130 {lab=VDD}
N 40 -130 40 -100 {lab=VDD}
N -120 -130 -40 -130 {lab=VDD}
N -120 -130 -120 -100 {lab=VDD}
N -120 -40 -120 -10 {lab=output}
N -40 -10 40 -10 {lab=output}
N 40 -40 40 -10 {lab=output}
N -40 -160 -40 -130 {lab=VDD}
N -40 -10 -40 10 {lab=output}
N 40 -10 140 -10 {lab=output}
N -120 -10 -40 -10 {lab=output}
N -60 -130 -60 -70 {lab=VDD}
N 40 -70 80 -70 {lab=VDD}
N 40 -130 90 -130 {lab=VDD}
N 90 -130 90 -70 {lab=VDD}
N 80 -70 90 -70 {lab=VDD}
N -120 -70 -60 -70 {lab=VDD}
N -40 40 -10 40 {lab=0}
N -40 160 -10 160 {lab=0}
N -40 130 -10 130 {lab=0}
N -10 130 -10 160 {lab=0}
N 20 90 20 160 {lab=0}
N -10 160 20 160 {lab=0}
N -10 40 20 40 {lab=0}
N 20 40 20 90 {lab=0}
C {symbols/nfet_03v3.sym} -60 130 0 0 {name=M2
L=0.28u
W=0.50u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} -140 -70 0 0 {name=M3
L=0.28u
W=1.0u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 20 -70 0 0 {name=M1
L=0.28u
W=1.0u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} -60 40 0 0 {name=M4
L=0.28u
W=0.50u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {vdd.sym} -40 -160 0 0 {name=l2 lab=VDD}
C {gnd.sym} 20 160 0 0 {name=l1 lab=0}
C {ipin.sym} -260 -60 0 0 {name=p1 lab=input_A}
C {ipin.sym} -260 10 0 0 {name=p2 lab=input_B}
C {lab_wire.sym} -160 -70 0 0 {name=p6 sig_type=std_logic lab=input_A}
C {lab_wire.sym} -80 40 0 0 {name=p7 sig_type=std_logic lab=input_A}
C {lab_wire.sym} -80 130 0 0 {name=p8 sig_type=std_logic lab=input_B}
C {lab_wire.sym} 0 -70 0 0 {name=p10 sig_type=std_logic lab=input_B}
C {opin.sym} 140 -10 0 0 {name=p9 lab=output}
C {lab_wire.sym} -260 -60 2 0 {name=p3 sig_type=std_logic lab=input_A}
C {lab_wire.sym} -260 10 2 0 {name=p4 sig_type=std_logic lab=input_B}
