// Seed: 2021806710
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input supply0 id_8,
    input supply1 id_9
);
  assign id_0 = (-1);
  assign id_3 = -1;
  wire id_11;
  wire id_12;
  ;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2,
    output wand id_3,
    input supply1 id_4
);
  initial id_2 = "";
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
