
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2369.025146 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2369.025146 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.858398 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.858398 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014458    0.080454    1.926537 2372.784912 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.080454    0.000227 2372.785156 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034058    0.270593    0.347200 2373.132324 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.270593    0.000682 2373.133057 ^ io_west_out[13] (out)
                                           2373.133057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.133057   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.617188   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2369.025146 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2369.025146 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.207423    0.994847    2.485194 2371.510254 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.996385    0.034561 2371.544678 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.188469    1.428802    1.421995 2372.966797 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      1.437877    0.092996 2373.059814 ^ io_east_out[13] (out)
                                           2373.059814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.059814   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.689941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2369.025146 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2369.025146 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.858398 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.858398 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005814    0.043909    1.817853 2372.676270 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043909    0.000227 2372.676514 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272990    0.332193 2373.008545 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.272990    0.000682 2373.009277 ^ io_south_out[13] (out)
                                           2373.009277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.009277   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.741211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.500488 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.501465 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.667480 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.667480 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011317    0.066782    1.698027 2372.365723 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.066782    0.000227 2372.365723 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271299    0.341288 2372.707031 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.271299    0.000682 2372.707764 ^ io_west_out[4] (out)
                                           2372.707764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.707764   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.041992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.456543 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.456543 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.367188 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.367188 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010510    0.065786    1.822627 2372.189941 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.065786    0.000227 2372.190186 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.269675    0.339924 2372.530029 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.269675    0.000682 2372.530762 ^ io_west_out[12] (out)
                                           2372.530762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.530762   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.219238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.500488 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.501465 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.667480 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.667480 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005934    0.039795    1.455192 2372.122803 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.039795    0.000227 2372.123047 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272461    0.329919 2372.452881 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.272461    0.000682 2372.453613 ^ io_south_out[4] (out)
                                           2372.453613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.453613   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.296875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.339600 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.339844 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.367188 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.367188 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009249    0.064788    1.737362 2372.104492 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.064788    0.000227 2372.104736 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271295    0.340378 2372.445312 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.271295    0.000682 2372.445801 ^ io_west_out[5] (out)
                                           2372.445801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.445801   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.304199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.456543 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.456543 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.367188 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.367188 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006261    0.043829    1.603439 2371.970703 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.043829    0.000227 2371.970947 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272990    0.331966 2372.302734 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.272990    0.000682 2372.303467 ^ io_south_out[12] (out)
                                           2372.303467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.303467   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.446777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.323975 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.324463 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.317871 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.317871 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009548    0.058260    1.605258 2371.923096 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.058260    0.000227 2371.923340 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034088    0.270804    0.337195 2372.260498 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.270804    0.000682 2372.261230 ^ io_west_out[6] (out)
                                           2372.261230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.261230   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.488770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.339600 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.339844 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.367188 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.367188 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006061    0.046972    1.490889 2371.858154 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.046972    0.000227 2371.858398 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272995    0.333557 2372.191895 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.272995    0.000682 2372.192627 ^ io_south_out[5] (out)
                                           2372.192627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.192627   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.557617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.323975 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.324463 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.317871 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.317871 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006714    0.045501    1.506351 2371.824219 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.045501    0.000227 2371.824463 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272993    0.332875 2372.157227 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.272993    0.000682 2372.157959 ^ io_south_out[6] (out)
                                           2372.157959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.157959   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.592285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.456543 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.456543 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.115500    0.559794    2.256684 2370.713379 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.564764    0.044793 2370.758057 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.155319    1.181355    1.136641 2371.894775 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      1.188094    0.073214 2371.968018 ^ io_east_out[12] (out)
                                           2371.968018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.968018   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.782227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.500488 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.501465 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.011936    0.065632    2.381967 2370.883301 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.065632    0.000455 2370.883789 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040800    0.320807    0.374939 2371.258789 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.320925    0.002501 2371.261230 ^ io_east_out[4] (out)
                                           2371.261230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.261230   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.489258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2369.025146 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2369.025146 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005723    0.043570    1.677563 2370.702637 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043570    0.000227 2370.702881 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272990    0.331966 2371.034912 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.272990    0.000682 2371.035400 ^ io_south_out[29] (out)
                                           2371.035400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.035400   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.714844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.147974    0.713238    2.671186 2369.623779 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.719193    0.050022 2369.673828 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.147092    1.118210    1.148464 2370.822266 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      1.123909    0.065484 2370.887695 ^ io_east_out[29] (out)
                                           2370.887695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.887695   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.862305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.323975 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.324463 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.012741    0.068824    2.105253 2370.429688 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.068824    0.000682 2370.430420 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.044435    0.347910    0.395175 2370.825684 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.348051    0.003183 2370.828857 ^ io_east_out[6] (out)
                                           2370.828857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.828857   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.920898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.339600 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.339844 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015560    0.081586    2.041361 2370.381348 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.081586    0.000455 2370.381836 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.043996    0.344641    0.398813 2370.780518 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.344775    0.002956 2370.783447 ^ io_east_out[5] (out)
                                           2370.783447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.783447   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.966309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.500488 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.501465 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006093    0.040455    1.911530 2370.412842 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.040455    0.000227 2370.413086 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.273067    0.330601 2370.743652 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.273067    0.000682 2370.744385 ^ io_south_out[20] (out)
                                           2370.744385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.744385   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.005859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.323975 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.324463 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006623    0.045135    1.872877 2370.197266 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.045135    0.000227 2370.197510 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272992    0.332648 2370.530273 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.272992    0.000682 2370.531006 ^ io_south_out[22] (out)
                                           2370.531006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.531006   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.219238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.339600 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.339844 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006144    0.047269    1.762373 2370.102295 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.047269    0.000227 2370.102539 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.273091    0.333785 2370.436279 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.273091    0.000682 2370.437012 ^ io_south_out[21] (out)
                                           2370.437012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.437012   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.312988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.535889 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.535889 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2368.050781 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2368.050781 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006438    0.041626    2.042043 2370.092773 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.041626    0.000227 2370.093018 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.272258    0.330601 2370.423584 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.272258    0.000682 2370.424316 ^ io_north_out[1] (out)
                                           2370.424316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.424316   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.325684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.456543 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.456543 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006312    0.044027    1.621629 2370.078125 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.044027    0.000227 2370.078369 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272990    0.332193 2370.410645 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.272990    0.000682 2370.411377 ^ io_south_out[28] (out)
                                           2370.411377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.411377   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.338379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.127232    0.614640    2.217121 2369.123779 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.618465    0.041837 2369.165527 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.156020    1.178809    1.199396 2370.364990 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      1.179211    0.018190 2370.383057 ^ io_east_out[28] (out)
                                           2370.383057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.383057   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.366699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.116957    0.564385    2.255320 2369.141602 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.566618    0.031605 2369.173340 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.138889    1.057307    1.060016 2370.233398 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      1.061815    0.056843 2370.290039 ^ io_east_out[20] (out)
                                           2370.290039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.290039   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.459961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.167082    0.796194    2.238721 2369.020264 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.796445    0.013415 2369.033691 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.138286    1.052209    1.122999 2370.156738 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      1.056721    0.056843 2370.213623 ^ io_east_out[21] (out)
                                           2370.213623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.213623   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.536621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.165495    0.791662    2.536581 2368.977051 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.791780    0.009777 2368.986816 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130670    0.994519    1.087074 2370.073975 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.998570    0.052296 2370.126221 ^ io_east_out[22] (out)
                                           2370.126221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.126221   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.624023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.535889 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.535889 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2368.050781 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2368.050781 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010253    0.058899    1.550234 2369.601074 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.058899    0.000227 2369.601318 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271286    0.337877 2369.938965 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.271286    0.000682 2369.939697 ^ io_west_out[17] (out)
                                           2369.939697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.939697   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.810547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.535889 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.535889 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.170986    0.815372    2.266006 2368.802002 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.815835    0.017963 2368.819824 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.100180    0.766359    0.944510 2369.764404 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.768821    0.035698 2369.800049 ^ io_east_out[17] (out)
                                           2369.800049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.800049   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.949707   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.952637 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.952637 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008143    0.049121    2.013621 2368.966064 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.049121    0.000227 2368.966309 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.038490    0.303487    0.355840 2369.322266 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.303490    0.001364 2369.323486 ^ io_north_out[29] (out)
                                           2369.323486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.323486   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.426270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.906494 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.906494 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011626    0.064258    2.049319 2368.955811 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064258    0.000227 2368.956055 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037085    0.293155    0.355385 2369.311523 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.293156    0.001137 2369.312744 ^ io_north_out[28] (out)
                                           2369.312744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.312744   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.437012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.440430 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.440430 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008529    0.050630    2.499974 2368.940430 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.050630    0.000227 2368.940674 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272531    0.334921 2369.275635 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.272531    0.000682 2369.276367 ^ io_north_out[22] (out)
                                           2369.276367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.276367   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.473633   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.781494 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.781494 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008706    0.051400    2.025445 2368.806885 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.051400    0.000227 2368.807129 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272240    0.334921 2369.142090 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.272240    0.000682 2369.142822 ^ io_north_out[21] (out)
                                           2369.142822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.142822   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.607422   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.886475 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.886475 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008182    0.049083    1.872650 2368.759033 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.049083    0.000227 2368.759277 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272529    0.334239 2369.093506 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.272529    0.000682 2369.094238 ^ io_north_out[20] (out)
                                           2369.094238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.094238   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.655762   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.535889 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.535889 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006655    0.042544    1.992021 2368.528076 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.042544    0.000227 2368.528320 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.273001    0.331511 2368.859619 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.273001    0.000682 2368.860352 ^ io_north_out[17] (out)
                                           2368.860352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.860352   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.889648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.008958    0.052547    2.104798 2367.085693 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.052547    0.000227 2367.085938 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034626    0.274800    0.337423 2367.423340 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.274800    0.000682 2367.424072 ^ io_north_out[12] (out)
                                           2367.424072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.424072   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.326172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008708    0.051408    2.047045 2367.079590 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.051408    0.000227 2367.079834 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272240    0.334921 2367.414795 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.272240    0.000682 2367.415527 ^ io_north_out[5] (out)
                                           2367.415527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.415527   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.334473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008594    0.050911    2.200977 2366.926758 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.050911    0.000227 2366.927002 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272788    0.335149 2367.262207 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.272788    0.000682 2367.262939 ^ io_north_out[6] (out)
                                           2367.262939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.262939   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.487305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012664    0.072721    1.920625 2366.879639 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.072721    0.000000 2366.879639 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272566    0.344926 2367.224365 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.272566    0.000682 2367.225098 ^ io_west_out[29] (out)
                                           2367.225098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.225098   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.524902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008156    0.048970    1.872650 2366.849121 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.048970    0.000227 2366.849365 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272529    0.334012 2367.183350 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.272529    0.000682 2367.184082 ^ io_north_out[4] (out)
                                           2367.184082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.184082   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.566406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2363.057373 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2363.057617 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.980957 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.980957 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009923    0.063432    1.820354 2366.801270 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.063432    0.000227 2366.801514 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271293    0.339924 2367.141357 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.271293    0.000682 2367.142090 ^ io_west_out[28] (out)
                                           2367.142090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.142090   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.608398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2365.032471 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2365.032471 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008845    0.063289    1.735771 2366.768311 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063289    0.000227 2366.768555 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271293    0.339696 2367.108154 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.271293    0.000682 2367.108887 ^ io_west_out[21] (out)
                                           2367.108887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.108887   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.641113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.958984 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.958984 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008121    0.049007    1.769877 2366.728760 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.049007    0.000227 2366.729004 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034332    0.272609    0.334239 2367.063232 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.272609    0.000682 2367.063965 ^ io_north_out[13] (out)
                                           2367.063965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.063965   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.686523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.976318 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.976318 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010862    0.064917    1.696435 2366.672852 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.064917    0.000227 2366.673096 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.272431    0.341288 2367.014404 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.272431    0.000682 2367.015137 ^ io_west_out[20] (out)
                                           2367.015137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.015137   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.734863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.201463    0.964086    6.516757 2365.664062 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.964268    0.012960 2365.677002 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.148547    1.129301    1.215767 2366.892822 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      1.134642    0.063892 2366.956543 ^ io_east_out[25] (out)
                                           2366.956543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.956543   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.793945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.157844    0.757856    6.528353 2365.675537 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.759421    0.030013 2365.705566 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.152282    1.150984    1.217131 2366.922852 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      1.151334    0.016826 2366.939453 ^ io_east_out[24] (out)
                                           2366.939453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.939453   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.810547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.153561    0.739558    6.502887 2365.650146 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.741186    0.030695 2365.680908 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.135872    1.033946    1.097305 2366.778076 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      1.038892    0.058662 2366.836670 ^ io_east_out[27] (out)
                                           2366.836670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.836670   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.913086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.114203    0.552066    6.478104 2365.625244 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.555217    0.036152 2365.661377 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.149789    1.132651    1.143462 2366.804932 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      1.132977    0.016144 2366.821045 ^ io_east_out[26] (out)
                                           2366.821045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.821045   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.929199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013032    0.070122    1.615490 2366.294678 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.070122    0.000227 2366.294922 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040108    0.315589    0.373802 2366.668701 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.315595    0.001819 2366.670654 ^ io_east_out[1] (out)
                                           2366.670654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.670654   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.079102   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.175049 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.175293 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.725830 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.725830 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008479    0.053865    1.601393 2366.327148 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.053865    0.000227 2366.327393 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271386    0.335604 2366.663086 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.271386    0.000682 2366.663818 ^ io_west_out[22] (out)
                                           2366.663818   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.663818   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.086426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.186156    0.885421    6.441724 2365.588867 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.885610    0.012960 2365.601807 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.096557    0.739534    0.943373 2366.545410 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.742033    0.035470 2366.580811 ^ io_east_out[18] (out)
                                           2366.580811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.580811   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.169434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.679199 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.679199 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006323    0.041442    1.283297 2365.962646 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.041442    0.000227 2365.962646 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272463    0.330601 2366.293457 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.272463    0.000682 2366.293945 ^ io_south_out[17] (out)
                                           2366.293945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.293945   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.456055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.162620    0.780896    5.743232 2364.890381 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.784214    0.038881 2364.929443 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104080    0.795130    0.957698 2365.886963 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.797336    0.034561 2365.921631 ^ io_east_out[16] (out)
                                           2365.921631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.921631   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.828613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.198639    0.949781    5.468110 2364.615234 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.949896    0.010459 2364.625732 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.116575    0.890000    1.057742 2365.683594 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.893351    0.045020 2365.728516 ^ io_east_out[19] (out)
                                           2365.728516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.728516   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.021484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     3    0.102028    0.489954    5.346010 2364.493164 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.491206    0.028649 2364.521973 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.143842    1.095191    1.054332 2365.576172 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      1.100121    0.060481 2365.636719 ^ io_east_out[23] (out)
                                           2365.636719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.636719   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.113281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009906    0.056844    6.091341 2365.238525 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.056844    0.000227 2365.238770 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.273023    0.338105 2365.576904 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.273023    0.000682 2365.577637 ^ io_north_out[26] (out)
                                           2365.577637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.577637   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.172363   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009455    0.055744    6.081564 2365.228760 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.055744    0.000227 2365.229004 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272539    0.337195 2365.566162 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.272539    0.000682 2365.566895 ^ io_north_out[24] (out)
                                           2365.566895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.566895   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.183594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014882    0.078410    6.046548 2365.193848 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.078410    0.000227 2365.194092 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272574    0.347654 2365.541748 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.272574    0.000682 2365.542236 ^ io_north_out[27] (out)
                                           2365.542236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.542236   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.208008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.011920    0.065494    6.036999 2365.184326 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.065494    0.000227 2365.184570 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273388    0.342197 2365.526611 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.273388    0.000682 2365.527344 ^ io_north_out[25] (out)
                                           2365.527344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.527344   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.222656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.101221    7.365770 2356.373047 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.101221    0.000227 2356.373291 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.099570    2.391516 2358.764893 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.099570    0.000227 2358.765137 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009855    0.038231    6.285973 2365.051025 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.038231    0.000227 2365.051270 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.166323    0.330147 2365.381348 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.166324    0.000682 2365.382080 v io_north_out[18] (out)
                                           2365.382080   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.382080   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.368164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.009940    0.057545    1.549097 2364.423340 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.057545    0.000227 2364.423584 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271284    0.337195 2364.760986 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.271284    0.000682 2364.761475 ^ io_west_out[1] (out)
                                           2364.761475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.761475   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.988281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.874268 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.874268 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006474    0.042076    1.475200 2364.349609 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.042076    0.000227 2364.349854 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272464    0.330829 2364.680664 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.272464    0.000682 2364.681396 ^ io_south_out[1] (out)
                                           2364.681396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.681396   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.068848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     3    0.020983    0.106736    6.787105 2363.320068 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.106736    0.000909 2363.320801 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.046638    0.364661    0.423597 2363.744629 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.364744    0.004547 2363.749023 ^ io_east_out[10] (out)
                                           2363.749023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.749023   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.000977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     3    0.026205    0.130397    6.699565 2363.232422 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.130397    0.000682 2363.233154 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050206    0.390750    0.455429 2363.688477 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.390754    0.001819 2363.690430 ^ io_east_out[11] (out)
                                           2363.690430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.690430   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.059570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013201    0.071390    6.661139 2363.194092 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.071390    0.000682 2363.194824 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.046358    0.362380    0.406089 2363.600830 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.362436    0.003865 2363.604736 ^ io_east_out[8] (out)
                                           2363.604736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.604736   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.145020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019592    0.100301    6.518349 2363.051270 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.100301    0.000455 2363.051758 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.045352    0.354893    0.414275 2363.466064 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.355054    0.003865 2363.469727 ^ io_east_out[9] (out)
                                           2363.469727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.469727   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.280273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010188    0.059703    6.468327 2363.001221 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.059703    0.000227 2363.001465 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.040372    0.317553    0.370164 2363.371582 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.317659    0.002046 2363.373779 ^ io_east_out[2] (out)
                                           2363.373779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.373779   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.375977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006523    0.045512    6.233677 2362.766602 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.045512    0.000227 2362.766846 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272470    0.332420 2363.099121 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.272470    0.000682 2363.099854 ^ io_south_out[24] (out)
                                           2363.099854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.099854   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.649902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005993    0.041301    6.215942 2362.748779 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041301    0.000227 2362.749023 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.273068    0.331056 2363.080078 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.273068    0.000682 2363.080811 ^ io_south_out[27] (out)
                                           2363.080811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.080811   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.668945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006074    0.040794    6.175469 2362.708252 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.040794    0.000227 2362.708496 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272985    0.330601 2363.039307 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.272985    0.000682 2363.039795 ^ io_south_out[26] (out)
                                           2363.039795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.039795   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.709961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005658    0.039131    6.062919 2362.595703 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.039131    0.000227 2362.595947 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272983    0.329919 2362.926025 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.272983    0.000682 2362.926758 ^ io_south_out[25] (out)
                                           2362.926758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.926758   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.823730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006558    0.042106    6.036316 2362.569336 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.042106    0.000227 2362.569336 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272987    0.331283 2362.900635 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.272987    0.000682 2362.901367 ^ io_south_out[18] (out)
                                           2362.901367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.901367   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.848633   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007563    0.048620    5.854190 2362.387207 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.048620    0.000227 2362.387207 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039887    0.313817    0.363116 2362.750488 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.313818    0.001137 2362.751465 ^ io_east_out[0] (out)
                                           2362.751465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.751465   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.998535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.018695    0.095747    5.679567 2362.212402 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.095747    0.000682 2362.213135 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.045051    0.352593    0.410637 2362.623779 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.352743    0.003638 2362.627441 ^ io_east_out[7] (out)
                                           2362.627441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.627441   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.123047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016135    0.084209    5.466745 2361.999756 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.084209    0.000455 2362.000000 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.041543    0.326338    0.387445 2362.387451 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.326452    0.002274 2362.389893 ^ io_east_out[3] (out)
                                           2362.389893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.389893   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.360352   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2359.146973 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2359.147217 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008466    0.035087    1.995204 2361.142334 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035087    0.000227 2361.142578 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166320    0.328782 2361.471436 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.166321    0.000682 2361.472168 v io_north_out[23] (out)
                                           2361.472168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.472168   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.277832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.532715 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.532959 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005897    0.029814    1.857416 2358.390381 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029814    0.000227 2358.390625 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166592    0.326509 2358.717041 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.166593    0.000682 2358.717773 v io_south_out[23] (out)
                                           2358.717773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.717773   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.032227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009578    0.037585    4.324875 2353.332275 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037585    0.000227 2353.332275 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034425    0.166719    0.330147 2353.662598 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.166720    0.000682 2353.663330 v io_north_out[19] (out)
                                           2353.663330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.663330   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.086914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2349.007080 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2349.007324 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011266    0.041537    4.196409 2353.203613 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.041537    0.000227 2353.203857 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.166695    0.331966 2353.535889 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.166696    0.000682 2353.536621 v io_north_out[16] (out)
                                           2353.536621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.536621   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.213379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.880859 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.880859 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.237793 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.238037 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006746    0.031463    4.791218 2346.029297 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031463    0.000227 2346.029541 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166584    0.327191 2346.356689 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.166585    0.000682 2346.357422 v io_south_out[19] (out)
                                           2346.357422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.357422   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.393066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.009908    0.056852    6.367827 2341.112305 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.056852    0.000227 2341.112549 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.273301    0.338332 2341.450928 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.273301    0.000682 2341.451660 ^ io_north_out[10] (out)
                                           2341.451660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.451660   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.298828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.009234    0.054797    6.357141 2341.101807 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.054797    0.000227 2341.102051 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272245    0.336513 2341.438477 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.272245    0.000682 2341.439209 ^ io_north_out[8] (out)
                                           2341.439209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.439209   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.311035   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.014856    0.078291    6.322807 2341.067383 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.078291    0.000227 2341.067627 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.273057    0.347882 2341.415527 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.273057    0.000682 2341.416260 ^ io_north_out[11] (out)
                                           2341.416260   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.416260   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.333984   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.011764    0.064887    6.313030 2341.057617 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.064887    0.000227 2341.057861 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.274384    0.342652 2341.400391 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.274384    0.000909 2341.401367 ^ io_north_out[9] (out)
                                           2341.401367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.401367   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.348633   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.010024    0.057158    6.130904 2340.875488 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.057158    0.000227 2340.875732 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.272541    0.337877 2341.213623 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.272541    0.000682 2341.214355 ^ io_north_out[2] (out)
                                           2341.214355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.214355   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.536133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.006923    0.052417    6.127038 2340.871582 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.052417    0.000227 2340.871826 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271384    0.334921 2341.206787 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.271384    0.000682 2341.207520 ^ io_west_out[24] (out)
                                           2341.207520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.207520   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.542480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.008752    0.056821    6.027222 2340.771729 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056821    0.000227 2340.771973 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271283    0.336740 2341.108887 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.271283    0.000682 2341.109375 ^ io_west_out[18] (out)
                                           2341.109375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.109375   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.640625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.008877    0.058703    6.023811 2340.768311 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.058703    0.000227 2340.768555 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034171    0.271416    0.337877 2341.106445 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.271416    0.000682 2341.107178 ^ io_west_out[25] (out)
                                           2341.107178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.107178   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.643066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.015988    0.084982    5.998572 2340.743164 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.084982    0.000227 2340.743408 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271437    0.349928 2341.093262 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.271437    0.000682 2341.093994 ^ io_west_out[26] (out)
                                           2341.093994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.093994   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.656250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.013801    0.075285    6.001983 2340.746582 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.075285    0.000227 2340.746826 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.270797    0.344926 2341.091797 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.270797    0.000682 2341.092285 ^ io_west_out[27] (out)
                                           2341.092285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.092285   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.657715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.008454    0.035060    2.271690 2337.016357 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035060    0.000227 2337.016602 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034322    0.166324    0.328555 2337.344971 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.166325    0.000682 2337.345703 v io_north_out[7] (out)
                                           2337.345703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.345703   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.404297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.604736 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.604736 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.744629 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.744629 v cell2/CBeast_in[7] (fpgacell)
     1    0.011037    0.041835    1.705075 2336.449707 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.041835    0.000227 2336.449951 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.165642    0.331283 2336.781250 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.165643    0.000682 2336.781738 v io_west_out[23] (out)
                                           2336.781738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.781738   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.967773   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009580    0.037589    8.565394 2315.319336 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037589    0.000227 2315.319580 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.166308    0.329919 2315.649414 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.166309    0.000682 2315.650146 v io_north_out[3] (out)
                                           2315.650146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.650146   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.100098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011359    0.063128    8.501047 2315.255127 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.063128    0.000227 2315.255371 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034580    0.274480    0.341970 2315.597168 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.274480    0.000909 2315.598145 ^ io_north_out[0] (out)
                                           2315.598145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.598145   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.151855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007764    0.034714    5.735274 2312.489258 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034714    0.000227 2312.489502 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.165641    0.328100 2312.817627 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.165641    0.000682 2312.818359 v io_west_out[19] (out)
                                           2312.818359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.818359   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.931641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.426514 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.426514 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.443115 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.443359 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.339355 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.339355 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.205078 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.205078 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.792969 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.793213 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.308105 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.308105 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.753906 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.753906 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006471    0.042983    1.462240 2308.216309 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042983    0.000227 2308.216553 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.272430    0.331283 2308.547607 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.272430    0.000682 2308.548340 ^ io_west_out[16] (out)
                                           2308.548340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.548340   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.201660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015093    0.081046    1.543185 2290.104004 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.081046    0.000227 2290.104248 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.270670    0.347654 2290.451904 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.270670    0.000682 2290.452637 ^ io_west_out[11] (out)
                                           2290.452637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.452637   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.297852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.671143 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.671143 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.795410 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.795654 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.656494 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.656494 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.605469 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.605469 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.227783 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.228271 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.560791 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.560791 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005834    0.040663    1.433136 2289.994141 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040663    0.000227 2289.994385 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272462    0.330147 2290.324463 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.272462    0.000682 2290.325195 ^ io_south_out[11] (out)
                                           2290.325195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.325195   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.424805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016481    0.087190    1.525677 2265.248047 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.087190    0.000227 2265.248291 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033958    0.269863    0.349928 2265.598145 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.269863    0.000682 2265.598877 ^ io_west_out[10] (out)
                                           2265.598877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.598877   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.151367   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.354736 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.354736 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.293701 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.294189 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2245.119141 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2245.119141 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.859131 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.859131 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.253418 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.253906 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.722412 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.722412 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006195    0.041291    1.382205 2265.104492 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.041291    0.000227 2265.104736 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272986    0.330829 2265.435547 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.272986    0.000682 2265.436279 ^ io_south_out[10] (out)
                                           2265.436279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.436279   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.313965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009211    0.060026    1.595481 2241.210205 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.060026    0.000227 2241.210449 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271396    0.338332 2241.548584 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.271396    0.000682 2241.549316 ^ io_west_out[9] (out)
                                           2241.549316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.549316   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.200684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.313477 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.313477 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.467529 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.467773 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.430908 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.430908 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.365967 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.365967 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2224.070312 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2224.070557 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.614502 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.614502 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005734    0.039440    1.314675 2240.929199 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.039440    0.000227 2240.929443 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272983    0.330147 2241.259766 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.272983    0.000682 2241.260254 ^ io_south_out[9] (out)
                                           2241.260254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.260254   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.489746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007883    0.055984    1.739863 2216.118164 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.055984    0.000227 2216.118408 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.271282    0.336513 2216.455078 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.271282    0.000682 2216.455811 ^ io_west_out[8] (out)
                                           2216.455811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.455811   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.293945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.200684 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.200684 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.378418 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.378418 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006614    0.045871    1.523858 2215.902344 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.045871    0.000227 2215.902588 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272470    0.332648 2216.235107 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.272470    0.000682 2216.235840 ^ io_south_out[8] (out)
                                           2216.235840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.235840   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.514160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.009364    0.059281    6.029723 2203.093994 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.059281    0.000227 2203.094238 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.270772    0.337650 2203.431885 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.270772    0.000682 2203.432617 ^ io_west_out[2] (out)
                                           2203.432617   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.432617   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.317383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.006634    0.042429    5.717311 2202.781738 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.042429    0.000227 2202.781982 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272988    0.331511 2203.113525 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.272988    0.000682 2203.114014 ^ io_south_out[2] (out)
                                           2203.114014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.114014   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.636230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.011746    0.043118    1.706894 2198.771240 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043118    0.000227 2198.771484 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165656    0.331966 2199.103516 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.165657    0.000682 2199.104248 v io_west_out[7] (out)
                                           2199.104248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2199.104248   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.645996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.276855 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.276855 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.278564 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.278809 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.622803 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.622803 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.510986 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.510986 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.772217 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.772705 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2197.064453 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2197.064453 v cell0/CBeast_in[7] (fpgacell)
     1    0.006047    0.030094    1.538638 2198.603027 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030094    0.000227 2198.603271 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166591    0.326509 2198.929688 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.166592    0.000682 2198.930420 v io_south_out[7] (out)
                                           2198.930420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.930420   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.819824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008316    0.035878    5.736638 2169.008545 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.035878    0.000227 2169.008789 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.165671    0.328555 2169.337402 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.165671    0.000682 2169.337891 v io_west_out[3] (out)
                                           2169.337891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.337891   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.412598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006867    0.031706    5.595439 2168.867188 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031706    0.000227 2168.867432 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.166583    0.327418 2169.195068 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.166584    0.000682 2169.195557 v io_south_out[3] (out)
                                           2169.195557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.195557   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.554199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006684    0.043844    1.462922 2164.734863 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.043844    0.000227 2164.735107 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.271326    0.330829 2165.065918 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.271326    0.000682 2165.066406 ^ io_west_out[0] (out)
                                           2165.066406   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2165.066406   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.683105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.271973 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.271973 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005780    0.038967    1.376065 2164.647949 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.038967    0.000227 2164.648193 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272982    0.329919 2164.978027 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.272982    0.000682 2164.978760 ^ io_south_out[0] (out)
                                           2164.978760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.978760   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.771484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003981    0.040188    0.022055 2000.022095 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.040188    0.000000 2000.022095 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.228429    0.250566 2000.272705 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.228429    0.000227 2000.272949 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.701050 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.701538 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.464355 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.464355 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.924561 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.925171 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.973022 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.973022 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.726929 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.726929 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2045.108032 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2045.108521 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.725586 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.725586 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.508057 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.508301 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.740234 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.740723 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.554443 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.554443 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.849609 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.850098 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.651367 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.651611 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.943604 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.943848 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.668945 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.669189 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.431641 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.431641 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.260498 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.260986 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.825928 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.826172 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.669678 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.670166 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.403564 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.404053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2145.062012 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2145.062500 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.855469 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.855713 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.715576 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.715576 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005625    0.038313    1.464514 2163.179932 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038313    0.000227 2163.180176 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.272981    0.329464 2163.509766 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.272981    0.000682 2163.510498 ^ io_south_out[16] (out)
                                           2163.510498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.510498   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.239258   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023061    0.171418    0.117804    0.117804 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000    0.117804 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.316086    0.433890 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000874    0.434764 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346421    0.781185 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190804    0.005695    0.786881 ^ cell3/clk (fpgacell)
     3    0.089173    0.428616    2.042527    2.829407 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.428854    0.009301    2.838708 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120249    0.915563    0.929479    3.768187 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.916827    0.028275    3.796462 ^ config_data_out (out)
                                              3.796462   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.796462   data arrival time
---------------------------------------------------------------------------------------------
                                           7995.954102   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012177    0.096038    0.063210 2000.063232 ^ config_en (in)
                                                         config_en (net)
                      0.096039    0.000000 2000.063232 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128847    0.239518    0.315367 2000.378662 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.239675    0.005230 2000.383911 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.196297    0.358940    0.429054 2000.812866 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.373988    0.057753 2000.870605 ^ cell0/config_en (fpgacell)
                                           2000.870605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.250967    0.012733 10000.832031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.582031   clock uncertainty
                                  0.000000 10000.582031   clock reconvergence pessimism
                                 -2.286230 9998.295898   library setup time
                                           9998.295898   data required time
---------------------------------------------------------------------------------------------
                                           9998.295898   data required time
                                           -2000.870605   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.425293   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012177    0.096038    0.063210 2000.063232 ^ config_en (in)
                                                         config_en (net)
                      0.096039    0.000000 2000.063232 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128847    0.239518    0.315367 2000.378662 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.239675    0.005230 2000.383911 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.196297    0.358940    0.429054 2000.812866 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.368525    0.046839 2000.859741 ^ cell1/config_en (fpgacell)
                                           2000.859741   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.255782    0.030013 10000.849609 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                 -2.286230 9998.312500   library setup time
                                           9998.312500   data required time
---------------------------------------------------------------------------------------------
                                           9998.312500   data required time
                                           -2000.859741   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.452637   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012177    0.096038    0.063210 2000.063232 ^ config_en (in)
                                                         config_en (net)
                      0.096039    0.000000 2000.063232 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128847    0.239518    0.315367 2000.378662 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.241690    0.018417 2000.397095 ^ cell2/config_en (fpgacell)
                                           2000.397095   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190897    0.006366 10000.788086 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -2.286230 9998.250977   library setup time
                                           9998.250977   data required time
---------------------------------------------------------------------------------------------
                                           9998.250977   data required time
                                           -2000.397095   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.854004   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012177    0.096038    0.063210 2000.063232 ^ config_en (in)
                                                         config_en (net)
                      0.096039    0.000000 2000.063232 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128847    0.239518    0.315367 2000.378662 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.239744    0.006139 2000.384766 ^ cell3/config_en (fpgacell)
                                           2000.384766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190804    0.005457 10000.787109 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -2.286230 9998.250000   library setup time
                                           9998.250000   data required time
---------------------------------------------------------------------------------------------
                                           9998.250000   data required time
                                           -2000.384766   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.865723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011398    0.090700    0.059345 2000.059448 ^ nrst (in)
                                                         nrst (net)
                      0.090701    0.000000 2000.059448 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.121121    0.225792    0.303771 2000.363159 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226002    0.005684 2000.368896 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.184497    0.338156    0.414730 2000.783569 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.351348    0.052523 2000.836060 ^ cell0/nrst (fpgacell)
                                           2000.836060   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.250967    0.012733 10000.832031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.582031   clock uncertainty
                                  0.000000 10000.582031   clock reconvergence pessimism
                                 -1.362410 9999.219727   library setup time
                                           9999.219727   data required time
---------------------------------------------------------------------------------------------
                                           9999.219727   data required time
                                           -2000.836060   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.384277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011398    0.090700    0.059345 2000.059448 ^ nrst (in)
                                                         nrst (net)
                      0.090701    0.000000 2000.059448 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.121121    0.225792    0.303771 2000.363159 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226002    0.005684 2000.368896 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.184497    0.338156    0.414730 2000.783569 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.347117    0.043883 2000.827515 ^ cell1/nrst (fpgacell)
                                           2000.827515   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.255782    0.030013 10000.849609 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                 -1.362410 9999.237305   library setup time
                                           9999.237305   data required time
---------------------------------------------------------------------------------------------
                                           9999.237305   data required time
                                           -2000.827515   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.409668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011398    0.090700    0.059345 2000.059448 ^ nrst (in)
                                                         nrst (net)
                      0.090701    0.000000 2000.059448 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.121121    0.225792    0.303771 2000.363159 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.227911    0.017508 2000.380615 ^ cell2/nrst (fpgacell)
                                           2000.380615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190897    0.006366 10000.788086 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -1.362410 9999.174805   library setup time
                                           9999.174805   data required time
---------------------------------------------------------------------------------------------
                                           9999.174805   data required time
                                           -2000.380615   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.794434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011398    0.090700    0.059345 2000.059448 ^ nrst (in)
                                                         nrst (net)
                      0.090701    0.000000 2000.059448 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.121121    0.225792    0.303771 2000.363159 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226034    0.006139 2000.369263 ^ cell3/nrst (fpgacell)
                                           2000.369263   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190804    0.005457 10000.787109 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                 -1.362410 9999.173828   library setup time
                                           9999.173828   data required time
---------------------------------------------------------------------------------------------
                                           9999.173828   data required time
                                           -2000.369263   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.805176   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003826    0.022447    0.012506 2000.012573 v config_data_in (in)
                                                         config_data_in (net)
                      0.022447    0.000000 2000.012573 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041944    0.162831    0.320597 2000.333130 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.162908    0.003411 2000.336548 v cell0/config_data_in (fpgacell)
                                           2000.336548   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.250967    0.012733 10000.832031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.582031   clock uncertainty
                                  0.000000 10000.582031   clock reconvergence pessimism
                                  0.146400 10000.728516   library setup time
                                           10000.728516   data required time
---------------------------------------------------------------------------------------------
                                           10000.728516   data required time
                                           -2000.336548   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.392090   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023061    0.171418    0.117804    0.117804 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000    0.117804 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.316086    0.433890 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009152    0.443042 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.375968    0.819010 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.255782    0.030298    0.849308 ^ cell1/clk (fpgacell)
     3    0.144865    0.697167    2.190476    3.039784 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.705772    0.061015    3.100800 ^ cell2/config_data_in (fpgacell)
                                              3.100800   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190897    0.006366 10000.788086 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                  0.295790 10000.833008   library setup time
                                           10000.833008   data required time
---------------------------------------------------------------------------------------------
                                           10000.833008   data required time
                                             -3.100800   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.732422   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023061    0.171418    0.117804    0.117804 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000    0.117804 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.316086    0.433890 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009152    0.443042 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.375968    0.819010 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.250967    0.013328    0.832338 ^ cell0/clk (fpgacell)
     3    0.121791    0.585795    2.133573    2.965911 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.588934    0.036698    3.002609 ^ cell1/config_data_in (fpgacell)
                                              3.002609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.121624    0.009095 10000.443359 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.149113    0.249948    0.376531 10000.819336 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.255782    0.030013 10000.849609 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.599609   clock uncertainty
                                  0.000000 10000.599609   clock reconvergence pessimism
                                  0.295790 10000.894531   library setup time
                                           10000.894531   data required time
---------------------------------------------------------------------------------------------
                                           10000.894531   data required time
                                             -3.002609   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.892578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023061    0.171418    0.117804    0.117804 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000    0.117804 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.316086    0.433890 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000874    0.434764 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346421    0.781185 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190897    0.006609    0.787794 ^ cell2/clk (fpgacell)
     3    0.092073    0.445781    2.041781    2.829576 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.448125    0.027931    2.857507 ^ cell3/config_data_in (fpgacell)
                                              2.857507   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023061    0.171418    0.118234 10000.118164 ^ clk (in)
                                                         clk (net)
                      0.171440    0.000000 10000.118164 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059839    0.120474    0.315595 10000.433594 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.120484    0.000909 10000.434570 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109647    0.190447    0.346518 10000.781250 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.190804    0.005457 10000.787109 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.537109   clock uncertainty
                                  0.000000 10000.537109   clock reconvergence pessimism
                                  0.295790 10000.832031   library setup time
                                           10000.832031   data required time
---------------------------------------------------------------------------------------------
                                           10000.832031   data required time
                                             -2.857507   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.974609   slack (MET)



