#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Mar 01 00:18:46 2013
# Process ID: 6896
# Log file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/planAhead_run_1/planAhead.log
# Journal file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/pa.fromNetlist.tcl
set_property iostandard LVCMOS33 [get_ports [list {Q[5]}]]
set_property iostandard LVCMOS33 [get_ports [list {Q[4]}]]
startgroup
set_property package_pin P4 [get_ports {Q[4]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {Q[5]}]
endgroup
save_constraints
