TimeQuest Timing Analyzer report for I2E
Fri Oct 31 12:21:38 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SCL'
 13. Slow 1200mV 85C Model Hold: 'SCL'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'SCL'
 33. Slow 1200mV 0C Model Hold: 'SCL'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'SCL'
 52. Fast 1200mV 0C Model Hold: 'SCL'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Slow Corner Signal Integrity Metrics
 75. Fast Corner Signal Integrity Metrics
 76. Setup Transfers
 77. Hold Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; I2E                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; SCL        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCL } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 223.51 MHz ; 223.51 MHz      ; SCL        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; SCL   ; -3.474 ; -32.108            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; SCL   ; 0.420 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; SCL   ; -3.000 ; -38.980                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCL'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.474 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -2.031     ; 2.441      ;
; -3.458 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -2.029     ; 2.427      ;
; -3.373 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -2.031     ; 2.340      ;
; -3.368 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -2.029     ; 2.337      ;
; -3.328 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -2.031     ; 2.295      ;
; -3.326 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -2.029     ; 2.295      ;
; -3.246 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -2.031     ; 2.213      ;
; -3.226 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -2.029     ; 2.195      ;
; -3.199 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.093     ; 3.104      ;
; -3.109 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.093     ; 3.014      ;
; -3.067 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.972      ;
; -2.967 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.872      ;
; -2.892 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.095     ; 2.795      ;
; -2.828 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.737      ;
; -2.824 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.733      ;
; -2.791 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.095     ; 2.694      ;
; -2.746 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.095     ; 2.649      ;
; -2.708 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.617      ;
; -2.664 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.095     ; 2.567      ;
; -2.634 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.543      ;
; -2.630 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.539      ;
; -2.540 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.449      ;
; -2.515 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.424      ;
; -2.509 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.414      ;
; -2.438 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.357      ;
; -2.438 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.357      ;
; -2.438 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.357      ;
; -2.438 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.357      ;
; -2.434 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.343      ;
; -2.428 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.337      ;
; -2.419 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.324      ;
; -2.387 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.292      ;
; -2.371 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.289      ;
; -2.371 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.289      ;
; -2.371 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.289      ;
; -2.371 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.289      ;
; -2.348 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.267      ;
; -2.348 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.267      ;
; -2.348 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.267      ;
; -2.348 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.267      ;
; -2.346 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.255      ;
; -2.306 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.225      ;
; -2.306 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.225      ;
; -2.306 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.225      ;
; -2.306 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.225      ;
; -2.277 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.093     ; 2.182      ;
; -2.270 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.188      ;
; -2.270 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.188      ;
; -2.270 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.188      ;
; -2.270 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.188      ;
; -2.241 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.150      ;
; -2.235 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 2.144      ;
; -2.225 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.143      ;
; -2.225 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.143      ;
; -2.225 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.143      ;
; -2.225 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.143      ;
; -2.206 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.125      ;
; -2.206 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.125      ;
; -2.206 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.125      ;
; -2.206 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.079     ; 3.125      ;
; -2.143 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.061      ;
; -2.143 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.061      ;
; -2.143 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.061      ;
; -2.143 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.080     ; 3.061      ;
; -2.028 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -1.089     ; 1.937      ;
; -1.835 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -1.089     ; 1.744      ;
; -1.681 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.049     ; 1.630      ;
; -1.342 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.049     ; 1.291      ;
; -0.962 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.081     ; 1.879      ;
; -0.071 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.989      ;
; -0.036 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.081     ; 0.953      ;
; -0.011 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.862      ; 1.871      ;
; 0.022  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.862      ; 1.838      ;
; 0.029  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.862      ; 1.831      ;
; 0.090  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.828      ;
; 0.091  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.827      ;
; 0.093  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.825      ;
; 0.094  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.824      ;
; 0.096  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.080     ; 0.822      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.814      ;
; 0.105  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.814      ;
; 0.106  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.813      ;
; 0.106  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.813      ;
; 0.106  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.813      ;
; 0.107  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.812      ;
; 0.107  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.079     ; 0.812      ;
; 0.221  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.734      ;
; 0.221  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.043     ; 0.734      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCL'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.420 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 1.049      ; 1.655      ;
; 0.440 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.043      ; 0.669      ;
; 0.452 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.719      ;
; 0.459 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 1.049      ; 1.694      ;
; 0.460 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.727      ;
; 0.461 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.727      ;
; 0.515 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 1.049      ; 1.750      ;
; 0.553 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.081      ; 0.820      ;
; 0.583 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.849      ;
; 0.643 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.909      ;
; 0.647 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.912      ;
; 0.658 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.924      ;
; 0.671 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 0.937      ;
; 0.684 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 0.949      ;
; 0.970 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.236      ;
; 0.974 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.241      ;
; 0.980 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.246      ;
; 0.988 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.253      ;
; 0.993 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.258      ;
; 1.096 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.362      ;
; 1.101 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.367      ;
; 1.114 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 1.379      ;
; 1.451 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.081      ; 1.718      ;
; 1.586 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.852      ;
; 1.586 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.852      ;
; 1.586 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 1.852      ;
; 1.751 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.862     ; 1.075      ;
; 1.874 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 2.140      ;
; 1.874 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 2.140      ;
; 1.882 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.147      ;
; 1.882 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.147      ;
; 1.914 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.080      ; 2.180      ;
; 1.942 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.207      ;
; 2.074 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.339      ;
; 2.074 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.339      ;
; 2.074 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.079      ; 2.339      ;
; 2.120 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.862     ; 1.444      ;
; 2.294 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 1.657      ;
; 2.324 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.830     ; 1.680      ;
; 2.424 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.782      ;
; 2.428 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.786      ;
; 2.482 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 1.845      ;
; 2.544 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.902      ;
; 2.550 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.908      ;
; 2.564 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 1.927      ;
; 2.568 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.926      ;
; 2.569 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 1.932      ;
; 2.627 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.830     ; 1.983      ;
; 2.635 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.828     ; 1.993      ;
; 2.635 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.830     ; 1.991      ;
; 2.652 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.830     ; 2.008      ;
; 2.680 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.828     ; 2.038      ;
; 2.746 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.828     ; 2.104      ;
; 2.750 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.113      ;
; 2.755 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.118      ;
; 2.764 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.127      ;
; 2.864 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.227      ;
; 2.952 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.315      ;
; 3.024 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.387      ;
; 3.035 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.398      ;
; 3.050 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.413      ;
; 3.147 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.803     ; 1.530      ;
; 3.210 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.803     ; 1.593      ;
; 3.212 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.575      ;
; 3.223 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.823     ; 2.586      ;
; 3.270 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.803     ; 1.653      ;
; 3.329 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.805     ; 1.710      ;
; 3.353 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.803     ; 1.736      ;
; 3.407 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.805     ; 1.788      ;
; 3.531 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.805     ; 1.912      ;
; 3.533 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.805     ; 1.914      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCL'                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; 0.347  ; 0.567        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.349  ; 0.569        ; 0.220          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                         ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[0]|clk                                                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[1]|clk                                                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[2]|clk                                                        ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[3]|clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.710 ; 3.006 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; SCL        ; 0.206 ; -0.121 ; Rise       ; SCL             ;
+-----------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.156 ; 6.156 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 8.317 ; 8.437 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.424 ; 7.438 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 7.403 ; 7.445 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 7.043 ; 7.067 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 7.354 ; 7.367 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.398 ; 7.406 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 8.317 ; 8.437 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 7.039 ; 7.065 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.227 ; 7.223 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 7.410 ; 7.422 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 7.068 ; 7.092 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.247 ; 7.231 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.410 ; 7.422 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 7.361 ; 7.378 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 7.070 ; 7.094 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.077 ; 7.102 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 7.069 ; 7.092 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.671 ; 5.664 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 9.395 ; 9.551 ; Rise       ; SCL             ;
; soy           ; SCL        ; 8.568 ; 8.530 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.017 ; 6.017 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 6.870 ; 6.894 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.240 ; 7.253 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 7.220 ; 7.260 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 6.874 ; 6.896 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 7.173 ; 7.185 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.215 ; 7.222 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 8.148 ; 8.266 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 6.870 ; 6.894 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.050 ; 7.046 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 6.897 ; 6.919 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 6.897 ; 6.919 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.067 ; 7.051 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.224 ; 7.236 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 7.178 ; 7.194 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 6.899 ; 6.921 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 6.905 ; 6.929 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 6.897 ; 6.920 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.556 ; 5.548 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 8.253 ; 8.231 ; Rise       ; SCL             ;
; soy           ; SCL        ; 7.567 ; 7.558 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.988 ;    ;    ; 6.300 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.864 ;    ;    ; 6.163 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 6.415 ; 6.415 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 5.918 ; 5.948 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 6.310     ; 6.428     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 5.931     ; 5.931     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 251.13 MHz ; 250.0 MHz       ; SCL        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -2.982 ; -27.613           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; SCL   ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -38.980                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.982 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.178      ;
; -2.973 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.169      ;
; -2.894 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.090      ;
; -2.893 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.089      ;
; -2.857 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.053      ;
; -2.853 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 2.049      ;
; -2.783 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 1.979      ;
; -2.782 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.786      ;
; -2.768 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.803     ; 1.964      ;
; -2.703 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.707      ;
; -2.666 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.670      ;
; -2.577 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.581      ;
; -2.501 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.505      ;
; -2.490 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.498      ;
; -2.479 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.487      ;
; -2.412 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.416      ;
; -2.397 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.405      ;
; -2.372 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.376      ;
; -2.312 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.320      ;
; -2.302 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.306      ;
; -2.301 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.309      ;
; -2.231 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.239      ;
; -2.219 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.227      ;
; -2.151 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.155      ;
; -2.131 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.139      ;
; -2.126 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.134      ;
; -2.101 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 3.026      ;
; -2.101 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 3.026      ;
; -2.101 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 3.026      ;
; -2.101 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 3.026      ;
; -2.085 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.089      ;
; -2.072 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.995     ; 2.076      ;
; -2.053 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 2.061      ;
; -2.040 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.966      ;
; -2.040 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.966      ;
; -2.022 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.947      ;
; -2.022 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.947      ;
; -2.022 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.947      ;
; -2.022 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.947      ;
; -1.985 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.910      ;
; -1.985 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.910      ;
; -1.985 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.910      ;
; -1.985 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.910      ;
; -1.977 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.995     ; 1.981      ;
; -1.953 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 1.961      ;
; -1.951 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.877      ;
; -1.951 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.877      ;
; -1.951 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.877      ;
; -1.951 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.877      ;
; -1.948 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 1.956      ;
; -1.911 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.837      ;
; -1.911 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.837      ;
; -1.911 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.837      ;
; -1.911 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.837      ;
; -1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.074     ; 2.821      ;
; -1.841 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.767      ;
; -1.841 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.767      ;
; -1.841 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.767      ;
; -1.841 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.073     ; 2.767      ;
; -1.780 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.991     ; 1.788      ;
; -1.602 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.991     ; 1.610      ;
; -1.388 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.908     ; 1.479      ;
; -1.061 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.908     ; 1.152      ;
; -0.787 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.072     ; 1.714      ;
; 0.035  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.891      ;
; 0.038  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.741      ; 1.702      ;
; 0.061  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.741      ; 1.679      ;
; 0.063  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.741      ; 1.677      ;
; 0.068  ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.859      ;
; 0.182  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.744      ;
; 0.183  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.743      ;
; 0.185  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.741      ;
; 0.186  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.740      ;
; 0.189  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.073     ; 0.737      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.196  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.731      ;
; 0.197  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.730      ;
; 0.198  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.072     ; 0.729      ;
; 0.301  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.039     ; 0.659      ;
; 0.301  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.039     ; 0.659      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.039      ; 0.597      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.661      ;
; 0.422 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.666      ;
; 0.422 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.666      ;
; 0.423 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.667      ;
; 0.424 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.668      ;
; 0.424 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.668      ;
; 0.428 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 0.908      ; 1.507      ;
; 0.478 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.908      ; 1.557      ;
; 0.505 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.908      ; 1.584      ;
; 0.508 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.072      ; 0.751      ;
; 0.535 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.779      ;
; 0.587 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.834      ;
; 0.600 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.845      ;
; 0.600 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.845      ;
; 0.602 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.846      ;
; 0.612 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 0.856      ;
; 0.621 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 0.866      ;
; 0.875 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.119      ;
; 0.877 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.122      ;
; 0.879 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.123      ;
; 0.887 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.132      ;
; 0.888 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.133      ;
; 0.889 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.134      ;
; 0.899 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.144      ;
; 0.986 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.231      ;
; 0.988 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.233      ;
; 0.998 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.243      ;
; 1.321 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.072      ; 1.564      ;
; 1.458 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.702      ;
; 1.458 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.702      ;
; 1.458 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.702      ;
; 1.566 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.741     ; 0.996      ;
; 1.707 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.951      ;
; 1.707 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.951      ;
; 1.717 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.962      ;
; 1.717 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 1.962      ;
; 1.744 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.073      ; 1.988      ;
; 1.779 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 2.024      ;
; 1.887 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.741     ; 1.317      ;
; 1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 2.141      ;
; 1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 2.141      ;
; 1.896 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.074      ; 2.141      ;
; 2.086 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.501      ;
; 2.120 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.532      ;
; 2.231 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.643      ;
; 2.232 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.644      ;
; 2.245 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.660      ;
; 2.310 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.722      ;
; 2.328 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.740      ;
; 2.332 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.747      ;
; 2.337 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.752      ;
; 2.341 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.753      ;
; 2.380 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.792      ;
; 2.387 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.799      ;
; 2.406 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.818      ;
; 2.411 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.823      ;
; 2.433 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.845      ;
; 2.491 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.906      ;
; 2.496 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.911      ;
; 2.514 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.759     ; 1.926      ;
; 2.533 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 1.948      ;
; 2.603 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.018      ;
; 2.692 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.107      ;
; 2.762 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.177      ;
; 2.777 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.192      ;
; 2.783 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.198      ;
; 2.823 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.394      ;
; 2.873 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.444      ;
; 2.935 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.506      ;
; 2.936 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.351      ;
; 2.942 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.756     ; 2.357      ;
; 2.975 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.546      ;
; 3.030 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.601      ;
; 3.069 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.640      ;
; 3.153 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.724      ;
; 3.182 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -1.600     ; 1.753      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.162  ; 0.348        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.162  ; 0.348        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.236  ; 0.422        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.237  ; 0.423        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; 0.358  ; 0.576        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; 0.359  ; 0.577        ; 0.218          ; High Pulse Width ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|combout                                                                                       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|combout                                                                                       ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[0]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[1]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[2]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[3]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[4]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[5]|clk                                                        ;
; 0.382  ; 0.382        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[6]|clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.320 ; 2.563 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; SCL        ; 0.260 ; -0.003 ; Rise       ; SCL             ;
+-----------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 5.840 ; 5.797 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 7.912 ; 8.011 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 6.989 ; 6.981 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 6.973 ; 6.991 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 6.637 ; 6.641 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 6.935 ; 6.909 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 6.968 ; 6.953 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 7.912 ; 8.011 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 6.634 ; 6.639 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 6.825 ; 6.778 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 6.979 ; 6.959 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 6.666 ; 6.669 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 6.844 ; 6.788 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 6.979 ; 6.959 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 6.938 ; 6.933 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 6.667 ; 6.671 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 6.674 ; 6.679 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 6.666 ; 6.669 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.465 ; 5.407 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 8.781 ; 8.873 ; Rise       ; SCL             ;
; soy           ; SCL        ; 8.003 ; 8.015 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 5.715 ; 5.674 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 6.483 ; 6.487 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 6.823 ; 6.815 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 6.808 ; 6.824 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 6.485 ; 6.488 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 6.771 ; 6.746 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 6.803 ; 6.789 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 7.760 ; 7.858 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 6.483 ; 6.487 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 6.665 ; 6.620 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 6.514 ; 6.516 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 6.514 ; 6.516 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 6.684 ; 6.629 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 6.814 ; 6.794 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 6.775 ; 6.769 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 6.515 ; 6.518 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 6.523 ; 6.527 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 6.514 ; 6.517 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.359 ; 5.303 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 7.767 ; 7.703 ; Rise       ; SCL             ;
; soy           ; SCL        ; 7.100 ; 7.128 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.590 ;    ;    ; 5.831 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.484 ;    ;    ; 5.714 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 5.803 ; 5.802 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 5.450 ; 5.450 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 5.773     ; 5.773     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 5.422     ; 5.527     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; SCL   ; -1.256 ; -9.370            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; SCL   ; 0.082 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; SCL   ; -3.000 ; -32.854                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCL'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.256 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.175      ;
; -1.248 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.167      ;
; -1.203 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.122      ;
; -1.200 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.119      ;
; -1.180 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.099      ;
; -1.180 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.099      ;
; -1.133 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.052      ;
; -1.128 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -1.068     ; 1.047      ;
; -1.027 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.487      ;
; -0.979 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.439      ;
; -0.959 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.419      ;
; -0.907 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.367      ;
; -0.888 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.353      ;
; -0.885 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.350      ;
; -0.878 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.338      ;
; -0.825 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.285      ;
; -0.802 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.262      ;
; -0.779 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.244      ;
; -0.776 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.241      ;
; -0.773 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.238      ;
; -0.755 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.215      ;
; -0.746 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.211      ;
; -0.709 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.169      ;
; -0.667 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.127      ;
; -0.664 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.129      ;
; -0.661 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.121      ;
; -0.649 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.594      ;
; -0.649 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.594      ;
; -0.649 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.594      ;
; -0.649 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.594      ;
; -0.640 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.105      ;
; -0.637 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.102      ;
; -0.635 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.100      ;
; -0.616 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.561      ;
; -0.616 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.561      ;
; -0.616 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.561      ;
; -0.616 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.561      ;
; -0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.546      ;
; -0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.546      ;
; -0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.546      ;
; -0.601 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.546      ;
; -0.589 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.527     ; 1.049      ;
; -0.581 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.526      ;
; -0.563 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.508      ;
; -0.563 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.508      ;
; -0.548 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.013      ;
; -0.543 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 1.008      ;
; -0.540 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.485      ;
; -0.540 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.485      ;
; -0.529 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.474      ;
; -0.529 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.474      ;
; -0.529 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.474      ;
; -0.529 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.474      ;
; -0.500 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.522     ; 0.965      ;
; -0.493 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.438      ;
; -0.493 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.438      ;
; -0.493 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.438      ;
; -0.493 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 1.000        ; -0.042     ; 1.438      ;
; -0.391 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; -0.522     ; 0.856      ;
; -0.384 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.603     ; 0.768      ;
; -0.241 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.603     ; 0.625      ;
; 0.076  ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.869      ;
; 0.480  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.465      ;
; 0.499  ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.446      ;
; 0.528  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.502      ; 0.961      ;
; 0.534  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 1.000        ; 0.502      ; 0.955      ;
; 0.550  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.395      ;
; 0.551  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.394      ;
; 0.554  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.391      ;
; 0.554  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.391      ;
; 0.556  ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 1.000        ; -0.042     ; 0.389      ;
; 0.560  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.386      ;
; 0.560  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.386      ;
; 0.560  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.386      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.385      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.385      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.385      ;
; 0.561  ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 1.000        ; -0.041     ; 0.385      ;
; 0.581  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 1.000        ; 0.502      ; 0.908      ;
; 0.615  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 1.000        ; -0.022     ; 0.350      ;
; 0.615  ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 1.000        ; -0.022     ; 0.350      ;
+--------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCL'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.082 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.603      ; 0.769      ;
; 0.091 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; 0.603      ; 0.778      ;
; 0.138 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.603      ; 0.825      ;
; 0.200 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ; SCL          ; SCL         ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.333      ;
; 0.248 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.374      ;
; 0.265 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.391      ;
; 0.292 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.426      ;
; 0.305 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.431      ;
; 0.311 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.437      ;
; 0.448 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.581      ;
; 0.458 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.587      ;
; 0.511 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.638      ;
; 0.518 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.644      ;
; 0.524 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.650      ;
; 0.687 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.813      ;
; 0.717 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.843      ;
; 0.717 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.843      ;
; 0.717 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.843      ;
; 0.871 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.997      ;
; 0.871 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.997      ;
; 0.873 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.999      ;
; 0.873 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 0.999      ;
; 0.884 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.010      ;
; 0.890 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.016      ;
; 0.904 ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.502     ; 0.486      ;
; 0.955 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.081      ;
; 0.955 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.081      ;
; 0.955 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; SCL          ; SCL         ; 0.000        ; 0.042      ; 1.081      ;
; 1.049 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 0.754      ;
; 1.072 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.772      ;
; 1.097 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.502     ; 0.679      ;
; 1.112 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.812      ;
; 1.118 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.818      ;
; 1.138 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 0.843      ;
; 1.178 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.878      ;
; 1.180 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.880      ;
; 1.191 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.891      ;
; 1.216 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.916      ;
; 1.229 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.929      ;
; 1.231 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 0.936      ;
; 1.235 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 0.940      ;
; 1.235 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.935      ;
; 1.235 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.935      ;
; 1.239 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.939      ;
; 1.260 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 0.965      ;
; 1.277 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.384     ; 0.977      ;
; 1.336 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.041      ;
; 1.340 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.045      ;
; 1.349 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.054      ;
; 1.354 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.059      ;
; 1.386 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.091      ;
; 1.393 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.098      ;
; 1.443 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.148      ;
; 1.475 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.180      ;
; 1.482 ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ; SCL          ; SCL         ; 0.000        ; -0.379     ; 1.187      ;
; 1.582 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.718      ;
; 1.618 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.754      ;
; 1.632 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.768      ;
; 1.637 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.773      ;
; 1.656 ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.792      ;
; 1.689 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.825      ;
; 1.750 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.886      ;
; 1.756 ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ; SCL          ; SCL         ; 0.000        ; -0.948     ; 0.892      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCL'                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SCL   ; Rise       ; SCL                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[0] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[1] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[2] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter0:contador7|lpm_counter:LPM_COUNTER_component|cntr_2hj:auto_generated|counter_reg_bit[3] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]     ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_counter2:inst1|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]     ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg0:registro7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                 ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; lpm_shiftreg1:registro8bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.ACK_State                                                         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Idle                                                              ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.RoW                                                               ;
; -0.034 ; 0.150        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; -0.034 ; 0.150        ; 0.184          ; Low Pulse Width  ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                   ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                   ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                   ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                   ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[0]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[1]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[2]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[3]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[4]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[5]|clk                                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro7|LPM_SHIFTREG_component|dffs[6]|clk                                                        ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[0]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[1]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[2]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[3]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[4]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[5]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[6]|clk                                                    ;
; 0.111  ; 0.111        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; registro8bits|LPM_SHIFTREG_component|dffs[7]|clk                                                    ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.ACK_State|clk                                                                           ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Idle|clk                                                                                ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.RoW|clk                                                                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|o                                                                                         ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|inclk[0]                                                                              ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2~clkctrl|outclk                                                                                ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|inclk[0]                                                                              ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3~clkctrl|outclk                                                                                ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|datad                                                                                         ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|datad                                                                                         ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~inputclkctrl|inclk[0]                                                                           ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~inputclkctrl|outclk                                                                             ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst2|combout                                                                                       ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst3|combout                                                                                       ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_Dat|clk                                                                          ;
; 0.145  ; 0.145        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCL   ; Rise       ; SCL~input|i                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCL   ; Rise       ; SCL~input|i                                                                                         ;
; 0.633  ; 0.849        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_Dat                                                        ;
; 0.633  ; 0.849        ; 0.216          ; High Pulse Width ; SCL   ; Rise       ; I2E_Maquina_De_Estado:inst|fstate.Guarda_dir                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 1.355 ; 1.858 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; SCL        ; 0.146 ; -0.409 ; Rise       ; SCL             ;
+-----------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.292 ; 3.352 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 4.608 ; 4.716 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.927 ; 4.024 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 3.928 ; 4.021 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.732 ; 3.802 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.891 ; 3.983 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.917 ; 4.009 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 4.608 ; 4.716 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.730 ; 3.801 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.805 ; 3.884 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 3.915 ; 4.010 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.760 ; 3.830 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.815 ; 3.887 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.915 ; 4.010 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.903 ; 3.994 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.761 ; 3.831 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 3.769 ; 3.840 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.760 ; 3.830 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 2.994 ; 3.092 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.876 ; 5.062 ; Rise       ; SCL             ;
; soy           ; SCL        ; 4.571 ; 4.436 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.219 ; 3.277 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 3.642 ; 3.711 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.832 ; 3.926 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 3.832 ; 3.923 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.643 ; 3.713 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.797 ; 3.886 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.822 ; 3.911 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 4.520 ; 4.626 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.642 ; 3.711 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.714 ; 3.791 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 3.671 ; 3.739 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.671 ; 3.739 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.723 ; 3.793 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.819 ; 3.912 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.808 ; 3.897 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.671 ; 3.741 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 3.680 ; 3.749 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.671 ; 3.740 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 2.935 ; 3.031 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.319 ; 4.411 ; Rise       ; SCL             ;
; soy           ; SCL        ; 4.078 ; 3.977 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.219 ;    ;    ; 3.790 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.152 ;    ;    ; 3.718 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 4.192 ; 4.188 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 3.276 ; 3.276 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 4.242     ; 4.242     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; SCL        ; 3.324     ; 3.382     ; Rise       ; SCL             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.474  ; 0.082 ; N/A      ; N/A     ; -3.000              ;
;  SCL             ; -3.474  ; 0.082 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -32.108 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  SCL             ; -32.108 ; 0.000 ; N/A      ; N/A     ; -38.980             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; SCL        ; 2.710 ; 3.006 ; Rise       ; SCL             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; SCL        ; 0.260 ; -0.003 ; Rise       ; SCL             ;
+-----------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 6.156 ; 6.156 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 8.317 ; 8.437 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 7.424 ; 7.438 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 7.403 ; 7.445 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 7.043 ; 7.067 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 7.354 ; 7.367 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 7.398 ; 7.406 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 8.317 ; 8.437 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 7.039 ; 7.065 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 7.227 ; 7.223 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 7.410 ; 7.422 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 7.068 ; 7.092 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 7.247 ; 7.231 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 7.410 ; 7.422 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 7.361 ; 7.378 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 7.070 ; 7.094 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 7.077 ; 7.102 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 7.069 ; 7.092 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 5.671 ; 5.664 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 9.395 ; 9.551 ; Rise       ; SCL             ;
; soy           ; SCL        ; 8.568 ; 8.530 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ACK           ; SCL        ; 3.219 ; 3.277 ; Rise       ; SCL             ;
; DATO[*]       ; SCL        ; 3.642 ; 3.711 ; Rise       ; SCL             ;
;  DATO[0]      ; SCL        ; 3.832 ; 3.926 ; Rise       ; SCL             ;
;  DATO[1]      ; SCL        ; 3.832 ; 3.923 ; Rise       ; SCL             ;
;  DATO[2]      ; SCL        ; 3.643 ; 3.713 ; Rise       ; SCL             ;
;  DATO[3]      ; SCL        ; 3.797 ; 3.886 ; Rise       ; SCL             ;
;  DATO[4]      ; SCL        ; 3.822 ; 3.911 ; Rise       ; SCL             ;
;  DATO[5]      ; SCL        ; 4.520 ; 4.626 ; Rise       ; SCL             ;
;  DATO[6]      ; SCL        ; 3.642 ; 3.711 ; Rise       ; SCL             ;
;  DATO[7]      ; SCL        ; 3.714 ; 3.791 ; Rise       ; SCL             ;
; DIRECCION[*]  ; SCL        ; 3.671 ; 3.739 ; Rise       ; SCL             ;
;  DIRECCION[0] ; SCL        ; 3.671 ; 3.739 ; Rise       ; SCL             ;
;  DIRECCION[1] ; SCL        ; 3.723 ; 3.793 ; Rise       ; SCL             ;
;  DIRECCION[2] ; SCL        ; 3.819 ; 3.912 ; Rise       ; SCL             ;
;  DIRECCION[3] ; SCL        ; 3.808 ; 3.897 ; Rise       ; SCL             ;
;  DIRECCION[4] ; SCL        ; 3.671 ; 3.741 ; Rise       ; SCL             ;
;  DIRECCION[5] ; SCL        ; 3.680 ; 3.749 ; Rise       ; SCL             ;
;  DIRECCION[6] ; SCL        ; 3.671 ; 3.740 ; Rise       ; SCL             ;
; Hab_Dir       ; SCL        ; 2.935 ; 3.031 ; Rise       ; SCL             ;
; fin_dir       ; SCL        ; 4.319 ; 4.411 ; Rise       ; SCL             ;
; soy           ; SCL        ; 4.078 ; 3.977 ; Rise       ; SCL             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 5.988 ;    ;    ; 6.300 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UNO        ; SDA         ; 3.152 ;    ;    ; 3.718 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ACK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_dir       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; soy           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Hab_Dir       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIRECCION[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UNO                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.36 V              ; -0.00376 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.36 V             ; -0.00376 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; fin_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; soy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Hab_Dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DIRECCION[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ACK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; fin_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; soy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; Hab_Dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DIRECCION[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 160      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SCL        ; SCL      ; 160      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 31 12:21:36 2025
Info: Command: quartus_sta I2E -c I2E
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2E.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SCL SCL
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.474       -32.108 SCL 
Info (332146): Worst-case hold slack is 0.420
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.420         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.980 SCL 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.982
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.982       -27.613 SCL 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -38.980 SCL 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.256
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.256        -9.370 SCL 
Info (332146): Worst-case hold slack is 0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.082         0.000 SCL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.854 SCL 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4658 megabytes
    Info: Processing ended: Fri Oct 31 12:21:38 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


