#! /mingw32/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw32\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw32\lib\ivl\va_math.vpi";
S_01c5b708 .scope module, "InstructionMemory_tb" "InstructionMemory_tb" 2 20;
 .timescale 0 0;
v01c8dd08_0 .var "A", 8 0;
v01c8d9f0_0 .net "instruction_output", 31 0, L_01ca8f88;  1 drivers
S_01cb1f70 .scope module, "instruction_memory" "InstructionMemory" 2 26, 2 1 0, S_01c5b708;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /OUTPUT 32 "I";
L_01ca8f88 .functor BUFZ 32, v01c8dd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01c8dc58_0 .net "A", 8 0, v01c8dd08_0;  1 drivers
v01c8daf8_0 .net "I", 31 0, L_01ca8f88;  alias, 1 drivers
v01c8dd60_0 .var "instruction_output", 31 0;
v01c8de68 .array "mem", 511 0, 7 0;
E_01cb76e0 .event anyedge, v01c8dc58_0;
S_01cae980 .scope module, "SimplePipeline" "SimplePipeline" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /OUTPUT 32 "result_out";
    .port_info 4 /OUTPUT 32 "pc_reg";
    .port_info 5 /OUTPUT 32 "npc_reg";
    .port_info 6 /OUTPUT 15 "control_output";
L_01ca8d00 .functor BUFZ 32, v01cee338_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01ced858_0 .var "A", 8 0;
v01cedb70_0 .net "I", 31 0, L_01ca8cb8;  1 drivers
v01cedbc8_0 .var "alu_op_reg", 2 0;
v01cedc20_0 .var "branch_reg", 0 0;
o01cba20c .functor BUFZ 1, C4<z>; HiZ drive
v01ced648_0 .net "clk", 0 0, o01cba20c;  0 drivers
v01ced6a0_0 .net "control_output", 14 0, v01ced330_0;  1 drivers
v01ced750_0 .var "hi_enable_reg", 0 0;
o01cba23c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v01cef0a0_0 .net "instruction_in", 31 0, o01cba23c;  0 drivers
v01cef0f8_0 .var "instruction_reg", 31 0;
v01ceec80_0 .var "le_alu", 0 0;
v01ceee38_0 .var "le_mem", 0 0;
v01ceed30_0 .var "le_npc", 0 0;
v01ceeff0_0 .var "le_pc", 0 0;
v01ceecd8_0 .var "lo_enable_reg", 0 0;
v01ceef40_0 .var "load_instr_reg", 0 0;
v01ceed88_0 .var "mem_enable_reg", 0 0;
v01ceee90_0 .var "mem_result", 31 0;
v01ceeee8_0 .var "mem_rw_reg", 0 0;
v01ceede0_0 .var "mem_se_reg", 0 0;
v01ceef98_0 .var "mem_size_reg", 1 0;
v01cef048_0 .var "npc_reg", 31 0;
v01cee8b8_0 .var "pc_reg", 31 0;
o01cba38c .functor BUFZ 1, C4<z>; HiZ drive
v01cee180_0 .net "reset", 0 0, o01cba38c;  0 drivers
v01cee440_0 .net "result_out", 31 0, L_01ca8d00;  1 drivers
v01cee338_0 .var "result_reg", 31 0;
v01cee7b0_0 .var "rf_enable_reg", 0 0;
v01cee700_0 .var "shift_imm_reg", 0 0;
v01cee548_0 .var "ta_instr_reg", 0 0;
E_01cb7890 .event posedge, v01cee180_0, v01ced648_0;
S_01c9b400 .scope module, "control_unit" "PPU_Control_Unit" 3 34, 4 1 0, S_01cae980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 15 "control_output";
P_01c9b4d8 .param/l "ADDIU_Op" 0 4 22, C4<001001>;
P_01c9b4f8 .param/l "BGTZ_OP" 0 4 27, C4<000111>;
P_01c9b518 .param/l "JAL_OP" 0 4 28, C4<000011>;
P_01c9b538 .param/l "JR_Funct" 0 4 29, C4<001000>;
P_01c9b558 .param/l "LBU_Op" 0 4 24, C4<100100>;
P_01c9b578 .param/l "LUI_OP" 0 4 30, C4<001111>;
P_01c9b598 .param/l "R_TYPE" 0 4 21, C4<000000>;
P_01c9b5b8 .param/l "SB_OP" 0 4 26, C4<101000>;
P_01c9b5d8 .param/l "SUB" 0 4 25, C4<100010>;
P_01c9b5f8 .param/l "SUBU_Funct" 0 4 23, C4<100011>;
L_01ca8c70 .functor AND 1, L_01cee808, L_01cee1d8, C4<1>, C4<1>;
v01c8db50_0 .net "ID_ALU_OP", 2 0, L_01cee5a0;  1 drivers
v01c8dc00_0 .net "ID_B_Instr", 0 0, L_01ceeb78;  1 drivers
v01c8dcb0_0 .net "ID_Enable_HI", 0 0, L_01d288c8;  1 drivers
v01cec7a0_0 .net "ID_Enable_LO", 0 0, L_01d285b0;  1 drivers
v01cec488_0 .net "ID_Load_Instr", 0 0, L_01cee9c0;  1 drivers
v01cecbc0_0 .net "ID_MEM_Enable", 0 0, L_01d27fd8;  1 drivers
v01cec170_0 .net "ID_MEM_RW", 0 0, L_01d28660;  1 drivers
v01cec538_0 .net "ID_MEM_SE", 0 0, L_01d28500;  1 drivers
v01ceca08_0 .net "ID_MEM_Size", 1 0, L_01d28608;  1 drivers
v01cec590_0 .net "ID_RF_Enable", 0 0, L_01cee910;  1 drivers
v01cec5e8_0 .net "ID_Shift_Imm", 0 0, L_01cee2e0;  1 drivers
v01cec430_0 .net "ID_TA_Instr", 0 0, L_01ceebd0;  1 drivers
v01cec7f8_0 .var "S", 0 0;
v01cec328_0 .net *"_ivl_1", 5 0, L_01cee230;  1 drivers
v01cec1c8_0 .net *"_ivl_103", 5 0, L_01d287c0;  1 drivers
L_01cefd28 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v01cec748_0 .net/2u *"_ivl_104", 5 0, L_01cefd28;  1 drivers
v01cec278_0 .net *"_ivl_106", 0 0, L_01d28818;  1 drivers
L_01cefd50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01cec3d8_0 .net/2u *"_ivl_108", 0 0, L_01cefd50;  1 drivers
L_01cefd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ceca60_0 .net/2u *"_ivl_110", 0 0, L_01cefd78;  1 drivers
v01cec4e0_0 .net *"_ivl_115", 5 0, L_01d286b8;  1 drivers
L_01cefda0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v01cec640_0 .net/2u *"_ivl_116", 5 0, L_01cefda0;  1 drivers
v01cec8a8_0 .net *"_ivl_118", 0 0, L_01d28710;  1 drivers
L_01cefdc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01cec698_0 .net/2u *"_ivl_120", 0 0, L_01cefdc8;  1 drivers
L_01cefdf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01cec6f0_0 .net/2u *"_ivl_122", 0 0, L_01cefdf0;  1 drivers
v01cec380_0 .net *"_ivl_127", 5 0, L_01d28768;  1 drivers
L_01cefe18 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v01cec850_0 .net/2u *"_ivl_128", 5 0, L_01cefe18;  1 drivers
v01cecab8_0 .net *"_ivl_13", 5 0, L_01ceea70;  1 drivers
v01cec900_0 .net *"_ivl_130", 0 0, L_01d28870;  1 drivers
L_01cefe40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01cec958_0 .net/2u *"_ivl_132", 0 0, L_01cefe40;  1 drivers
L_01cefe68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01cec2d0_0 .net/2u *"_ivl_134", 0 0, L_01cefe68;  1 drivers
v01cec9b0_0 .net *"_ivl_139", 5 0, L_01d28920;  1 drivers
L_01cef9e0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v01cecb10_0 .net/2u *"_ivl_14", 5 0, L_01cef9e0;  1 drivers
L_01cefe90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v01cecb68_0 .net/2u *"_ivl_140", 5 0, L_01cefe90;  1 drivers
v01cecc18_0 .net *"_ivl_142", 0 0, L_01d284a8;  1 drivers
L_01cefeb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01cec220_0 .net/2u *"_ivl_144", 0 0, L_01cefeb8;  1 drivers
L_01cefee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ceced8_0 .net/2u *"_ivl_146", 0 0, L_01cefee0;  1 drivers
v01cecf30_0 .net *"_ivl_151", 5 0, L_01d28558;  1 drivers
L_01ceff08 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v01cece80_0 .net/2u *"_ivl_152", 5 0, L_01ceff08;  1 drivers
v01ced090_0 .net *"_ivl_154", 0 0, L_01d27bb8;  1 drivers
L_01ceff30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01ced0e8_0 .net/2u *"_ivl_156", 0 0, L_01ceff30;  1 drivers
L_01ceff58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ced038_0 .net/2u *"_ivl_158", 0 0, L_01ceff58;  1 drivers
v01cecf88_0 .net *"_ivl_16", 0 0, L_01cee758;  1 drivers
L_01cefa08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v01cecc70_0 .net/2u *"_ivl_18", 2 0, L_01cefa08;  1 drivers
L_01cef968 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v01cecd20_0 .net/2u *"_ivl_2", 5 0, L_01cef968;  1 drivers
v01ceccc8_0 .net *"_ivl_21", 5 0, L_01cee968;  1 drivers
L_01cefa30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v01cecd78_0 .net/2u *"_ivl_22", 5 0, L_01cefa30;  1 drivers
v01cecfe0_0 .net *"_ivl_24", 0 0, L_01cee808;  1 drivers
v01cecdd0_0 .net *"_ivl_27", 5 0, L_01ceec28;  1 drivers
L_01cefa58 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v01cece28_0 .net/2u *"_ivl_28", 5 0, L_01cefa58;  1 drivers
v01cede30_0 .net *"_ivl_30", 0 0, L_01cee1d8;  1 drivers
v01cedfe8_0 .net *"_ivl_33", 0 0, L_01ca8c70;  1 drivers
L_01cefa80 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v01cee0f0_0 .net/2u *"_ivl_34", 2 0, L_01cefa80;  1 drivers
L_01cefaa8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v01cedd80_0 .net/2u *"_ivl_36", 2 0, L_01cefaa8;  1 drivers
v01cedc78_0 .net *"_ivl_38", 2 0, L_01cee498;  1 drivers
v01cedcd0_0 .net *"_ivl_4", 0 0, L_01cee288;  1 drivers
v01cee040_0 .net *"_ivl_43", 5 0, L_01cee390;  1 drivers
L_01cefad0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v01cedf38_0 .net/2u *"_ivl_44", 5 0, L_01cefad0;  1 drivers
v01cee098_0 .net *"_ivl_46", 0 0, L_01ceea18;  1 drivers
L_01cefaf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01cedd28_0 .net/2u *"_ivl_48", 0 0, L_01cefaf8;  1 drivers
L_01cefb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ceddd8_0 .net/2u *"_ivl_50", 0 0, L_01cefb20;  1 drivers
v01cede88_0 .net *"_ivl_55", 5 0, L_01cee3e8;  1 drivers
L_01cefb48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v01cedee0_0 .net/2u *"_ivl_56", 5 0, L_01cefb48;  1 drivers
v01cedf90_0 .net *"_ivl_58", 0 0, L_01cee860;  1 drivers
L_01cef990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01ced9b8_0 .net/2u *"_ivl_6", 0 0, L_01cef990;  1 drivers
L_01cefb70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01ced228_0 .net/2u *"_ivl_60", 0 0, L_01cefb70;  1 drivers
L_01cefb98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ceda10_0 .net/2u *"_ivl_62", 0 0, L_01cefb98;  1 drivers
v01ced540_0 .net *"_ivl_67", 5 0, L_01ceeac8;  1 drivers
L_01cefbc0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v01ced178_0 .net/2u *"_ivl_68", 5 0, L_01cefbc0;  1 drivers
v01ced1d0_0 .net *"_ivl_70", 0 0, L_01ceeb20;  1 drivers
L_01cefbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01ced6f8_0 .net/2u *"_ivl_72", 0 0, L_01cefbe8;  1 drivers
L_01cefc10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ced388_0 .net/2u *"_ivl_74", 0 0, L_01cefc10;  1 drivers
v01ced4e8_0 .net *"_ivl_79", 5 0, L_01cee4f0;  1 drivers
L_01cef9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ced280_0 .net/2u *"_ivl_8", 0 0, L_01cef9b8;  1 drivers
L_01cefc38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v01ced800_0 .net/2u *"_ivl_80", 5 0, L_01cefc38;  1 drivers
v01cedac0_0 .net *"_ivl_82", 0 0, L_01cee5f8;  1 drivers
L_01cefc60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v01ceda68_0 .net/2u *"_ivl_84", 0 0, L_01cefc60;  1 drivers
L_01cefc88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v01ced598_0 .net/2u *"_ivl_86", 0 0, L_01cefc88;  1 drivers
v01ced908_0 .net *"_ivl_91", 5 0, L_01cee650;  1 drivers
L_01cefcb0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v01ced7a8_0 .net/2u *"_ivl_92", 5 0, L_01cefcb0;  1 drivers
v01ced3e0_0 .net *"_ivl_94", 0 0, L_01cee6a8;  1 drivers
L_01cefcd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v01ced2d8_0 .net/2u *"_ivl_96", 1 0, L_01cefcd8;  1 drivers
L_01cefd00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v01ced960_0 .net/2u *"_ivl_98", 1 0, L_01cefd00;  1 drivers
v01ced330_0 .var "control_output", 14 0;
v01ced438_0 .net "instruction", 31 0, v01cef0f8_0;  1 drivers
E_01cb7c50 .event anyedge, v01ced438_0;
L_01cee230 .part v01cef0f8_0, 26, 6;
L_01cee288 .cmp/eq 6, L_01cee230, L_01cef968;
L_01cee2e0 .functor MUXZ 1, L_01cef9b8, L_01cef990, L_01cee288, C4<>;
L_01ceea70 .part v01cef0f8_0, 26, 6;
L_01cee758 .cmp/eq 6, L_01ceea70, L_01cef9e0;
L_01cee968 .part v01cef0f8_0, 26, 6;
L_01cee808 .cmp/eq 6, L_01cee968, L_01cefa30;
L_01ceec28 .part v01cef0f8_0, 0, 6;
L_01cee1d8 .cmp/eq 6, L_01ceec28, L_01cefa58;
L_01cee498 .functor MUXZ 3, L_01cefaa8, L_01cefa80, L_01ca8c70, C4<>;
L_01cee5a0 .functor MUXZ 3, L_01cee498, L_01cefa08, L_01cee758, C4<>;
L_01cee390 .part v01cef0f8_0, 26, 6;
L_01ceea18 .cmp/eq 6, L_01cee390, L_01cefad0;
L_01cee9c0 .functor MUXZ 1, L_01cefb20, L_01cefaf8, L_01ceea18, C4<>;
L_01cee3e8 .part v01cef0f8_0, 26, 6;
L_01cee860 .cmp/eq 6, L_01cee3e8, L_01cefb48;
L_01cee910 .functor MUXZ 1, L_01cefb98, L_01cefb70, L_01cee860, C4<>;
L_01ceeac8 .part v01cef0f8_0, 26, 6;
L_01ceeb20 .cmp/eq 6, L_01ceeac8, L_01cefbc0;
L_01ceeb78 .functor MUXZ 1, L_01cefc10, L_01cefbe8, L_01ceeb20, C4<>;
L_01cee4f0 .part v01cef0f8_0, 26, 6;
L_01cee5f8 .cmp/eq 6, L_01cee4f0, L_01cefc38;
L_01ceebd0 .functor MUXZ 1, L_01cefc88, L_01cefc60, L_01cee5f8, C4<>;
L_01cee650 .part v01cef0f8_0, 26, 6;
L_01cee6a8 .cmp/eq 6, L_01cee650, L_01cefcb0;
L_01d28608 .functor MUXZ 2, L_01cefd00, L_01cefcd8, L_01cee6a8, C4<>;
L_01d287c0 .part v01cef0f8_0, 26, 6;
L_01d28818 .cmp/eq 6, L_01d287c0, L_01cefd28;
L_01d28660 .functor MUXZ 1, L_01cefd78, L_01cefd50, L_01d28818, C4<>;
L_01d286b8 .part v01cef0f8_0, 26, 6;
L_01d28710 .cmp/eq 6, L_01d286b8, L_01cefda0;
L_01d28500 .functor MUXZ 1, L_01cefdf0, L_01cefdc8, L_01d28710, C4<>;
L_01d28768 .part v01cef0f8_0, 26, 6;
L_01d28870 .cmp/eq 6, L_01d28768, L_01cefe18;
L_01d288c8 .functor MUXZ 1, L_01cefe68, L_01cefe40, L_01d28870, C4<>;
L_01d28920 .part v01cef0f8_0, 26, 6;
L_01d284a8 .cmp/eq 6, L_01d28920, L_01cefe90;
L_01d285b0 .functor MUXZ 1, L_01cefee0, L_01cefeb8, L_01d284a8, C4<>;
L_01d28558 .part v01cef0f8_0, 26, 6;
L_01d27bb8 .cmp/eq 6, L_01d28558, L_01ceff08;
L_01d27fd8 .functor MUXZ 1, L_01ceff58, L_01ceff30, L_01d27bb8, C4<>;
S_01c99450 .scope module, "imem" "InstructionMemory" 3 54, 2 1 0, S_01cae980;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /OUTPUT 32 "I";
L_01ca8cb8 .functor BUFZ 32, v01ced8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01ced490_0 .net "A", 8 0, v01ced858_0;  1 drivers
v01cedb18_0 .net "I", 31 0, L_01ca8cb8;  alias, 1 drivers
v01ced8b0_0 .var "instruction_output", 31 0;
v01ced5f0 .array "mem", 511 0, 7 0;
E_01cb78c0 .event anyedge, v01ced490_0;
    .scope S_01cb1f70;
T_0 ;
    %wait E_01cb76e0;
    %load/vec4 v01c8dc58_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v01c8de68, 4;
    %load/vec4 v01c8dc58_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01c8de68, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01c8dc58_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01c8de68, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01c8dc58_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01c8de68, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v01c8dd60_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_01c5b708;
T_1 ;
    %vpi_call 2 33 "$readmemb", "instructions.txt", v01c8de68 {0 0 0};
    %pushi/vec4 0, 0, 9;
    %store/vec4 v01c8dd08_0, 0, 9;
    %delay 1, 0;
    %vpi_call 2 38 "$display", "A=%d, I= %08h\012", v01c8dd08_0, v01c8d9f0_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v01c8dd08_0;
    %addi 4, 0, 9;
    %store/vec4 v01c8dd08_0, 0, 9;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "A=%d, I= %08h\012", v01c8dd08_0, v01c8d9f0_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v01c8dd08_0;
    %addi 4, 0, 9;
    %store/vec4 v01c8dd08_0, 0, 9;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "A=%d, I= %08h\012", v01c8dd08_0, v01c8d9f0_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v01c8dd08_0;
    %addi 4, 0, 9;
    %store/vec4 v01c8dd08_0, 0, 9;
    %delay 1, 0;
    %vpi_call 2 53 "$display", "A=%d, I= %08h\012", v01c8dd08_0, v01c8d9f0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_01c9b400;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01cec7f8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_01c9b400;
T_3 ;
    %wait E_01cb7c50;
    %load/vec4 v01cec7f8_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v01cec5e8_0;
    %load/vec4 v01c8db50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec488_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01c8dc00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01ceca08_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec538_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01c8dcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cec7a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01cecbc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 15;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v01ced330_0, 0, 15;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01c99450;
T_4 ;
    %wait E_01cb78c0;
    %load/vec4 v01ced490_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v01ced5f0, 4;
    %load/vec4 v01ced490_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01ced5f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01ced490_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01ced5f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v01ced490_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v01ced5f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v01ced8b0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_01cae980;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01ceeff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01ceed30_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_01cae980;
T_6 ;
    %vpi_call 3 72 "$readmemb", "instructions.txt", v01ced5f0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_01cae980;
T_7 ;
    %wait E_01cb7890;
    %load/vec4 v01cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v01cee8b8_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v01cef048_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v01cef0f8_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v01ceeff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v01ceed30_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v01cef048_0;
    %assign/vec4 v01cee8b8_0, 0;
T_7.2 ;
    %load/vec4 v01cef048_0;
    %addi 4, 0, 32;
    %assign/vec4 v01cef048_0, 0;
    %load/vec4 v01cee8b8_0;
    %pad/u 9;
    %assign/vec4 v01ced858_0, 0;
    %load/vec4 v01cedb70_0;
    %assign/vec4 v01cef0f8_0, 0;
    %vpi_call 3 87 "$display", "=========================================================================", "\012Instruction = %b, PC = %d, nPC = %d, Control Unit = %b, Clk = %b, Reset = %b", v01cef0f8_0, v01cee8b8_0, v01cef048_0, v01ced6a0_0, v01ced648_0, v01cee180_0 {0 0 0};
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01cae980;
T_8 ;
    %wait E_01cb7890;
    %load/vec4 v01cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cee548_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v01ced330_0;
    %parti/s 1, 7, 4;
    %store/vec4 v01cee548_0, 0, 1;
    %load/vec4 v01cee548_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 3 105 "$display", "Etapa ID: \012TA Reg = %b", v01cee548_0 {0 0 0};
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_01cae980;
T_9 ;
    %wait E_01cb7890;
    %load/vec4 v01cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v01cedbc8_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cedc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cee7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cee700_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v01ced330_0;
    %parti/s 3, 11, 5;
    %store/vec4 v01cedbc8_0, 0, 3;
    %load/vec4 v01ced330_0;
    %parti/s 1, 8, 5;
    %store/vec4 v01cedc20_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 10, 5;
    %store/vec4 v01ceef40_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 9, 5;
    %store/vec4 v01cee7b0_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 14, 5;
    %store/vec4 v01cee700_0, 0, 1;
    %load/vec4 v01cee700_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.7, 8;
    %load/vec4 v01cedbc8_0;
    %cmpi/ne 0, 0, 3;
    %flag_or 8, 4;
T_9.7;
    %jmp/1 T_9.6, 8;
    %load/vec4 v01cedc20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.6;
    %jmp/1 T_9.5, 8;
    %load/vec4 v01ceef40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.5;
    %jmp/1 T_9.4, 8;
    %load/vec4 v01cee7b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.4;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 3 126 "$display", "Etapa EX: \012Shift Imm = %b, ALU Reg = %b, Load Instruction = %b, RF Enable = %b, Branch Reg = %b,", v01cee700_0, v01cedbc8_0, v01ceef40_0, v01cee7b0_0, v01cedc20_0 {0 0 0};
T_9.2 ;
    %load/vec4 v01ceec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_01cae980;
T_10 ;
    %wait E_01cb7890;
    %load/vec4 v01cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v01ceef98_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceeee8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceed88_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cee7b0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v01ced330_0;
    %parti/s 2, 5, 4;
    %store/vec4 v01ceef98_0, 0, 2;
    %load/vec4 v01ced330_0;
    %parti/s 1, 3, 3;
    %store/vec4 v01ceede0_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 4, 4;
    %store/vec4 v01ceeee8_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 0, 2;
    %store/vec4 v01ceed88_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 10, 5;
    %store/vec4 v01ceef40_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 9, 5;
    %store/vec4 v01cee7b0_0, 0, 1;
    %load/vec4 v01ceef98_0;
    %cmpi/ne 0, 0, 2;
    %jmp/1 T_10.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v01ceede0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_10.8;
    %jmp/1 T_10.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v01ceeee8_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_10.7;
    %jmp/1 T_10.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v01ceed88_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_10.6;
    %jmp/1 T_10.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v01cee7b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v01ceef40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_10.4;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 3 153 "$display", "Etapa MEM: \012Load Instruction = %b, RF Enable = %b, Mem Size = %b, Mem RW = %b, Mem SE = %b, Mem Enable = %b", v01ceef40_0, v01cee7b0_0, v01ceef98_0, v01ceeee8_0, v01ceede0_0, v01ceed88_0 {0 0 0};
T_10.2 ;
    %load/vec4 v01ceee38_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
T_10.9 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01cae980;
T_11 ;
    %wait E_01cb7890;
    %load/vec4 v01cee180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01cee7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ced750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01ceecd8_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v01ceee90_0;
    %assign/vec4 v01cee338_0, 0;
    %load/vec4 v01ced330_0;
    %parti/s 1, 9, 5;
    %store/vec4 v01cee7b0_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 2, 3;
    %store/vec4 v01ced750_0, 0, 1;
    %load/vec4 v01ced330_0;
    %parti/s 1, 1, 2;
    %store/vec4 v01ceecd8_0, 0, 1;
    %load/vec4 v01cee7b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.5, 8;
    %load/vec4 v01ced750_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.5;
    %jmp/1 T_11.4, 8;
    %load/vec4 v01ceecd8_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 3 175 "$display", "Etapa WB: \012RF Enable = %b, HI Enable = %b, LO Enable = %b", v01cee7b0_0, v01ced750_0, v01ceecd8_0 {0 0 0};
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./instructionMemory.v";
    "pipelines.v";
    "./control-unit.v";
