/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2022  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Dual-Port SRAM Generator
 *           			TSMC CLN90G Process
 *      version:		2005Q4V1
 *      comment:		
 *      configuration:	 -instname "SRAM_4096_32" -words 4096 -bits 32 -frequency 150 -ring_width 2.0 -mux 16 -write_mask on -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -dpccm on -asvm off -libname USERLIB -corners ff_1.1_-40.0,ff_1.1_125.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Dual-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  SRAM_4096_32
 *      Words:          4096
 *      Word Width:     32
 *      Mux:            16
 *      Corner:        ff_1.1_-40.0
 *
 *      Creation Date:  2022-08-30 09:27:13Z
 *      Version:        2005Q4V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-08-30 09:27:13Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2022 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: -40.000;
	nom_voltage		: 1.100;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 0.435;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ff_1.1_-40.0) {
		process	 : 1;
		temperature	 : -40.000;
		voltage	 : 1.100;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ff_1.1_-40.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_4096_32_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_4096_32_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_4096_32_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_4096_32_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_4096_32_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_4096_32_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 32;
		bit_from : 31;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 12;
		bit_from : 11;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_4096_32_WRITE) {
		base_type : array ;
		data_type : bit ;
		bit_width : 4;
		bit_from : 3;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_4096_32) {
	area		 : 442210.109;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 12;
		word_width : 32;
	}
        bus(QA)   {
                bus_type : SRAM_4096_32_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : AA;
		}
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.693, 0.698, 0.703, 0.714, 0.745, 0.797, 0.849", \
                          "0.692, 0.696, 0.702, 0.712, 0.743, 0.795, 0.847", \
                          "0.690, 0.694, 0.700, 0.710, 0.741, 0.793, 0.845", \
                          "0.686, 0.691, 0.696, 0.706, 0.737, 0.790, 0.842", \
                          "0.674, 0.679, 0.684, 0.695, 0.726, 0.778, 0.830", \
                          "0.655, 0.660, 0.665, 0.676, 0.707, 0.759, 0.811", \
                          "0.636, 0.641, 0.646, 0.657, 0.688, 0.740, 0.792" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.701, 0.707, 0.713, 0.726, 0.763, 0.826, 0.888", \
                          "0.699, 0.705, 0.711, 0.724, 0.761, 0.824, 0.887", \
                          "0.697, 0.703, 0.709, 0.722, 0.759, 0.822, 0.885", \
                          "0.694, 0.699, 0.706, 0.718, 0.756, 0.818, 0.881", \
                          "0.682, 0.688, 0.694, 0.707, 0.744, 0.807, 0.869", \
                          "0.663, 0.669, 0.675, 0.688, 0.725, 0.788, 0.850", \
                          "0.644, 0.650, 0.656, 0.669, 0.706, 0.769, 0.831" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.791, 0.796, 0.801, 0.812, 0.843, 0.895, 0.947", \
                          "0.790, 0.795, 0.800, 0.810, 0.841, 0.894, 0.946", \
                          "0.788, 0.793, 0.798, 0.808, 0.839, 0.892, 0.944", \
                          "0.784, 0.789, 0.794, 0.804, 0.836, 0.888, 0.940", \
                          "0.773, 0.777, 0.783, 0.793, 0.824, 0.876, 0.929", \
                          "0.754, 0.758, 0.764, 0.774, 0.805, 0.857, 0.909", \
                          "0.735, 0.739, 0.745, 0.755, 0.786, 0.838, 0.891" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.799, 0.805, 0.811, 0.824, 0.861, 0.924, 0.986", \
                          "0.798, 0.803, 0.810, 0.822, 0.860, 0.922, 0.985", \
                          "0.796, 0.801, 0.808, 0.820, 0.858, 0.920, 0.983", \
                          "0.792, 0.798, 0.804, 0.816, 0.854, 0.916, 0.979", \
                          "0.780, 0.786, 0.792, 0.805, 0.843, 0.905, 0.968", \
                          "0.761, 0.767, 0.773, 0.786, 0.823, 0.886, 0.949", \
                          "0.742, 0.748, 0.754, 0.767, 0.805, 0.867, 0.930" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.978, 0.983, 0.988, 0.998, 1.030, 1.082, 1.134", \
                          "0.976, 0.981, 0.986, 0.997, 1.028, 1.080, 1.132", \
                          "0.974, 0.979, 0.984, 0.995, 1.026, 1.078, 1.130", \
                          "0.971, 0.975, 0.980, 0.991, 1.022, 1.074, 1.126", \
                          "0.959, 0.964, 0.969, 0.980, 1.011, 1.063, 1.115", \
                          "0.940, 0.945, 0.950, 0.961, 0.992, 1.044, 1.096", \
                          "0.921, 0.926, 0.931, 0.942, 0.973, 1.025, 1.077" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.986, 0.992, 0.998, 1.010, 1.048, 1.110, 1.173", \
                          "0.984, 0.990, 0.996, 1.009, 1.046, 1.109, 1.171", \
                          "0.982, 0.988, 0.994, 1.007, 1.044, 1.107, 1.169", \
                          "0.978, 0.984, 0.990, 1.003, 1.040, 1.103, 1.166", \
                          "0.967, 0.973, 0.979, 0.992, 1.029, 1.092, 1.154", \
                          "0.948, 0.954, 0.960, 0.972, 1.010, 1.073, 1.135", \
                          "0.929, 0.935, 0.941, 0.954, 0.991, 1.054, 1.116" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.066, 1.071, 1.076, 1.086, 1.118, 1.170, 1.222", \
                          "1.064, 1.069, 1.074, 1.085, 1.116, 1.168, 1.220", \
                          "1.062, 1.067, 1.072, 1.083, 1.114, 1.166, 1.218", \
                          "1.059, 1.063, 1.069, 1.079, 1.110, 1.162, 1.215", \
                          "1.047, 1.052, 1.057, 1.068, 1.099, 1.151, 1.203", \
                          "1.028, 1.033, 1.038, 1.049, 1.080, 1.132, 1.184", \
                          "1.009, 1.014, 1.019, 1.030, 1.061, 1.113, 1.165" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.074, 1.080, 1.086, 1.098, 1.136, 1.198, 1.261", \
                          "1.072, 1.078, 1.084, 1.097, 1.134, 1.197, 1.259", \
                          "1.070, 1.076, 1.082, 1.095, 1.132, 1.195, 1.257", \
                          "1.066, 1.072, 1.078, 1.091, 1.128, 1.191, 1.254", \
                          "1.055, 1.061, 1.067, 1.080, 1.117, 1.180, 1.242", \
                          "1.036, 1.042, 1.048, 1.061, 1.098, 1.161, 1.223", \
                          "1.017, 1.023, 1.029, 1.042, 1.079, 1.142, 1.204" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKA" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.005, 0.019, 0.034, 0.065, 0.157, 0.310, 0.463")
                        }
                        fall_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000")
                        }
                }
        }
        bus(QB)   {
                bus_type : SRAM_4096_32_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : AB;
		}
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.693, 0.698, 0.703, 0.714, 0.745, 0.797, 0.849", \
                          "0.692, 0.696, 0.702, 0.712, 0.743, 0.795, 0.847", \
                          "0.690, 0.694, 0.700, 0.710, 0.741, 0.793, 0.845", \
                          "0.686, 0.691, 0.696, 0.706, 0.737, 0.790, 0.842", \
                          "0.674, 0.679, 0.684, 0.695, 0.726, 0.778, 0.830", \
                          "0.655, 0.660, 0.665, 0.676, 0.707, 0.759, 0.811", \
                          "0.636, 0.641, 0.646, 0.657, 0.688, 0.740, 0.792" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.701, 0.707, 0.713, 0.726, 0.763, 0.826, 0.888", \
                          "0.699, 0.705, 0.711, 0.724, 0.761, 0.824, 0.887", \
                          "0.697, 0.703, 0.709, 0.722, 0.759, 0.822, 0.885", \
                          "0.694, 0.699, 0.706, 0.718, 0.756, 0.818, 0.881", \
                          "0.682, 0.688, 0.694, 0.707, 0.744, 0.807, 0.869", \
                          "0.663, 0.669, 0.675, 0.688, 0.725, 0.788, 0.850", \
                          "0.644, 0.650, 0.656, 0.669, 0.706, 0.769, 0.831" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.791, 0.796, 0.801, 0.812, 0.843, 0.895, 0.947", \
                          "0.790, 0.795, 0.800, 0.810, 0.841, 0.894, 0.946", \
                          "0.788, 0.793, 0.798, 0.808, 0.839, 0.892, 0.944", \
                          "0.784, 0.789, 0.794, 0.804, 0.836, 0.888, 0.940", \
                          "0.773, 0.777, 0.783, 0.793, 0.824, 0.876, 0.929", \
                          "0.754, 0.758, 0.764, 0.774, 0.805, 0.857, 0.909", \
                          "0.735, 0.739, 0.745, 0.755, 0.786, 0.838, 0.891" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.799, 0.805, 0.811, 0.824, 0.861, 0.924, 0.986", \
                          "0.798, 0.803, 0.810, 0.822, 0.860, 0.922, 0.985", \
                          "0.796, 0.801, 0.808, 0.820, 0.858, 0.920, 0.983", \
                          "0.792, 0.798, 0.804, 0.816, 0.854, 0.916, 0.979", \
                          "0.780, 0.786, 0.792, 0.805, 0.843, 0.905, 0.968", \
                          "0.761, 0.767, 0.773, 0.786, 0.823, 0.886, 0.949", \
                          "0.742, 0.748, 0.754, 0.767, 0.805, 0.867, 0.930" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.978, 0.983, 0.988, 0.998, 1.030, 1.082, 1.134", \
                          "0.976, 0.981, 0.986, 0.997, 1.028, 1.080, 1.132", \
                          "0.974, 0.979, 0.984, 0.995, 1.026, 1.078, 1.130", \
                          "0.971, 0.975, 0.980, 0.991, 1.022, 1.074, 1.126", \
                          "0.959, 0.964, 0.969, 0.980, 1.011, 1.063, 1.115", \
                          "0.940, 0.945, 0.950, 0.961, 0.992, 1.044, 1.096", \
                          "0.921, 0.926, 0.931, 0.942, 0.973, 1.025, 1.077" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "0.986, 0.992, 0.998, 1.010, 1.048, 1.110, 1.173", \
                          "0.984, 0.990, 0.996, 1.009, 1.046, 1.109, 1.171", \
                          "0.982, 0.988, 0.994, 1.007, 1.044, 1.107, 1.169", \
                          "0.978, 0.984, 0.990, 1.003, 1.040, 1.103, 1.166", \
                          "0.967, 0.973, 0.979, 0.992, 1.029, 1.092, 1.154", \
                          "0.948, 0.954, 0.960, 0.972, 1.010, 1.073, 1.135", \
                          "0.929, 0.935, 0.941, 0.954, 0.991, 1.054, 1.116" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.066, 1.071, 1.076, 1.086, 1.118, 1.170, 1.222", \
                          "1.064, 1.069, 1.074, 1.085, 1.116, 1.168, 1.220", \
                          "1.062, 1.067, 1.072, 1.083, 1.114, 1.166, 1.218", \
                          "1.059, 1.063, 1.069, 1.079, 1.110, 1.162, 1.215", \
                          "1.047, 1.052, 1.057, 1.068, 1.099, 1.151, 1.203", \
                          "1.028, 1.033, 1.038, 1.049, 1.080, 1.132, 1.184", \
                          "1.009, 1.014, 1.019, 1.030, 1.061, 1.113, 1.165" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.074, 1.080, 1.086, 1.098, 1.136, 1.198, 1.261", \
                          "1.072, 1.078, 1.084, 1.097, 1.134, 1.197, 1.259", \
                          "1.070, 1.076, 1.082, 1.095, 1.132, 1.195, 1.257", \
                          "1.066, 1.072, 1.078, 1.091, 1.128, 1.191, 1.254", \
                          "1.055, 1.061, 1.067, 1.080, 1.117, 1.180, 1.242", \
                          "1.036, 1.042, 1.048, 1.061, 1.098, 1.161, 1.223", \
                          "1.017, 1.023, 1.029, 1.042, 1.079, 1.142, 1.204" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                timing() {
                        related_pin :   "CLKB" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1";
                        cell_rise(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.024, 0.037, 0.051, 0.080, 0.165, 0.307, 0.448")
                        }
                        cell_fall(SRAM_4096_32_mem_out_delay_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_4096_32_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.029, 0.038, 0.048, 0.068, 0.129, 0.230, 0.331")
                        }
                }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.005, 0.019, 0.034, 0.065, 0.157, 0.310, 0.463")
                        }
                        fall_power(SRAM_4096_32_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000")
                        }
                }
        }
        pin(CLKA)   {
		direction : input;
		capacitance : 0.116;
                clock : true;
                max_transition : 1.000;
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq0andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584", \
                          "0.584, 0.584, 0.584, 0.584, 0.584, 0.584, 0.584" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq0andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682", \
                          "0.682, 0.682, 0.682, 0.682, 0.682, 0.682, 0.682" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq1andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868", \
                          "0.868, 0.868, 0.868, 0.868, 0.868, 0.868, 0.868" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq0andEMAA1eq1andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957", \
                          "0.957, 0.957, 0.957, 0.957, 0.957, 0.957, 0.957" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq0andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148", \
                          "1.148, 1.148, 1.148, 1.148, 1.148, 1.148, 1.148" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq0andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278", \
                          "1.278, 1.278, 1.278, 1.278, 1.278, 1.278, 1.278" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq1andEMAA0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373", \
                          "1.373, 1.373, 1.373, 1.373, 1.373, 1.373, 1.373" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKB" ;
                        timing_type     : setup_rising ;
                        when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                        sdf_cond : "contA_EMAA2eq1andEMAA1eq1andEMAA0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472", \
                          "1.472, 1.472, 1.472, 1.472, 1.472, 1.472, 1.472" \
                        )
                        }
                 }
                min_pulse_width_high : 0.066 ;
                min_pulse_width_low  : 0.259 ;
                min_period           : 0.863 ;

                minimum_period(){
                  constraint : 0.863 ;
                  when : "(!EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq0andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 0.961 ;
                  when : "(!EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq0andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 1.147 ;
                  when : "(!EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq1andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 1.235 ;
                  when : "(!EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq0andEMAA1eq1andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMAA[2]) & (!EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq0andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMAA[2]) & (!EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq0andEMAA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMAA[2]) & (EMAA[1]) & (!EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq1andEMAA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMAA[2]) & (EMAA[1]) & (EMAA[0])";
                  sdf_cond : "EMAA2eq1andEMAA1eq1andEMAA0eq1";
                }

                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("17.958, 17.961, 17.964, 17.971, 17.992, 18.026, 18.060")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.057, 18.060, 18.064, 18.071, 18.091, 18.126, 18.160")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.307, 18.310, 18.314, 18.320, 18.341, 18.375, 18.410")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.453, 18.456, 18.460, 18.467, 18.487, 18.522, 18.556")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.746, 18.749, 18.753, 18.760, 18.780, 18.815, 18.849")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.043, 19.046, 19.050, 19.057, 19.077, 19.112, 19.146")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.206, 19.209, 19.213, 19.220, 19.240, 19.275, 19.309")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & ! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.454, 19.457, 19.461, 19.467, 19.488, 19.522, 19.557")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.861, 14.864, 14.867, 14.874, 14.895, 14.929, 14.964")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.857, 14.860, 14.864, 14.871, 14.891, 14.926, 14.960")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.876, 14.879, 14.883, 14.889, 14.910, 14.944, 14.979")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (!EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.855, 14.858, 14.861, 14.868, 14.889, 14.923, 14.957")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.865, 14.868, 14.871, 14.878, 14.899, 14.933, 14.967")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (!EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.871, 14.874, 14.878, 14.885, 14.905, 14.940, 14.974")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (!EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.881, 14.884, 14.888, 14.895, 14.915, 14.950, 14.984")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENA & \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                ) \
                                 &  (EMAA[2]) & (EMAA[1]) & (EMAA[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.886, 14.888, 14.892, 14.899, 14.920, 14.954, 14.988")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
         internal_power(){
                 when : "(CENA)";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
        }

        pin(CENA)   {
                direction : input;
                capacitance : 0.042;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.160, 0.159, 0.157, 0.155, 0.147, 0.134, 0.121", \
                          "0.161, 0.160, 0.159, 0.156, 0.148, 0.135, 0.122", \
                          "0.163, 0.162, 0.161, 0.158, 0.150, 0.137, 0.125", \
                          "0.167, 0.166, 0.165, 0.162, 0.154, 0.141, 0.128", \
                          "0.178, 0.177, 0.176, 0.173, 0.166, 0.153, 0.140", \
                          "0.198, 0.196, 0.195, 0.192, 0.185, 0.172, 0.159", \
                          "0.216, 0.215, 0.214, 0.211, 0.204, 0.191, 0.178" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.223, 0.225, 0.228, 0.233, 0.248, 0.274, 0.299", \
                          "0.225, 0.227, 0.229, 0.234, 0.250, 0.275, 0.301", \
                          "0.227, 0.229, 0.231, 0.237, 0.252, 0.277, 0.303", \
                          "0.230, 0.233, 0.235, 0.240, 0.256, 0.281, 0.307", \
                          "0.242, 0.244, 0.247, 0.252, 0.267, 0.292, 0.318", \
                          "0.261, 0.263, 0.266, 0.271, 0.286, 0.312, 0.337", \
                          "0.280, 0.282, 0.285, 0.290, 0.305, 0.330, 0.356" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.067, 0.067, 0.067, 0.067, 0.068, 0.069, 0.070")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.067, 0.067, 0.067, 0.067, 0.068, 0.069, 0.070")
                        }
                }
        }
        bus(WENA)   {
                bus_type : SRAM_4096_32_WRITE;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.212, 0.212, 0.211, 0.210, 0.206, 0.200, 0.194", \
                          "0.214, 0.213, 0.213, 0.212, 0.208, 0.202, 0.196", \
                          "0.216, 0.215, 0.215, 0.214, 0.210, 0.204, 0.198", \
                          "0.220, 0.219, 0.219, 0.217, 0.214, 0.208, 0.202", \
                          "0.231, 0.231, 0.230, 0.229, 0.225, 0.219, 0.213", \
                          "0.250, 0.250, 0.249, 0.248, 0.244, 0.238, 0.232", \
                          "0.269, 0.269, 0.268, 0.267, 0.263, 0.257, 0.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.151, 0.153, 0.154, 0.158, 0.168, 0.185, 0.201", \
                          "0.153, 0.154, 0.156, 0.159, 0.169, 0.186, 0.203", \
                          "0.155, 0.156, 0.158, 0.161, 0.171, 0.188, 0.205", \
                          "0.159, 0.160, 0.162, 0.165, 0.175, 0.192, 0.209", \
                          "0.170, 0.171, 0.173, 0.176, 0.187, 0.203, 0.220", \
                          "0.189, 0.190, 0.192, 0.196, 0.206, 0.222, 0.239", \
                          "0.208, 0.209, 0.211, 0.214, 0.225, 0.241, 0.258" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.623, 0.624, 0.624, 0.624, 0.625, 0.626, 0.628")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.523, 0.524, 0.524, 0.524, 0.525, 0.526, 0.527")
                        }
                }
        }
        bus(AA)   {
                bus_type : SRAM_4096_32_ADDRESS;
                direction : input;
                capacitance : 0.060;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.366, 0.366, 0.367, 0.368, 0.371, 0.376, 0.381", \
                          "0.367, 0.368, 0.368, 0.369, 0.372, 0.377, 0.382", \
                          "0.369, 0.370, 0.370, 0.371, 0.374, 0.379, 0.384", \
                          "0.373, 0.374, 0.374, 0.375, 0.378, 0.383, 0.388", \
                          "0.385, 0.385, 0.385, 0.386, 0.389, 0.394, 0.399", \
                          "0.404, 0.404, 0.405, 0.406, 0.409, 0.414, 0.418", \
                          "0.423, 0.423, 0.423, 0.424, 0.427, 0.432, 0.437" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.264, 0.264, 0.265, 0.266, 0.270, 0.276, 0.282", \
                          "0.265, 0.266, 0.267, 0.268, 0.271, 0.277, 0.283", \
                          "0.268, 0.268, 0.269, 0.270, 0.273, 0.279, 0.285", \
                          "0.271, 0.272, 0.272, 0.274, 0.277, 0.283, 0.289", \
                          "0.283, 0.283, 0.284, 0.285, 0.289, 0.295, 0.301", \
                          "0.302, 0.302, 0.303, 0.304, 0.308, 0.314, 0.320", \
                          "0.321, 0.321, 0.322, 0.323, 0.327, 0.333, 0.339" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.004, 0.003, 0.003, 0.002, 0.000, 0.000, 0.000", \
                          "0.002, 0.002, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.009, 0.008, 0.007, 0.006, 0.003, 0.000, 0.000", \
                          "0.007, 0.006, 0.006, 0.005, 0.001, 0.000, 0.000", \
                          "0.005, 0.004, 0.004, 0.003, 0.000, 0.000, 0.000", \
                          "0.001, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.050, 0.050, 0.050, 0.051, 0.053, 0.057, 0.061")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.051, 0.051, 0.052, 0.053, 0.055, 0.058, 0.061")
                        }
                }
        }
        bus(DA)   {
                bus_type : SRAM_4096_32_DATA;
                memory_write() {
                        address : AA;
                        clocked_on : "CLKA";
                }
                direction : input;
                capacitance : 0.025;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.105, 0.105, 0.105, 0.104, 0.102, 0.099, 0.097", \
                          "0.107, 0.107, 0.106, 0.106, 0.104, 0.101, 0.098", \
                          "0.109, 0.109, 0.108, 0.108, 0.106, 0.103, 0.100", \
                          "0.113, 0.112, 0.112, 0.112, 0.110, 0.107, 0.104", \
                          "0.124, 0.124, 0.123, 0.123, 0.121, 0.118, 0.115", \
                          "0.143, 0.143, 0.143, 0.142, 0.140, 0.137, 0.134", \
                          "0.162, 0.162, 0.161, 0.161, 0.159, 0.156, 0.153" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.109, 0.110, 0.112, 0.116, 0.127, 0.145, 0.164", \
                          "0.111, 0.112, 0.114, 0.118, 0.129, 0.147, 0.165", \
                          "0.113, 0.114, 0.116, 0.120, 0.131, 0.149, 0.167", \
                          "0.116, 0.118, 0.120, 0.124, 0.135, 0.153, 0.171", \
                          "0.128, 0.129, 0.131, 0.135, 0.146, 0.164, 0.183", \
                          "0.147, 0.148, 0.150, 0.154, 0.165, 0.183, 0.202", \
                          "0.166, 0.167, 0.169, 0.173, 0.184, 0.202, 0.221" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                                )";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.003, 0.003, 0.003, 0.003, 0.004, 0.005, 0.006")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.003, 0.003, 0.003, 0.003, 0.004, 0.005, 0.006")
                        }
                }
                internal_power(){
                        when : " \
                                 (WENA[0] & \
                                  WENA[1] & \
                                  WENA[2] & \
                                  WENA[3])  \
                               ";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.000, 0.000, 0.001, 0.001, 0.001, 0.003, 0.004")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.000, 0.000, 0.001, 0.001, 0.001, 0.002, 0.004")
                        }
                }
        }
        pin(CLKB)   {
		direction : input;
		capacitance : 0.116;
                clock : true;
                max_transition : 1.000;
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq0andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581", \
                          "0.581, 0.581, 0.581, 0.581, 0.581, 0.581, 0.581" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq0andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679", \
                          "0.679, 0.679, 0.679, 0.679, 0.679, 0.679, 0.679" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq1andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866", \
                          "0.866, 0.866, 0.866, 0.866, 0.866, 0.866, 0.866" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq0andEMAB1eq1andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954", \
                          "0.954, 0.954, 0.954, 0.954, 0.954, 0.954, 0.954" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq0andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145", \
                          "1.145, 1.145, 1.145, 1.145, 1.145, 1.145, 1.145" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq0andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275", \
                          "1.275, 1.275, 1.275, 1.275, 1.275, 1.275, 1.275" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq1andEMAB0eq0";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370", \
                          "1.370, 1.370, 1.370, 1.370, 1.370, 1.370, 1.370" \
                        )
                        }
                 }
                timing() {
                        related_pin     : "CLKA" ;
                        timing_type     : setup_rising ;
                        when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                        sdf_cond : "contB_EMAB2eq1andEMAB1eq1andEMAB0eq1";
                        rise_constraint(SRAM_4096_32_clk_setup_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469", \
                          "1.469, 1.469, 1.469, 1.469, 1.469, 1.469, 1.469" \
                        )
                        }
                 }
                min_pulse_width_high : 0.066 ;
                min_pulse_width_low  : 0.259 ;
                min_period           : 0.863 ;

                minimum_period(){
                  constraint : 0.863 ;
                  when : "(!EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq0andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 0.961 ;
                  when : "(!EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq0andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 1.147 ;
                  when : "(!EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq1andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 1.235 ;
                  when : "(!EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq0andEMAB1eq1andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMAB[2]) & (!EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq0andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMAB[2]) & (!EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq0andEMAB0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMAB[2]) & (EMAB[1]) & (!EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq1andEMAB0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMAB[2]) & (EMAB[1]) & (EMAB[0])";
                  sdf_cond : "EMAB2eq1andEMAB1eq1andEMAB0eq1";
                }

                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("17.958, 17.961, 17.964, 17.971, 17.992, 18.026, 18.060")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.057, 18.060, 18.064, 18.071, 18.091, 18.126, 18.160")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.307, 18.310, 18.314, 18.320, 18.341, 18.375, 18.410")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.453, 18.456, 18.460, 18.467, 18.487, 18.522, 18.556")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("18.746, 18.749, 18.753, 18.760, 18.780, 18.815, 18.849")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.043, 19.046, 19.050, 19.057, 19.077, 19.112, 19.146")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.206, 19.209, 19.213, 19.220, 19.240, 19.275, 19.309")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & ! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("19.454, 19.457, 19.461, 19.467, 19.488, 19.522, 19.557")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.861, 14.864, 14.867, 14.874, 14.895, 14.929, 14.964")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.857, 14.860, 14.864, 14.871, 14.891, 14.926, 14.960")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.876, 14.879, 14.883, 14.889, 14.910, 14.944, 14.979")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (!EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.855, 14.858, 14.861, 14.868, 14.889, 14.923, 14.957")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.865, 14.868, 14.871, 14.878, 14.899, 14.933, 14.967")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (!EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.871, 14.874, 14.878, 14.885, 14.905, 14.940, 14.974")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (!EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.881, 14.884, 14.888, 14.895, 14.915, 14.950, 14.984")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
                internal_power(){
                        when : "(!CENB & \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                ) \
                                 &  (EMAB[2]) & (EMAB[1]) & (EMAB[0]) ";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("14.886, 14.888, 14.892, 14.899, 14.920, 14.954, 14.988")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
         internal_power(){
                 when : "(CENB)";
                        rise_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                        fall_power(SRAM_4096_32_energy_template_clkslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.312, 0.315, 0.318, 0.325, 0.346, 0.380, 0.414")
                        }
                }
        }

        pin(CENB)   {
                direction : input;
                capacitance : 0.042;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.160, 0.159, 0.157, 0.155, 0.147, 0.134, 0.121", \
                          "0.161, 0.160, 0.159, 0.156, 0.148, 0.135, 0.122", \
                          "0.163, 0.162, 0.161, 0.158, 0.150, 0.137, 0.125", \
                          "0.167, 0.166, 0.165, 0.162, 0.154, 0.141, 0.128", \
                          "0.178, 0.177, 0.176, 0.173, 0.166, 0.153, 0.140", \
                          "0.198, 0.196, 0.195, 0.192, 0.185, 0.172, 0.159", \
                          "0.216, 0.215, 0.214, 0.211, 0.204, 0.191, 0.178" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.223, 0.225, 0.228, 0.233, 0.248, 0.274, 0.299", \
                          "0.225, 0.227, 0.229, 0.234, 0.250, 0.275, 0.301", \
                          "0.227, 0.229, 0.231, 0.237, 0.252, 0.277, 0.303", \
                          "0.230, 0.233, 0.235, 0.240, 0.256, 0.281, 0.307", \
                          "0.242, 0.244, 0.247, 0.252, 0.267, 0.292, 0.318", \
                          "0.261, 0.263, 0.266, 0.271, 0.286, 0.312, 0.337", \
                          "0.280, 0.282, 0.285, 0.290, 0.305, 0.330, 0.356" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.067, 0.067, 0.067, 0.067, 0.068, 0.069, 0.070")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.067, 0.067, 0.067, 0.067, 0.068, 0.069, 0.070")
                        }
                }
        }
        bus(WENB)   {
                bus_type : SRAM_4096_32_WRITE;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.212, 0.212, 0.211, 0.210, 0.206, 0.200, 0.194", \
                          "0.214, 0.213, 0.213, 0.212, 0.208, 0.202, 0.196", \
                          "0.216, 0.215, 0.215, 0.214, 0.210, 0.204, 0.198", \
                          "0.220, 0.219, 0.219, 0.217, 0.214, 0.208, 0.202", \
                          "0.231, 0.231, 0.230, 0.229, 0.225, 0.219, 0.213", \
                          "0.250, 0.250, 0.249, 0.248, 0.244, 0.238, 0.232", \
                          "0.269, 0.269, 0.268, 0.267, 0.263, 0.257, 0.251" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.151, 0.153, 0.154, 0.158, 0.168, 0.185, 0.201", \
                          "0.153, 0.154, 0.156, 0.159, 0.169, 0.186, 0.203", \
                          "0.155, 0.156, 0.158, 0.161, 0.171, 0.188, 0.205", \
                          "0.159, 0.160, 0.162, 0.165, 0.175, 0.192, 0.209", \
                          "0.170, 0.171, 0.173, 0.176, 0.187, 0.203, 0.220", \
                          "0.189, 0.190, 0.192, 0.196, 0.206, 0.222, 0.239", \
                          "0.208, 0.209, 0.211, 0.214, 0.225, 0.241, 0.258" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.623, 0.624, 0.624, 0.624, 0.625, 0.626, 0.628")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.523, 0.524, 0.524, 0.524, 0.525, 0.526, 0.527")
                        }
                }
        }
        bus(AB)   {
                bus_type : SRAM_4096_32_ADDRESS;
                direction : input;
                capacitance : 0.060;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.366, 0.366, 0.367, 0.368, 0.371, 0.376, 0.381", \
                          "0.367, 0.368, 0.368, 0.369, 0.372, 0.377, 0.382", \
                          "0.369, 0.370, 0.370, 0.371, 0.374, 0.379, 0.384", \
                          "0.373, 0.374, 0.374, 0.375, 0.378, 0.383, 0.388", \
                          "0.385, 0.385, 0.385, 0.386, 0.389, 0.394, 0.399", \
                          "0.404, 0.404, 0.405, 0.406, 0.409, 0.414, 0.418", \
                          "0.423, 0.423, 0.423, 0.424, 0.427, 0.432, 0.437" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.264, 0.264, 0.265, 0.266, 0.270, 0.276, 0.282", \
                          "0.265, 0.266, 0.267, 0.268, 0.271, 0.277, 0.283", \
                          "0.268, 0.268, 0.269, 0.270, 0.273, 0.279, 0.285", \
                          "0.271, 0.272, 0.272, 0.274, 0.277, 0.283, 0.289", \
                          "0.283, 0.283, 0.284, 0.285, 0.289, 0.295, 0.301", \
                          "0.302, 0.302, 0.303, 0.304, 0.308, 0.314, 0.320", \
                          "0.321, 0.321, 0.322, 0.323, 0.327, 0.333, 0.339" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.004, 0.003, 0.003, 0.002, 0.000, 0.000, 0.000", \
                          "0.002, 0.002, 0.001, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.009, 0.008, 0.007, 0.006, 0.003, 0.000, 0.000", \
                          "0.007, 0.006, 0.006, 0.005, 0.001, 0.000, 0.000", \
                          "0.005, 0.004, 0.004, 0.003, 0.000, 0.000, 0.000", \
                          "0.001, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.050, 0.050, 0.050, 0.051, 0.053, 0.057, 0.061")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.051, 0.051, 0.052, 0.053, 0.055, 0.058, 0.061")
                        }
                }
        }
        bus(DB)   {
                bus_type : SRAM_4096_32_DATA;
                memory_write() {
                        address : AB;
                        clocked_on : "CLKB";
                }
                direction : input;
                capacitance : 0.025;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.105, 0.105, 0.105, 0.104, 0.102, 0.099, 0.097", \
                          "0.107, 0.107, 0.106, 0.106, 0.104, 0.101, 0.098", \
                          "0.109, 0.109, 0.108, 0.108, 0.106, 0.103, 0.100", \
                          "0.113, 0.112, 0.112, 0.112, 0.110, 0.107, 0.104", \
                          "0.124, 0.124, 0.123, 0.123, 0.121, 0.118, 0.115", \
                          "0.143, 0.143, 0.143, 0.142, 0.140, 0.137, 0.134", \
                          "0.162, 0.162, 0.161, 0.161, 0.159, 0.156, 0.153" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.109, 0.110, 0.112, 0.116, 0.127, 0.145, 0.164", \
                          "0.111, 0.112, 0.114, 0.118, 0.129, 0.147, 0.165", \
                          "0.113, 0.114, 0.116, 0.120, 0.131, 0.149, 0.167", \
                          "0.116, 0.118, 0.120, 0.124, 0.135, 0.153, 0.171", \
                          "0.128, 0.129, 0.131, 0.135, 0.146, 0.164, 0.183", \
                          "0.147, 0.148, 0.150, 0.154, 0.165, 0.183, 0.202", \
                          "0.166, 0.167, 0.169, 0.173, 0.184, 0.202, 0.221" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                                )";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.003, 0.003, 0.003, 0.003, 0.004, 0.005, 0.006")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.003, 0.003, 0.003, 0.003, 0.004, 0.005, 0.006")
                        }
                }
                internal_power(){
                        when : " \
                                 (WENB[0] & \
                                  WENB[1] & \
                                  WENB[2] & \
                                  WENB[3])  \
                               ";
                        rise_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.000, 0.000, 0.001, 0.001, 0.001, 0.003, 0.004")
                        }
                        fall_power(SRAM_4096_32_energy_template_sigslew) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ("0.000, 0.000, 0.001, 0.001, 0.001, 0.002, 0.004")
                        }
                }
        }
        bus(EMAA)   {
                bus_type : SRAM_4096_32_UPM;
                direction : input;
                capacitance : 0.039;
                timing() {
                        related_pin     : CLKA;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKA;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
               }
        }
        bus(EMAB)   {
                bus_type : SRAM_4096_32_UPM;
                direction : input;
                capacitance : 0.039;
                timing() {
                        related_pin     : CLKB;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLKB;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
                        fall_constraint(SRAM_4096_32_constraint_template) {
                        index_1 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        index_2 ("0.015, 0.027, 0.042, 0.070, 0.154, 0.295, 0.435");
                        values ( \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.863", \
                          "0.863, 0.863, 0.863, 0.863, 0.863, 0.863, 0.865", \
                          "0.863, 0.863, 0.863, 0.863, 0.866, 0.871, 0.876", \
                          "0.880, 0.881, 0.881, 0.882, 0.885, 0.890, 0.895", \
                          "0.899, 0.900, 0.900, 0.901, 0.904, 0.909, 0.914" \
                        )
                        }
               }
        }

        cell_leakage_power : 1.358;
}
}
