<stg><name>_sum</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:1 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:2 %p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="128">
<![CDATA[
_ifconv:3 %c_p = trunc i128 %p_read_6

]]></Node>
<StgValue><ssdm name="c_p"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %trunc_ln51_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5 %bitcast_ln51 = bitcast i32 %trunc_ln51_2

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %trunc_ln51_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7 %bitcast_ln51_2 = bitcast i32 %trunc_ln51_3

]]></Node>
<StgValue><ssdm name="bitcast_ln51_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8 %trunc_ln51_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:9 %bitcast_ln51_3 = bitcast i32 %trunc_ln51_4

]]></Node>
<StgValue><ssdm name="bitcast_ln51_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:11 %bitcast_ln55 = bitcast i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13 %trunc_ln22 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14 %bitcast_ln65 = bitcast i32 %trunc_ln22

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16 %trunc_ln23 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17 %bitcast_ln66 = bitcast i32 %trunc_ln23

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:0 %diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p

]]></Node>
<StgValue><ssdm name="diff_p_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:49 %icmp_ln53 = icmp_ne  i2 %diff_p_read, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:50 %icmp_ln53_1 = icmp_ne  i2 %diff_p_read, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln53_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51 %and_ln53 = and i1 %icmp_ln53, i1 %icmp_ln53_1

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:58 %icmp_ln53_2 = icmp_eq  i2 %diff_p_read, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln53_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:60 %icmp_ln53_3 = icmp_eq  i2 %diff_p_read, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln53_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="1"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18 %add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="1"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %tmp_184 = fcmp_oeq  i32 %add1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="1"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37 %tmp_186 = fcmp_oeq  i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46 %tmp_188 = fcmp_oeq  i32 %add3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:19 %bitcast_ln27 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:21 %trunc_ln27 = trunc i32 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:22 %icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:23 %icmp_ln27_8 = icmp_eq  i23 %trunc_ln27, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_8"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %or_ln27 = or i1 %icmp_ln27_8, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %tmp_184 = fcmp_oeq  i32 %add1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln27 = and i1 %or_ln27, i1 %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27 %xor_ln27 = xor i1 %and_ln27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="1"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30 %add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31 %bitcast_ln30 = bitcast i32 %add2

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32 %tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:33 %trunc_ln30 = trunc i32 %bitcast_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:34 %icmp_ln30 = icmp_ne  i8 %tmp_185, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:35 %icmp_ln30_8 = icmp_eq  i23 %trunc_ln30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_8"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36 %or_ln30 = or i1 %icmp_ln30_8, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37 %tmp_186 = fcmp_oeq  i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38 %and_ln30 = and i1 %or_ln30, i1 %tmp_186

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %xor_ln30 = xor i1 %and_ln30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40 %bitcast_ln38 = bitcast i32 %add3

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41 %tmp_187 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:42 %trunc_ln38 = trunc i32 %bitcast_ln38

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43 %icmp_ln38 = icmp_ne  i8 %tmp_187, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:44 %icmp_ln38_8 = icmp_eq  i23 %trunc_ln38, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_8"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %or_ln38 = or i1 %icmp_ln38_8, i1 %icmp_ln38

]]></Node>
<StgValue><ssdm name="or_ln38"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:46 %tmp_188 = fcmp_oeq  i32 %add3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %and_ln38 = and i1 %or_ln38, i1 %tmp_188

]]></Node>
<StgValue><ssdm name="and_ln38"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %xor_ln38 = xor i1 %and_ln38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52 %and_ln27_4 = and i1 %and_ln53, i1 %and_ln27

]]></Node>
<StgValue><ssdm name="and_ln27_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %and_ln30_4 = and i1 %and_ln27_4, i1 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30_4"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="0"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:54 %select_ln30 = select i1 %and_ln30_4, i32 %add2, i32 %add1

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55 %and_ln38_4 = and i1 %and_ln30, i1 %xor_ln38

]]></Node>
<StgValue><ssdm name="and_ln38_4"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56 %and_ln38_5 = and i1 %and_ln38_4, i1 %and_ln27_4

]]></Node>
<StgValue><ssdm name="and_ln38_5"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="0"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:57 %select_ln38 = select i1 %and_ln38_5, i32 %add3, i32 %select_ln30

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:59 %select_ln53 = select i1 %icmp_ln53_2, i32 %bitcast_ln51, i32 %select_ln38

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:61 %select_ln53_1 = select i1 %icmp_ln53_3, i32 %bitcast_ln51, i32 %select_ln53

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="0"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:62 %select_ln30_3 = select i1 %and_ln30_4, i32 %add3, i32 %add2

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="0"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:63 %select_ln38_12 = select i1 %and_ln38_5, i32 %add2, i32 %select_ln30_3

]]></Node>
<StgValue><ssdm name="select_ln38_12"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:64 %select_ln53_2 = select i1 %icmp_ln53_2, i32 %bitcast_ln51_2, i32 %select_ln38_12

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:65 %select_ln53_3 = select i1 %icmp_ln53_3, i32 %add, i32 %select_ln53_2

]]></Node>
<StgValue><ssdm name="select_ln53_3"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66 %or_ln38_4 = or i1 %and_ln38_5, i1 %and_ln30_4

]]></Node>
<StgValue><ssdm name="or_ln38_4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_2" val="0"/>
<literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:67 %select_ln38_13 = select i1 %or_ln38_4, i32 0, i32 %add3

]]></Node>
<StgValue><ssdm name="select_ln38_13"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:68 %select_ln53_4 = select i1 %icmp_ln53_2, i32 %add4, i32 %select_ln38_13

]]></Node>
<StgValue><ssdm name="select_ln53_4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69 %select_ln53_5 = select i1 %icmp_ln53_3, i32 %add7, i32 %select_ln53_4

]]></Node>
<StgValue><ssdm name="select_ln53_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70 %and_ln27_5 = and i1 %and_ln53, i1 %xor_ln27

]]></Node>
<StgValue><ssdm name="and_ln27_5"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71 %or_ln53 = or i1 %icmp_ln53_3, i1 %icmp_ln53_2

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72 %select_ln53_6 = select i1 %and_ln38_5, i32 4294967294, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln53_6"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:73 %add_ln53 = add i32 %c_p, i32 %select_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74 %select_ln53_7 = select i1 %and_ln27_5, i32 %c_p, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53_7"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:75 %select_ln53_8 = select i1 %or_ln53, i32 %c_p, i32 %add_ln53

]]></Node>
<StgValue><ssdm name="select_ln53_8"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76 %or_ln53_1 = or i1 %or_ln53, i1 %or_ln38_4

]]></Node>
<StgValue><ssdm name="or_ln53_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:77 %c_p_10 = select i1 %or_ln53_1, i32 %select_ln53_8, i32 %select_ln53_7

]]></Node>
<StgValue><ssdm name="c_p_10"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:78 %mrv = insertvalue i128 <undef>, i32 %c_p_10

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:79 %mrv_1 = insertvalue i128 %mrv, i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:80 %mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln53_3

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:81 %mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln53_5

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="128">
<![CDATA[
_ifconv:82 %ret_ln71 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
