module demux1(input wire in,
					input wire sel,
					output reg out0,
					output reg out1);
					
always @(*)
begin
	case (sel)
	0: out0 = in;
		out1 = 0;
	1: out0 = 0;
		out1 = in;
	default: out0 = 0;
				out1 = 0;
	endcase
end
endmodule 