# ğŸš€ 3-Stage Pipelined 8-bit ALU (Verilog HDL)

## âœ¨ Project Overview
This project implements a **3-stage pipelined 8-bit Arithmetic Logic Unit (ALU)** using **Verilog HDL**.  
The main focus is on **RTL design, pipelined datapath architecture, and functional verification using simulation**.

The design demonstrates how pipelining improves throughput by allowing **multiple instructions to be processed simultaneously** across different pipeline stages.

---

## ğŸ¯ Project Objectives
- ğŸ§  Design a **pipelined ALU datapath**
- ğŸ§© Understand **pipeline stages and registers**
- ğŸ›  Implement the design using **Verilog RTL**
- ğŸ§ª Verify correctness using a **custom testbench**
- ğŸ” Observe **pipeline latency and overlapping execution** in simulation

---

## ğŸ—ï¸ Architecture Overview

The ALU is divided into **three pipeline stages**, each separated by registers:

### ğŸ”¹ Stage 1 â€” Register Read ğŸ“¥
- Reads operands from an internal **8-register register bank**
- Latches:
  - Operand A
  - Operand B
  - Opcode
  - Destination register
- Forms the **first pipeline boundary**

---

### ğŸ”¹ Stage 2 â€” Execute âš™ï¸
- Performs the ALU operation based on the opcode
- Supports arithmetic, logical, and shift operations
- Output and destination register are stored in pipeline registers

---

### ğŸ”¹ Stage 3 â€” Write-Back ğŸ“
- Writes the result back to the destination register
- Output is also made available at the module output
- Completes one instruction per cycle (after pipeline fill)

---

## ğŸ”¢ Supported ALU Operations

| Opcode | Operation |
|------|----------|
| 0 | â• Addition |
| 1 | â– Subtraction |
| 2 | âœ–ï¸ Multiplication |
| 3 | ğŸ”¹ AND |
| 4 | ğŸ”¸ OR |
| 5 | âŒ XOR |
| 6 | ğŸ” NOT A |
| 7 | ğŸ” NOT B |
| 8 | ğŸ“¤ Select A |
| 9 | ğŸ“¤ Select B |
| 10 | â© Shift Right |
| 11 | âª Shift Left |

---

## ğŸ§ª Verification Methodology

âœ” A **custom Verilog testbench** was developed to verify functionality.  
âœ” All ALU opcodes were tested under **continuous pipelined execution**.  
âœ” Back-to-back instructions were applied every clock cycle.  

### ğŸ” What was verified:
- âœ… Correct ALU operation
- âœ… Correct write-back behavior
- âœ… **3-cycle pipeline latency**
- âœ… Overlapping execution of instructions

---

## ğŸ“¸ Simulation Evidence

The `docs/` directory contains visual and simulation-based artifacts used to
support the RTL design and verification of the pipelined ALU.

### ğŸ§© pipeline_architecture.png
A block-diagram style representation of the 3-stage pipelined ALU datapath.
It illustrates the flow of inputs from the register bank through the pipeline
stages (Register Read â†’ Execute â†’ Write-Back) up to the final output.

### ğŸ§  rtl_analysis/
Contains the RTL elaborated schematic generated from Vivado, showing the internal
structure of the design, pipeline registers, and datapath connections.

### ğŸ§ª simulation/
Contains simulation evidence used for functional verification:
- `waveform.png` shows pipeline latency and overlapping instruction execution.
- `tcl_console_output.png` shows textual verification using `$monitor`.

These artifacts demonstrate **functional correctness at RTL level**.

---

## ğŸ“ Repository Structure
```
8-bit-Pipelined-ALU/
â”‚
â”œâ”€â”€ rtl/
â”‚ â””â”€â”€ piped_alu.v # RTL design (3-stage pipelined ALU)
â”‚
â”œâ”€â”€ tb/
â”‚ â””â”€â”€ piped_alu_tb.v # Testbench for functional verification
â”‚
â”œâ”€â”€ docs/
â”‚ â”œâ”€â”€ rtl_analysis/
â”‚ â”‚ â””â”€â”€ rtl_schematic.png
â”‚ â”‚
â”‚ â”œâ”€â”€ simulation/
â”‚ â”‚ â”œâ”€â”€ waveform.png
â”‚ â”‚ â””â”€â”€ tcl_console_output.png
â”‚ â”‚
â”‚ â””â”€â”€ pipeline_architecture.png
â”‚
â””â”€â”€ README.md
```

---

## ğŸ›  Tools & Technologies Used
- ğŸ§¾ **Language:** Verilog HDL  
- ğŸ§ª **Simulation:** Vivado Simulator (xsim)  
- ğŸ§° **Design Tool:** Xilinx Vivado  

---
This project **focuses strictly on RTL design and simulation-based verification**.
---

## ğŸ“š Learning Outcomes
- ğŸŒŸ Strong understanding of **pipelined datapaths**
- ğŸ§  Practical experience with **Verilog RTL design**
- ğŸ§ª Writing **pipeline-aware testbenches**
- ğŸ“Š Interpreting simulation outputs for pipelined systems

---

## âœ… Conclusion
This project successfully demonstrates the **design and verification of a 3-stage pipelined 8-bit ALU** using Verilog HDL.  
The design is **functionally correct**, well-structured, and verified through simulation, providing a solid foundation for future work in digital design and processor architectures.

---

## ğŸ‘¤ Author
**Puskar Raj**

---

â­ *If you found this project useful or interesting, feel free to explore, fork, or give it a star!* â­

