/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */


#ifndef HAL_NXP_DTS_NXP_MCXE315MPA_PINCTRL_H_
#define HAL_NXP_DTS_NXP_MCXE315MPA_PINCTRL_H_

#include <zephyr/dt-bindings/pinctrl/nxp-siul2-pinctrl.h>

/* SIUL */
#define PTA0_EIRQ0                      NXP_SIUL2_PINMUX(0, 0, 0, 0, 16, 1)
#define PTA1_EIRQ1                      NXP_SIUL2_PINMUX(0, 0, 1, 0, 17, 1)
#define PTA2_EIRQ2                      NXP_SIUL2_PINMUX(0, 0, 2, 0, 18, 1)
#define PTA3_EIRQ3                      NXP_SIUL2_PINMUX(0, 0, 3, 0, 19, 1)
#define PTA4_EIRQ4                      NXP_SIUL2_PINMUX(0, 0, 4, 0, 20, 1)
#define PTA5_EIRQ5                      NXP_SIUL2_PINMUX(0, 0, 5, 0, 21, 1)
#define PTA6_EIRQ6                      NXP_SIUL2_PINMUX(0, 0, 6, 0, 22, 1)
#define PTA7_EIRQ7                      NXP_SIUL2_PINMUX(0, 0, 7, 0, 23, 1)
#define PTA8_EIRQ16                     NXP_SIUL2_PINMUX(0, 0, 8, 0, 32, 1)
#define PTA9_EIRQ17                     NXP_SIUL2_PINMUX(0, 0, 9, 0, 33, 1)
#define PTA10_EIRQ18                    NXP_SIUL2_PINMUX(0, 0, 10, 0, 34, 1)
#define PTA11_EIRQ19                    NXP_SIUL2_PINMUX(0, 0, 11, 0, 35, 1)
#define PTA12_EIRQ20                    NXP_SIUL2_PINMUX(0, 0, 12, 0, 36, 1)
#define PTA13_EIRQ21                    NXP_SIUL2_PINMUX(0, 0, 13, 0, 37, 1)
#define PTA14_EIRQ22                    NXP_SIUL2_PINMUX(0, 0, 14, 0, 38, 1)
#define PTA15_EIRQ23                    NXP_SIUL2_PINMUX(0, 0, 15, 0, 39, 1)
#define PTA16_EIRQ4                     NXP_SIUL2_PINMUX(0, 0, 16, 0, 20, 2)
#define PTB0_EIRQ8                      NXP_SIUL2_PINMUX(0, 0, 32, 0, 24, 1)
#define PTB1_EIRQ9                      NXP_SIUL2_PINMUX(0, 0, 33, 0, 25, 1)
#define PTB2_EIRQ10                     NXP_SIUL2_PINMUX(0, 0, 34, 0, 26, 1)
#define PTB3_EIRQ11                     NXP_SIUL2_PINMUX(0, 0, 35, 0, 27, 1)
#define PTB4_EIRQ12                     NXP_SIUL2_PINMUX(0, 0, 36, 0, 28, 1)
#define PTB5_EIRQ13                     NXP_SIUL2_PINMUX(0, 0, 37, 0, 29, 1)
#define PTB8_EIRQ14                     NXP_SIUL2_PINMUX(0, 0, 40, 0, 30, 1)
#define PTB9_EIRQ15                     NXP_SIUL2_PINMUX(0, 0, 41, 0, 31, 1)
#define PTB10_EIRQ24                    NXP_SIUL2_PINMUX(0, 0, 42, 0, 40, 1)
#define PTB11_EIRQ25                    NXP_SIUL2_PINMUX(0, 0, 43, 0, 41, 1)
#define PTB12_EIRQ26                    NXP_SIUL2_PINMUX(0, 0, 44, 0, 42, 1)
#define PTB13_EIRQ27                    NXP_SIUL2_PINMUX(0, 0, 45, 0, 43, 1)
#define PTB14_EIRQ28                    NXP_SIUL2_PINMUX(0, 0, 46, 0, 44, 1)
#define PTB15_EIRQ29                    NXP_SIUL2_PINMUX(0, 0, 47, 0, 45, 1)
#define PTB16_EIRQ30                    NXP_SIUL2_PINMUX(0, 0, 48, 0, 46, 1)
#define PTB17_EIRQ31                    NXP_SIUL2_PINMUX(0, 0, 49, 0, 47, 1)
#define PTC0_EIRQ0                      NXP_SIUL2_PINMUX(0, 0, 64, 0, 16, 3)
#define PTC1_EIRQ1                      NXP_SIUL2_PINMUX(0, 0, 65, 0, 17, 3)
#define PTC2_EIRQ2                      NXP_SIUL2_PINMUX(0, 0, 66, 0, 18, 3)
#define PTC3_EIRQ3                      NXP_SIUL2_PINMUX(0, 0, 67, 0, 19, 3)
#define PTC4_EIRQ4                      NXP_SIUL2_PINMUX(0, 0, 68, 0, 20, 3)
#define PTC5_EIRQ5                      NXP_SIUL2_PINMUX(0, 0, 69, 0, 21, 3)
#define PTC6_EIRQ6                      NXP_SIUL2_PINMUX(0, 0, 70, 0, 22, 3)
#define PTC7_EIRQ7                      NXP_SIUL2_PINMUX(0, 0, 71, 0, 23, 3)
#define PTC8_EIRQ16                     NXP_SIUL2_PINMUX(0, 0, 72, 0, 32, 2)
#define PTC9_EIRQ17                     NXP_SIUL2_PINMUX(0, 0, 73, 0, 33, 2)
#define PTC10_EIRQ18                    NXP_SIUL2_PINMUX(0, 0, 74, 0, 34, 2)
#define PTC11_EIRQ19                    NXP_SIUL2_PINMUX(0, 0, 75, 0, 35, 2)
#define PTC12_EIRQ20                    NXP_SIUL2_PINMUX(0, 0, 76, 0, 36, 2)
#define PTC13_EIRQ21                    NXP_SIUL2_PINMUX(0, 0, 77, 0, 37, 2)
#define PTC14_EIRQ22                    NXP_SIUL2_PINMUX(0, 0, 78, 0, 38, 2)
#define PTC15_EIRQ23                    NXP_SIUL2_PINMUX(0, 0, 79, 0, 39, 2)
#define PTD0_EIRQ8                      NXP_SIUL2_PINMUX(0, 0, 96, 0, 24, 3)
#define PTD1_EIRQ9                      NXP_SIUL2_PINMUX(0, 0, 97, 0, 25, 3)
#define PTD2_EIRQ10                     NXP_SIUL2_PINMUX(0, 0, 98, 0, 26, 3)
#define PTD3_EIRQ11                     NXP_SIUL2_PINMUX(0, 0, 99, 0, 27, 3)
#define PTD4_EIRQ12                     NXP_SIUL2_PINMUX(0, 0, 100, 0, 28, 3)
#define PTD5_EIRQ13                     NXP_SIUL2_PINMUX(0, 0, 101, 0, 29, 3)
#define PTD6_EIRQ14                     NXP_SIUL2_PINMUX(0, 0, 102, 0, 30, 3)
#define PTD7_EIRQ15                     NXP_SIUL2_PINMUX(0, 0, 103, 0, 31, 3)
#define PTD8_EIRQ24                     NXP_SIUL2_PINMUX(0, 0, 104, 0, 40, 2)
#define PTD9_EIRQ25                     NXP_SIUL2_PINMUX(0, 0, 105, 0, 41, 2)
#define PTD10_EIRQ26                    NXP_SIUL2_PINMUX(0, 0, 106, 0, 42, 2)
#define PTD11_EIRQ27                    NXP_SIUL2_PINMUX(0, 0, 107, 0, 43, 2)
#define PTD12_EIRQ28                    NXP_SIUL2_PINMUX(0, 0, 108, 0, 44, 2)
#define PTD13_EIRQ29                    NXP_SIUL2_PINMUX(0, 0, 109, 0, 45, 2)
#define PTD14_EIRQ30                    NXP_SIUL2_PINMUX(0, 0, 110, 0, 46, 3)
#define PTD15_EIRQ31                    NXP_SIUL2_PINMUX(0, 0, 111, 0, 47, 2)
#define PTD17_EIRQ24                    NXP_SIUL2_PINMUX(0, 0, 113, 0, 40, 3)
#define PTE0_EIRQ0                      NXP_SIUL2_PINMUX(0, 0, 128, 0, 16, 4)
#define PTE1_EIRQ1                      NXP_SIUL2_PINMUX(0, 0, 129, 0, 17, 4)
#define PTE2_EIRQ2                      NXP_SIUL2_PINMUX(0, 0, 130, 0, 18, 4)
#define PTE3_EIRQ3                      NXP_SIUL2_PINMUX(0, 0, 131, 0, 19, 4)
#define PTE6_EIRQ6                      NXP_SIUL2_PINMUX(0, 0, 134, 0, 22, 4)
#define PTE8_EIRQ7                      NXP_SIUL2_PINMUX(0, 0, 136, 0, 23, 4)
#define PTE9_EIRQ8                      NXP_SIUL2_PINMUX(0, 0, 137, 0, 24, 4)
#define PTE10_EIRQ9                     NXP_SIUL2_PINMUX(0, 0, 138, 0, 25, 4)
#define PTE11_EIRQ10                    NXP_SIUL2_PINMUX(0, 0, 139, 0, 26, 4)
#define PTE12_EIRQ11                    NXP_SIUL2_PINMUX(0, 0, 140, 0, 27, 4)
#define PTE13_EIRQ12                    NXP_SIUL2_PINMUX(0, 0, 141, 0, 28, 4)
#define PTE15_EIRQ14                    NXP_SIUL2_PINMUX(0, 0, 143, 0, 30, 4)
#define PTE16_EIRQ15                    NXP_SIUL2_PINMUX(0, 0, 144, 0, 31, 4)

/* EMIOS_0 */
#define PTA0_EMIOS_0_CH17_Y_O           NXP_SIUL2_PINMUX(0, 0, 0, 2, 0, 0)
#define PTA0_EMIOS_0_CH17_Y_I           NXP_SIUL2_PINMUX(0, 0, 0, 0, 65, 2)
#define PTA1_EMIOS_0_CH9_H_O            NXP_SIUL2_PINMUX(0, 0, 1, 2, 0, 0)
#define PTA1_EMIOS_0_CH9_H_I            NXP_SIUL2_PINMUX(0, 0, 1, 0, 57, 1)
#define PTA10_EMIOS_0_CH12_H_O          NXP_SIUL2_PINMUX(0, 0, 10, 2, 0, 0)
#define PTA10_EMIOS_0_CH12_H_I          NXP_SIUL2_PINMUX(0, 0, 10, 0, 60, 2)
#define PTA11_EMIOS_0_CH13_H_O          NXP_SIUL2_PINMUX(0, 0, 11, 2, 0, 0)
#define PTA11_EMIOS_0_CH13_H_I          NXP_SIUL2_PINMUX(0, 0, 11, 0, 61, 1)
#define PTA12_EMIOS_0_CH14_H_O          NXP_SIUL2_PINMUX(0, 0, 12, 2, 0, 0)
#define PTA12_EMIOS_0_CH14_H_I          NXP_SIUL2_PINMUX(0, 0, 12, 0, 62, 1)
#define PTA13_EMIOS_0_CH15_H_O          NXP_SIUL2_PINMUX(0, 0, 13, 2, 0, 0)
#define PTA13_EMIOS_0_CH15_H_I          NXP_SIUL2_PINMUX(0, 0, 13, 0, 63, 2)
#define PTA15_EMIOS_0_CH10_H_O          NXP_SIUL2_PINMUX(0, 0, 15, 2, 0, 0)
#define PTA15_EMIOS_0_CH10_H_I          NXP_SIUL2_PINMUX(0, 0, 15, 0, 58, 2)
#define PTA16_EMIOS_0_CH11_H_O          NXP_SIUL2_PINMUX(0, 0, 16, 2, 0, 0)
#define PTA16_EMIOS_0_CH11_H_I          NXP_SIUL2_PINMUX(0, 0, 16, 0, 59, 2)
#define PTA17_EMIOS_0_CH6_G_I           NXP_SIUL2_PINMUX(0, 0, 17, 0, 54, 2)
#define PTB0_EMIOS_0_CH3_G_O            NXP_SIUL2_PINMUX(0, 0, 32, 4, 0, 0)
#define PTB0_EMIOS_0_CH3_G_I            NXP_SIUL2_PINMUX(0, 0, 32, 0, 51, 4)
#define PTB1_EMIOS_0_CH7_G_O            NXP_SIUL2_PINMUX(0, 0, 33, 4, 0, 0)
#define PTB1_EMIOS_0_CH7_G_I            NXP_SIUL2_PINMUX(0, 0, 33, 0, 55, 3)
#define PTB2_EMIOS_0_CH8_X_O            NXP_SIUL2_PINMUX(0, 0, 34, 2, 0, 0)
#define PTB2_EMIOS_0_CH8_X_I            NXP_SIUL2_PINMUX(0, 0, 34, 0, 56, 1)
#define PTB3_EMIOS_0_CH9_H_O            NXP_SIUL2_PINMUX(0, 0, 35, 2, 0, 0)
#define PTB3_EMIOS_0_CH9_H_I            NXP_SIUL2_PINMUX(0, 0, 35, 0, 57, 2)
#define PTB4_EMIOS_0_CH4_G_O            NXP_SIUL2_PINMUX(0, 0, 36, 2, 0, 0)
#define PTB4_EMIOS_0_CH4_G_I            NXP_SIUL2_PINMUX(0, 0, 36, 0, 52, 1)
#define PTB5_EMIOS_0_CH5_G_O            NXP_SIUL2_PINMUX(0, 0, 37, 2, 0, 0)
#define PTB5_EMIOS_0_CH5_G_I            NXP_SIUL2_PINMUX(0, 0, 37, 0, 53, 1)
#define PTB12_EMIOS_0_CH0_X_O           NXP_SIUL2_PINMUX(0, 0, 44, 2, 0, 0)
#define PTB12_EMIOS_0_CH0_X_I           NXP_SIUL2_PINMUX(0, 0, 44, 0, 48, 1)
#define PTB13_EMIOS_0_CH1_G_O           NXP_SIUL2_PINMUX(0, 0, 45, 2, 0, 0)
#define PTB13_EMIOS_0_CH1_G_I           NXP_SIUL2_PINMUX(0, 0, 45, 0, 49, 2)
#define PTB14_EMIOS_0_CH2_G_O           NXP_SIUL2_PINMUX(0, 0, 46, 2, 0, 0)
#define PTB14_EMIOS_0_CH2_G_I           NXP_SIUL2_PINMUX(0, 0, 46, 0, 50, 3)
#define PTB15_EMIOS_0_CH3_G_O           NXP_SIUL2_PINMUX(0, 0, 47, 2, 0, 0)
#define PTB15_EMIOS_0_CH3_G_I           NXP_SIUL2_PINMUX(0, 0, 47, 0, 51, 1)
#define PTB16_EMIOS_0_CH4_G_O           NXP_SIUL2_PINMUX(0, 0, 48, 2, 0, 0)
#define PTB16_EMIOS_0_CH4_G_I           NXP_SIUL2_PINMUX(0, 0, 48, 0, 52, 2)
#define PTB17_EMIOS_0_CH5_G_O           NXP_SIUL2_PINMUX(0, 0, 49, 2, 0, 0)
#define PTB17_EMIOS_0_CH5_G_I           NXP_SIUL2_PINMUX(0, 0, 49, 0, 53, 2)
#define PTC0_EMIOS_0_CH0_X_O            NXP_SIUL2_PINMUX(0, 0, 64, 2, 0, 0)
#define PTC0_EMIOS_0_CH14_H_O           NXP_SIUL2_PINMUX(0, 0, 64, 6, 0, 0)
#define PTC0_EMIOS_0_CH0_X_I            NXP_SIUL2_PINMUX(0, 0, 64, 0, 48, 3)
#define PTC0_EMIOS_0_CH14_H_I           NXP_SIUL2_PINMUX(0, 0, 64, 0, 62, 2)
#define PTC1_EMIOS_0_CH1_G_O            NXP_SIUL2_PINMUX(0, 0, 65, 2, 0, 0)
#define PTC1_EMIOS_0_CH15_H_O           NXP_SIUL2_PINMUX(0, 0, 65, 6, 0, 0)
#define PTC1_EMIOS_0_CH1_G_I            NXP_SIUL2_PINMUX(0, 0, 65, 0, 49, 1)
#define PTC1_EMIOS_0_CH15_H_I           NXP_SIUL2_PINMUX(0, 0, 65, 0, 63, 1)
#define PTC2_EMIOS_0_CH2_G_O            NXP_SIUL2_PINMUX(0, 0, 66, 2, 0, 0)
#define PTC2_EMIOS_0_CH2_G_I            NXP_SIUL2_PINMUX(0, 0, 66, 0, 50, 2)
#define PTC3_EMIOS_0_CH3_G_O            NXP_SIUL2_PINMUX(0, 0, 67, 2, 0, 0)
#define PTC3_EMIOS_0_CH3_G_I            NXP_SIUL2_PINMUX(0, 0, 67, 0, 51, 3)
#define PTC4_EMIOS_0_CH8_X_O            NXP_SIUL2_PINMUX(0, 0, 68, 2, 0, 0)
#define PTC4_EMIOS_0_CH8_X_I            NXP_SIUL2_PINMUX(0, 0, 68, 0, 56, 2)
#define PTC5_EMIOS_0_CH16_X_O           NXP_SIUL2_PINMUX(0, 0, 69, 2, 0, 0)
#define PTC5_EMIOS_0_CH16_X_I           NXP_SIUL2_PINMUX(0, 0, 69, 0, 64, 2)
#define PTC10_EMIOS_0_CH6_G_O           NXP_SIUL2_PINMUX(0, 0, 74, 1, 0, 0)
#define PTC10_EMIOS_0_CH6_G_I           NXP_SIUL2_PINMUX(0, 0, 74, 0, 54, 4)
#define PTC12_EMIOS_0_CH22_X_O          NXP_SIUL2_PINMUX(0, 0, 76, 3, 0, 0)
#define PTC12_EMIOS_0_CH22_X_I          NXP_SIUL2_PINMUX(0, 0, 76, 0, 70, 2)
#define PTC13_EMIOS_0_CH23_X_O          NXP_SIUL2_PINMUX(0, 0, 77, 3, 0, 0)
#define PTC13_EMIOS_0_CH23_X_I          NXP_SIUL2_PINMUX(0, 0, 77, 0, 71, 1)
#define PTC14_EMIOS_0_CH10_H_O          NXP_SIUL2_PINMUX(0, 0, 78, 2, 0, 0)
#define PTC14_EMIOS_0_CH10_H_I          NXP_SIUL2_PINMUX(0, 0, 78, 0, 58, 1)
#define PTC15_EMIOS_0_CH11_H_O          NXP_SIUL2_PINMUX(0, 0, 79, 2, 0, 0)
#define PTC15_EMIOS_0_CH11_H_I          NXP_SIUL2_PINMUX(0, 0, 79, 0, 59, 1)
#define PTD0_EMIOS_0_CH2_G_O            NXP_SIUL2_PINMUX(0, 0, 96, 2, 0, 0)
#define PTD0_EMIOS_0_CH16_X_O           NXP_SIUL2_PINMUX(0, 0, 96, 4, 0, 0)
#define PTD0_EMIOS_0_CH2_G_I            NXP_SIUL2_PINMUX(0, 0, 96, 0, 50, 1)
#define PTD0_EMIOS_0_CH16_X_I           NXP_SIUL2_PINMUX(0, 0, 96, 0, 64, 1)
#define PTD1_EMIOS_0_CH3_G_O            NXP_SIUL2_PINMUX(0, 0, 97, 2, 0, 0)
#define PTD1_EMIOS_0_CH17_Y_O           NXP_SIUL2_PINMUX(0, 0, 97, 4, 0, 0)
#define PTD1_EMIOS_0_CH3_G_I            NXP_SIUL2_PINMUX(0, 0, 97, 0, 51, 2)
#define PTD1_EMIOS_0_CH17_Y_I           NXP_SIUL2_PINMUX(0, 0, 97, 0, 65, 1)
#define PTD5_EMIOS_0_CH19_Y_O           NXP_SIUL2_PINMUX(0, 0, 101, 2, 0, 0)
#define PTD5_EMIOS_0_CH2_G_O            NXP_SIUL2_PINMUX(0, 0, 101, 3, 0, 0)
#define PTD5_EMIOS_0_CH2_G_I            NXP_SIUL2_PINMUX(0, 0, 101, 0, 50, 4)
#define PTD5_EMIOS_0_CH19_Y_I           NXP_SIUL2_PINMUX(0, 0, 101, 0, 67, 2)
#define PTD8_EMIOS_0_CH12_H_O           NXP_SIUL2_PINMUX(0, 0, 104, 6, 0, 0)
#define PTD8_EMIOS_0_CH12_H_I           NXP_SIUL2_PINMUX(0, 0, 104, 0, 60, 1)
#define PTD9_EMIOS_0_CH13_H_O           NXP_SIUL2_PINMUX(0, 0, 105, 6, 0, 0)
#define PTD9_EMIOS_0_CH13_H_I           NXP_SIUL2_PINMUX(0, 0, 105, 0, 61, 2)
#define PTD10_EMIOS_0_CH16_X_O          NXP_SIUL2_PINMUX(0, 0, 106, 2, 0, 0)
#define PTD10_EMIOS_0_CH16_X_I          NXP_SIUL2_PINMUX(0, 0, 106, 0, 64, 3)
#define PTD11_EMIOS_0_CH17_Y_O          NXP_SIUL2_PINMUX(0, 0, 107, 2, 0, 0)
#define PTD11_EMIOS_0_CH17_Y_I          NXP_SIUL2_PINMUX(0, 0, 107, 0, 65, 3)
#define PTD12_EMIOS_0_CH18_Y_O          NXP_SIUL2_PINMUX(0, 0, 108, 2, 0, 0)
#define PTD12_EMIOS_0_CH18_Y_I          NXP_SIUL2_PINMUX(0, 0, 108, 0, 66, 1)
#define PTD13_EMIOS_0_CH20_Y_O          NXP_SIUL2_PINMUX(0, 0, 109, 2, 0, 0)
#define PTD13_EMIOS_0_CH20_Y_I          NXP_SIUL2_PINMUX(0, 0, 109, 0, 68, 1)
#define PTD14_EMIOS_0_CH21_Y_O          NXP_SIUL2_PINMUX(0, 0, 110, 2, 0, 0)
#define PTD14_EMIOS_0_CH21_Y_I          NXP_SIUL2_PINMUX(0, 0, 110, 0, 69, 1)
#define PTD15_EMIOS_0_CH0_X_O           NXP_SIUL2_PINMUX(0, 0, 111, 2, 0, 0)
#define PTD15_EMIOS_0_CH0_X_I           NXP_SIUL2_PINMUX(0, 0, 111, 0, 48, 2)
#define PTD16_EMIOS_0_CH1_G_O           NXP_SIUL2_PINMUX(0, 0, 112, 2, 0, 0)
#define PTD16_EMIOS_0_CH1_G_I           NXP_SIUL2_PINMUX(0, 0, 112, 0, 49, 3)
#define PTD17_EMIOS_0_CH18_Y_O          NXP_SIUL2_PINMUX(0, 0, 113, 2, 0, 0)
#define PTD17_EMIOS_0_CH18_Y_I          NXP_SIUL2_PINMUX(0, 0, 113, 0, 66, 3)
#define PTE2_EMIOS_0_CH3_G_O            NXP_SIUL2_PINMUX(0, 0, 130, 3, 0, 0)
#define PTE2_EMIOS_0_CH3_G_I            NXP_SIUL2_PINMUX(0, 0, 130, 0, 51, 5)
#define PTE3_EMIOS_0_CH19_Y_O           NXP_SIUL2_PINMUX(0, 0, 131, 3, 0, 0)
#define PTE3_EMIOS_0_CH19_Y_I           NXP_SIUL2_PINMUX(0, 0, 131, 0, 67, 4)
#define PTE7_EMIOS_0_CH7_G_O            NXP_SIUL2_PINMUX(0, 0, 135, 2, 0, 0)
#define PTE7_EMIOS_0_CH7_G_I            NXP_SIUL2_PINMUX(0, 0, 135, 0, 55, 2)
#define PTE8_EMIOS_0_CH6_G_O            NXP_SIUL2_PINMUX(0, 0, 136, 2, 0, 0)
#define PTE8_EMIOS_0_CH6_G_I            NXP_SIUL2_PINMUX(0, 0, 136, 0, 54, 1)
#define PTE9_EMIOS_0_CH7_G_O            NXP_SIUL2_PINMUX(0, 0, 137, 2, 0, 0)
#define PTE9_EMIOS_0_CH7_G_I            NXP_SIUL2_PINMUX(0, 0, 137, 0, 55, 1)
#define PTE10_EMIOS_0_CH20_Y_O          NXP_SIUL2_PINMUX(0, 0, 138, 4, 0, 0)
#define PTE10_EMIOS_0_CH20_Y_I          NXP_SIUL2_PINMUX(0, 0, 138, 0, 68, 2)
#define PTE11_EMIOS_0_CH1_G_O           NXP_SIUL2_PINMUX(0, 0, 139, 3, 0, 0)
#define PTE11_EMIOS_0_CH21_Y_O          NXP_SIUL2_PINMUX(0, 0, 139, 4, 0, 0)
#define PTE11_EMIOS_0_CH1_G_I           NXP_SIUL2_PINMUX(0, 0, 139, 0, 49, 4)
#define PTE11_EMIOS_0_CH21_Y_I          NXP_SIUL2_PINMUX(0, 0, 139, 0, 69, 2)
#define PTE15_EMIOS_0_CH22_X_O          NXP_SIUL2_PINMUX(0, 0, 143, 4, 0, 0)
#define PTE15_EMIOS_0_CH22_X_I          NXP_SIUL2_PINMUX(0, 0, 143, 0, 70, 1)
#define PTE16_EMIOS_0_CH23_X_O          NXP_SIUL2_PINMUX(0, 0, 144, 4, 0, 0)
#define PTE16_EMIOS_0_CH23_X_I          NXP_SIUL2_PINMUX(0, 0, 144, 0, 71, 2)

/* LCU0 */
#define PTA0_LCU0_OUT4                  NXP_SIUL2_PINMUX(0, 0, 0, 3, 0, 0)
#define PTA1_LCU0_OUT5                  NXP_SIUL2_PINMUX(0, 0, 1, 5, 0, 0)
#define PTA2_LCU0_OUT3                  NXP_SIUL2_PINMUX(0, 0, 2, 6, 0, 0)
#define PTA3_LCU0_OUT2                  NXP_SIUL2_PINMUX(0, 0, 3, 4, 0, 0)
#define PTB8_LCU0_OUT11                 NXP_SIUL2_PINMUX(0, 0, 40, 5, 0, 0)
#define PTB9_LCU0_OUT10                 NXP_SIUL2_PINMUX(0, 0, 41, 6, 0, 0)
#define PTB10_LCU0_OUT9                 NXP_SIUL2_PINMUX(0, 0, 42, 6, 0, 0)
#define PTB11_LCU0_OUT8                 NXP_SIUL2_PINMUX(0, 0, 43, 5, 0, 0)
#define PTB12_LCU0_OUT2                 NXP_SIUL2_PINMUX(0, 0, 44, 6, 0, 0)
#define PTB13_LCU0_OUT3                 NXP_SIUL2_PINMUX(0, 0, 45, 5, 0, 0)
#define PTB14_LCU0_OUT7                 NXP_SIUL2_PINMUX(0, 0, 46, 4, 0, 0)
#define PTC6_LCU0_OUT7                  NXP_SIUL2_PINMUX(0, 0, 70, 4, 0, 0)
#define PTC7_LCU0_OUT6                  NXP_SIUL2_PINMUX(0, 0, 71, 4, 0, 0)
#define PTC10_LCU0_OUT1                 NXP_SIUL2_PINMUX(0, 0, 74, 8, 0, 0)
#define PTC11_LCU0_OUT0                 NXP_SIUL2_PINMUX(0, 0, 75, 8, 0, 0)
#define PTD2_LCU0_OUT1                  NXP_SIUL2_PINMUX(0, 0, 98, 1, 0, 0)
#define PTD3_LCU0_OUT0                  NXP_SIUL2_PINMUX(0, 0, 99, 6, 0, 0)
#define PTD4_LCU0_OUT6                  NXP_SIUL2_PINMUX(0, 0, 100, 5, 0, 0)

/* FXIO */
#define PTA0_FXIO_D2_O                  NXP_SIUL2_PINMUX(0, 0, 0, 4, 0, 0)
#define PTA0_FXIO_D2_I                  NXP_SIUL2_PINMUX(0, 0, 0, 0, 154, 2)
#define PTA1_FXIO_D3_O                  NXP_SIUL2_PINMUX(0, 0, 1, 4, 0, 0)
#define PTA1_FXIO_D3_I                  NXP_SIUL2_PINMUX(0, 0, 1, 0, 155, 1)
#define PTA2_FXIO_D4_O                  NXP_SIUL2_PINMUX(0, 0, 2, 5, 0, 0)
#define PTA2_FXIO_D4_I                  NXP_SIUL2_PINMUX(0, 0, 2, 0, 156, 3)
#define PTA3_FXIO_D5_O                  NXP_SIUL2_PINMUX(0, 0, 3, 5, 0, 0)
#define PTA3_FXIO_D5_I                  NXP_SIUL2_PINMUX(0, 0, 3, 0, 157, 3)
#define PTA4_FXIO_D6_O                  NXP_SIUL2_PINMUX(0, 0, 4, 3, 0, 0)
#define PTA4_FXIO_D6_I                  NXP_SIUL2_PINMUX(0, 0, 4, 0, 158, 8)
#define PTA7_FXIO_D9_O                  NXP_SIUL2_PINMUX(0, 0, 7, 6, 0, 0)
#define PTA7_FXIO_D9_I                  NXP_SIUL2_PINMUX(0, 0, 7, 0, 161, 3)
#define PTA8_FXIO_D6_O                  NXP_SIUL2_PINMUX(0, 0, 8, 4, 0, 0)
#define PTA8_FXIO_D6_I                  NXP_SIUL2_PINMUX(0, 0, 8, 0, 158, 2)
#define PTA9_FXIO_D7_O                  NXP_SIUL2_PINMUX(0, 0, 9, 4, 0, 0)
#define PTA9_FXIO_D7_I                  NXP_SIUL2_PINMUX(0, 0, 9, 0, 159, 2)
#define PTA10_FXIO_D0_O                 NXP_SIUL2_PINMUX(0, 0, 10, 4, 0, 0)
#define PTA10_FXIO_D0_I                 NXP_SIUL2_PINMUX(0, 0, 10, 0, 152, 2)
#define PTA11_FXIO_D1_O                 NXP_SIUL2_PINMUX(0, 0, 11, 4, 0, 0)
#define PTA11_FXIO_D1_I                 NXP_SIUL2_PINMUX(0, 0, 11, 0, 153, 2)
#define PTA12_FXIO_D9_O                 NXP_SIUL2_PINMUX(0, 0, 12, 5, 0, 0)
#define PTA12_FXIO_D9_I                 NXP_SIUL2_PINMUX(0, 0, 12, 0, 161, 4)
#define PTA13_FXIO_D8_O                 NXP_SIUL2_PINMUX(0, 0, 13, 5, 0, 0)
#define PTA13_FXIO_D8_I                 NXP_SIUL2_PINMUX(0, 0, 13, 0, 160, 4)
#define PTA14_FXIO_D14_O                NXP_SIUL2_PINMUX(0, 0, 14, 6, 0, 0)
#define PTA14_FXIO_D14_I                NXP_SIUL2_PINMUX(0, 0, 14, 0, 166, 4)
#define PTB0_FXIO_D14_O                 NXP_SIUL2_PINMUX(0, 0, 32, 2, 0, 0)
#define PTB0_FXIO_D14_I                 NXP_SIUL2_PINMUX(0, 0, 32, 0, 166, 3)
#define PTB13_FXIO_D8_O                 NXP_SIUL2_PINMUX(0, 0, 45, 3, 0, 0)
#define PTB13_FXIO_D8_I                 NXP_SIUL2_PINMUX(0, 0, 45, 0, 160, 3)
#define PTC1_FXIO_D5_O                  NXP_SIUL2_PINMUX(0, 0, 65, 4, 0, 0)
#define PTC1_FXIO_D5_I                  NXP_SIUL2_PINMUX(0, 0, 65, 0, 157, 7)
#define PTC4_FXIO_D5_O                  NXP_SIUL2_PINMUX(0, 0, 68, 4, 0, 0)
#define PTC4_FXIO_D5_I                  NXP_SIUL2_PINMUX(0, 0, 68, 0, 157, 8)
#define PTC5_FXIO_D4_O                  NXP_SIUL2_PINMUX(0, 0, 69, 4, 0, 0)
#define PTC5_FXIO_D4_I                  NXP_SIUL2_PINMUX(0, 0, 69, 0, 156, 7)
#define PTC6_FXIO_D11_O                 NXP_SIUL2_PINMUX(0, 0, 70, 2, 0, 0)
#define PTC6_FXIO_D11_I                 NXP_SIUL2_PINMUX(0, 0, 70, 0, 163, 3)
#define PTC7_FXIO_D10_O                 NXP_SIUL2_PINMUX(0, 0, 71, 1, 0, 0)
#define PTC7_FXIO_D10_I                 NXP_SIUL2_PINMUX(0, 0, 71, 0, 162, 3)
#define PTC8_FXIO_D12_O                 NXP_SIUL2_PINMUX(0, 0, 72, 7, 0, 0)
#define PTC8_FXIO_D12_I                 NXP_SIUL2_PINMUX(0, 0, 72, 0, 164, 3)
#define PTC9_FXIO_D13_O                 NXP_SIUL2_PINMUX(0, 0, 73, 7, 0, 0)
#define PTC9_FXIO_D13_I                 NXP_SIUL2_PINMUX(0, 0, 73, 0, 165, 3)
#define PTC11_FXIO_D15_O                NXP_SIUL2_PINMUX(0, 0, 75, 4, 0, 0)
#define PTC11_FXIO_D15_I                NXP_SIUL2_PINMUX(0, 0, 75, 0, 167, 3)
#define PTC16_FXIO_D15_O                NXP_SIUL2_PINMUX(0, 0, 80, 6, 0, 0)
#define PTC16_FXIO_D15_I                NXP_SIUL2_PINMUX(0, 0, 80, 0, 167, 1)
#define PTC17_FXIO_D14_O                NXP_SIUL2_PINMUX(0, 0, 81, 6, 0, 0)
#define PTC17_FXIO_D2_O                 NXP_SIUL2_PINMUX(0, 0, 81, 7, 0, 0)
#define PTC17_FXIO_D2_I                 NXP_SIUL2_PINMUX(0, 0, 81, 0, 154, 10)
#define PTC17_FXIO_D14_I                NXP_SIUL2_PINMUX(0, 0, 81, 0, 166, 1)
#define PTD0_FXIO_D0_O                  NXP_SIUL2_PINMUX(0, 0, 96, 6, 0, 0)
#define PTD0_FXIO_D0_I                  NXP_SIUL2_PINMUX(0, 0, 96, 0, 152, 1)
#define PTD1_FXIO_D1_O                  NXP_SIUL2_PINMUX(0, 0, 97, 6, 0, 0)
#define PTD1_FXIO_D1_I                  NXP_SIUL2_PINMUX(0, 0, 97, 0, 153, 1)
#define PTD2_FXIO_D4_O                  NXP_SIUL2_PINMUX(0, 0, 98, 4, 0, 0)
#define PTD2_FXIO_D6_O                  NXP_SIUL2_PINMUX(0, 0, 98, 5, 0, 0)
#define PTD2_FXIO_D4_I                  NXP_SIUL2_PINMUX(0, 0, 98, 0, 156, 1)
#define PTD2_FXIO_D6_I                  NXP_SIUL2_PINMUX(0, 0, 98, 0, 158, 3)
#define PTD3_FXIO_D5_O                  NXP_SIUL2_PINMUX(0, 0, 99, 4, 0, 0)
#define PTD3_FXIO_D7_O                  NXP_SIUL2_PINMUX(0, 0, 99, 5, 0, 0)
#define PTD3_FXIO_D5_I                  NXP_SIUL2_PINMUX(0, 0, 99, 0, 157, 2)
#define PTD3_FXIO_D7_I                  NXP_SIUL2_PINMUX(0, 0, 99, 0, 159, 3)
#define PTD5_FXIO_D15_O                 NXP_SIUL2_PINMUX(0, 0, 101, 6, 0, 0)
#define PTD5_FXIO_D15_I                 NXP_SIUL2_PINMUX(0, 0, 101, 0, 167, 4)
#define PTD6_FXIO_D3_O                  NXP_SIUL2_PINMUX(0, 0, 102, 2, 0, 0)
#define PTD6_FXIO_D13_O                 NXP_SIUL2_PINMUX(0, 0, 102, 6, 0, 0)
#define PTD6_FXIO_D3_I                  NXP_SIUL2_PINMUX(0, 0, 102, 0, 155, 9)
#define PTD6_FXIO_D13_I                 NXP_SIUL2_PINMUX(0, 0, 102, 0, 165, 1)
#define PTD8_FXIO_D1_O                  NXP_SIUL2_PINMUX(0, 0, 104, 5, 0, 0)
#define PTD8_FXIO_D11_O                 NXP_SIUL2_PINMUX(0, 0, 104, 7, 0, 0)
#define PTD8_FXIO_D1_I                  NXP_SIUL2_PINMUX(0, 0, 104, 0, 153, 5)
#define PTD8_FXIO_D11_I                 NXP_SIUL2_PINMUX(0, 0, 104, 0, 163, 5)
#define PTD9_FXIO_D0_O                  NXP_SIUL2_PINMUX(0, 0, 105, 3, 0, 0)
#define PTD9_FXIO_D10_O                 NXP_SIUL2_PINMUX(0, 0, 105, 7, 0, 0)
#define PTD9_FXIO_D0_I                  NXP_SIUL2_PINMUX(0, 0, 105, 0, 152, 5)
#define PTD9_FXIO_D10_I                 NXP_SIUL2_PINMUX(0, 0, 105, 0, 162, 4)
#define PTD13_FXIO_D7_O                 NXP_SIUL2_PINMUX(0, 0, 109, 3, 0, 0)
#define PTD13_FXIO_D7_I                 NXP_SIUL2_PINMUX(0, 0, 109, 0, 159, 7)
#define PTD15_FXIO_D6_O                 NXP_SIUL2_PINMUX(0, 0, 111, 1, 0, 0)
#define PTD15_FXIO_D10_O                NXP_SIUL2_PINMUX(0, 0, 111, 7, 0, 0)
#define PTD15_FXIO_D6_I                 NXP_SIUL2_PINMUX(0, 0, 111, 0, 158, 7)
#define PTD15_FXIO_D10_I                NXP_SIUL2_PINMUX(0, 0, 111, 0, 162, 1)
#define PTD17_FXIO_D9_O                 NXP_SIUL2_PINMUX(0, 0, 113, 6, 0, 0)
#define PTD17_FXIO_D9_I                 NXP_SIUL2_PINMUX(0, 0, 113, 0, 161, 1)
#define PTE0_FXIO_D3_O                  NXP_SIUL2_PINMUX(0, 0, 128, 3, 0, 0)
#define PTE0_FXIO_D3_I                  NXP_SIUL2_PINMUX(0, 0, 128, 0, 155, 7)
#define PTE1_FXIO_D2_O                  NXP_SIUL2_PINMUX(0, 0, 129, 3, 0, 0)
#define PTE1_FXIO_D2_I                  NXP_SIUL2_PINMUX(0, 0, 129, 0, 154, 8)
#define PTE2_FXIO_D13_O                 NXP_SIUL2_PINMUX(0, 0, 130, 6, 0, 0)
#define PTE2_FXIO_D13_I                 NXP_SIUL2_PINMUX(0, 0, 130, 0, 165, 4)
#define PTE3_FXIO_D6_O                  NXP_SIUL2_PINMUX(0, 0, 131, 4, 0, 0)
#define PTE3_FXIO_D6_I                  NXP_SIUL2_PINMUX(0, 0, 131, 0, 158, 6)
#define PTE6_FXIO_D12_O                 NXP_SIUL2_PINMUX(0, 0, 134, 6, 0, 0)
#define PTE6_FXIO_D12_I                 NXP_SIUL2_PINMUX(0, 0, 134, 0, 164, 4)
#define PTE7_FXIO_D11_O                 NXP_SIUL2_PINMUX(0, 0, 135, 7, 0, 0)
#define PTE7_FXIO_D11_I                 NXP_SIUL2_PINMUX(0, 0, 135, 0, 163, 4)
#define PTE8_FXIO_D12_O                 NXP_SIUL2_PINMUX(0, 0, 136, 4, 0, 0)
#define PTE8_FXIO_D8_O                  NXP_SIUL2_PINMUX(0, 0, 136, 7, 0, 0)
#define PTE8_FXIO_D8_I                  NXP_SIUL2_PINMUX(0, 0, 136, 0, 160, 5)
#define PTE8_FXIO_D12_I                 NXP_SIUL2_PINMUX(0, 0, 136, 0, 164, 1)
#define PTE9_FXIO_D11_O                 NXP_SIUL2_PINMUX(0, 0, 137, 7, 0, 0)
#define PTE9_FXIO_D11_I                 NXP_SIUL2_PINMUX(0, 0, 137, 0, 163, 1)
#define PTE10_FXIO_D4_O                 NXP_SIUL2_PINMUX(0, 0, 138, 6, 0, 0)
#define PTE10_FXIO_D4_I                 NXP_SIUL2_PINMUX(0, 0, 138, 0, 156, 2)
#define PTE11_FXIO_D5_O                 NXP_SIUL2_PINMUX(0, 0, 139, 6, 0, 0)
#define PTE11_FXIO_D5_I                 NXP_SIUL2_PINMUX(0, 0, 139, 0, 157, 1)
#define PTE12_FXIO_D8_O                 NXP_SIUL2_PINMUX(0, 0, 140, 6, 0, 0)
#define PTE12_FXIO_D7_O                 NXP_SIUL2_PINMUX(0, 0, 140, 7, 0, 0)
#define PTE12_FXIO_D7_I                 NXP_SIUL2_PINMUX(0, 0, 140, 0, 159, 9)
#define PTE12_FXIO_D8_I                 NXP_SIUL2_PINMUX(0, 0, 140, 0, 160, 1)
#define PTE13_FXIO_D5_O                 NXP_SIUL2_PINMUX(0, 0, 141, 6, 0, 0)
#define PTE13_FXIO_D5_I                 NXP_SIUL2_PINMUX(0, 0, 141, 0, 157, 5)
#define PTE15_FXIO_D2_O                 NXP_SIUL2_PINMUX(0, 0, 143, 6, 0, 0)
#define PTE15_FXIO_D2_I                 NXP_SIUL2_PINMUX(0, 0, 143, 0, 154, 1)
#define PTE16_FXIO_D3_O                 NXP_SIUL2_PINMUX(0, 0, 144, 6, 0, 0)
#define PTE16_FXIO_D3_I                 NXP_SIUL2_PINMUX(0, 0, 144, 0, 155, 2)

/* EMIOS_1 */
#define PTA0_EMIOS_1_CH0_X_O            NXP_SIUL2_PINMUX(0, 0, 0, 5, 0, 0)
#define PTA0_EMIOS_1_CH0_X_I            NXP_SIUL2_PINMUX(0, 0, 0, 0, 80, 3)
#define PTA2_EMIOS_1_CH19_Y_O           NXP_SIUL2_PINMUX(0, 0, 2, 2, 0, 0)
#define PTA2_EMIOS_1_CH19_Y_I           NXP_SIUL2_PINMUX(0, 0, 2, 0, 99, 4)
#define PTA3_EMIOS_1_CH20_Y_O           NXP_SIUL2_PINMUX(0, 0, 3, 2, 0, 0)
#define PTA3_EMIOS_1_CH20_Y_I           NXP_SIUL2_PINMUX(0, 0, 3, 0, 100, 4)
#define PTA6_EMIOS_1_CH13_H_O           NXP_SIUL2_PINMUX(0, 0, 6, 4, 0, 0)
#define PTA6_EMIOS_1_CH13_H_I           NXP_SIUL2_PINMUX(0, 0, 6, 0, 93, 1)
#define PTA7_EMIOS_1_CH11_H_O           NXP_SIUL2_PINMUX(0, 0, 7, 3, 0, 0)
#define PTA7_EMIOS_1_CH11_H_I           NXP_SIUL2_PINMUX(0, 0, 7, 0, 91, 1)
#define PTA8_EMIOS_1_CH12_H_O           NXP_SIUL2_PINMUX(0, 0, 8, 2, 0, 0)
#define PTA8_EMIOS_1_CH12_H_I           NXP_SIUL2_PINMUX(0, 0, 8, 0, 92, 2)
#define PTA11_EMIOS_1_CH1_H_O           NXP_SIUL2_PINMUX(0, 0, 11, 3, 0, 0)
#define PTA11_EMIOS_1_CH1_H_I           NXP_SIUL2_PINMUX(0, 0, 11, 0, 81, 3)
#define PTA12_EMIOS_1_CH2_H_O           NXP_SIUL2_PINMUX(0, 0, 12, 6, 0, 0)
#define PTA12_EMIOS_1_CH2_H_I           NXP_SIUL2_PINMUX(0, 0, 12, 0, 82, 4)
#define PTA13_EMIOS_1_CH3_H_O           NXP_SIUL2_PINMUX(0, 0, 13, 6, 0, 0)
#define PTA13_EMIOS_1_CH3_H_I           NXP_SIUL2_PINMUX(0, 0, 13, 0, 83, 4)
#define PTA14_EMIOS_1_CH4_H_O           NXP_SIUL2_PINMUX(0, 0, 14, 2, 0, 0)
#define PTA14_EMIOS_1_CH4_H_I           NXP_SIUL2_PINMUX(0, 0, 14, 0, 84, 7)
#define PTB0_EMIOS_1_CH6_H_O            NXP_SIUL2_PINMUX(0, 0, 32, 6, 0, 0)
#define PTB0_EMIOS_1_CH6_H_I            NXP_SIUL2_PINMUX(0, 0, 32, 0, 86, 1)
#define PTB1_EMIOS_1_CH5_H_O            NXP_SIUL2_PINMUX(0, 0, 33, 6, 0, 0)
#define PTB1_EMIOS_1_CH5_H_I            NXP_SIUL2_PINMUX(0, 0, 33, 0, 85, 1)
#define PTB4_EMIOS_1_CH10_H_O           NXP_SIUL2_PINMUX(0, 0, 36, 6, 0, 0)
#define PTB4_EMIOS_1_CH10_H_I           NXP_SIUL2_PINMUX(0, 0, 36, 0, 90, 6)
#define PTB5_EMIOS_1_CH11_H_O           NXP_SIUL2_PINMUX(0, 0, 37, 6, 0, 0)
#define PTB5_EMIOS_1_CH11_H_I           NXP_SIUL2_PINMUX(0, 0, 37, 0, 91, 5)
#define PTB8_EMIOS_1_CH15_H_O           NXP_SIUL2_PINMUX(0, 0, 40, 2, 0, 0)
#define PTB8_EMIOS_1_CH15_H_I           NXP_SIUL2_PINMUX(0, 0, 40, 0, 95, 6)
#define PTB9_EMIOS_1_CH16_X_O           NXP_SIUL2_PINMUX(0, 0, 41, 2, 0, 0)
#define PTB9_EMIOS_1_CH16_X_I           NXP_SIUL2_PINMUX(0, 0, 41, 0, 96, 5)
#define PTB10_EMIOS_1_CH17_Y_O          NXP_SIUL2_PINMUX(0, 0, 42, 2, 0, 0)
#define PTB10_EMIOS_1_CH17_Y_I          NXP_SIUL2_PINMUX(0, 0, 42, 0, 97, 4)
#define PTB11_EMIOS_1_CH18_Y_O          NXP_SIUL2_PINMUX(0, 0, 43, 2, 0, 0)
#define PTB11_EMIOS_1_CH18_Y_I          NXP_SIUL2_PINMUX(0, 0, 43, 0, 98, 4)
#define PTB17_EMIOS_1_CH7_H_O           NXP_SIUL2_PINMUX(0, 0, 49, 4, 0, 0)
#define PTB17_EMIOS_1_CH7_H_I           NXP_SIUL2_PINMUX(0, 0, 49, 0, 87, 7)
#define PTC6_EMIOS_1_CH6_H_O            NXP_SIUL2_PINMUX(0, 0, 70, 5, 0, 0)
#define PTC6_EMIOS_1_CH6_H_I            NXP_SIUL2_PINMUX(0, 0, 70, 0, 86, 4)
#define PTC7_EMIOS_1_CH7_H_O            NXP_SIUL2_PINMUX(0, 0, 71, 5, 0, 0)
#define PTC7_EMIOS_1_CH7_H_I            NXP_SIUL2_PINMUX(0, 0, 71, 0, 87, 4)
#define PTC8_EMIOS_1_CH9_H_O            NXP_SIUL2_PINMUX(0, 0, 72, 4, 0, 0)
#define PTC8_EMIOS_1_CH9_H_I            NXP_SIUL2_PINMUX(0, 0, 72, 0, 89, 1)
#define PTC9_EMIOS_1_CH8_X_O            NXP_SIUL2_PINMUX(0, 0, 73, 4, 0, 0)
#define PTC9_EMIOS_1_CH8_X_I            NXP_SIUL2_PINMUX(0, 0, 73, 0, 88, 1)
#define PTC10_EMIOS_1_CH0_X_O           NXP_SIUL2_PINMUX(0, 0, 74, 7, 0, 0)
#define PTC10_EMIOS_1_CH0_X_I           NXP_SIUL2_PINMUX(0, 0, 74, 0, 80, 6)
#define PTC11_EMIOS_1_CH1_H_O           NXP_SIUL2_PINMUX(0, 0, 75, 3, 0, 0)
#define PTC11_EMIOS_1_CH1_H_I           NXP_SIUL2_PINMUX(0, 0, 75, 0, 81, 7)
#define PTC12_EMIOS_1_CH2_H_O           NXP_SIUL2_PINMUX(0, 0, 76, 2, 0, 0)
#define PTC12_EMIOS_1_CH2_H_I           NXP_SIUL2_PINMUX(0, 0, 76, 0, 82, 1)
#define PTC13_EMIOS_1_CH3_H_O           NXP_SIUL2_PINMUX(0, 0, 77, 2, 0, 0)
#define PTC13_EMIOS_1_CH3_H_I           NXP_SIUL2_PINMUX(0, 0, 77, 0, 83, 7)
#define PTC14_EMIOS_1_CH4_H_O           NXP_SIUL2_PINMUX(0, 0, 78, 5, 0, 0)
#define PTC14_EMIOS_1_CH4_H_I           NXP_SIUL2_PINMUX(0, 0, 78, 0, 84, 8)
#define PTC16_EMIOS_1_CH9_H_O           NXP_SIUL2_PINMUX(0, 0, 80, 2, 0, 0)
#define PTC16_EMIOS_1_CH9_H_I           NXP_SIUL2_PINMUX(0, 0, 80, 0, 89, 5)
#define PTD2_EMIOS_1_CH21_Y_O           NXP_SIUL2_PINMUX(0, 0, 98, 2, 0, 0)
#define PTD2_EMIOS_1_CH21_Y_I           NXP_SIUL2_PINMUX(0, 0, 98, 0, 101, 4)
#define PTD3_EMIOS_1_CH22_X_O           NXP_SIUL2_PINMUX(0, 0, 99, 2, 0, 0)
#define PTD3_EMIOS_1_CH22_X_I           NXP_SIUL2_PINMUX(0, 0, 99, 0, 102, 4)
#define PTD4_EMIOS_1_CH23_X_O           NXP_SIUL2_PINMUX(0, 0, 100, 2, 0, 0)
#define PTD4_EMIOS_1_CH23_X_I           NXP_SIUL2_PINMUX(0, 0, 100, 0, 103, 4)
#define PTD6_EMIOS_1_CH12_H_O           NXP_SIUL2_PINMUX(0, 0, 102, 3, 0, 0)
#define PTD6_EMIOS_1_CH12_H_I           NXP_SIUL2_PINMUX(0, 0, 102, 0, 92, 5)
#define PTD10_EMIOS_1_CH10_H_O          NXP_SIUL2_PINMUX(0, 0, 106, 3, 0, 0)
#define PTD10_EMIOS_1_CH10_H_I          NXP_SIUL2_PINMUX(0, 0, 106, 0, 90, 2)
#define PTD15_EMIOS_1_CH14_H_O          NXP_SIUL2_PINMUX(0, 0, 111, 3, 0, 0)
#define PTD15_EMIOS_1_CH14_H_I          NXP_SIUL2_PINMUX(0, 0, 111, 0, 94, 6)
#define PTD16_EMIOS_1_CH15_H_O          NXP_SIUL2_PINMUX(0, 0, 112, 5, 0, 0)
#define PTD16_EMIOS_1_CH15_H_I          NXP_SIUL2_PINMUX(0, 0, 112, 0, 95, 7)
#define PTE2_EMIOS_1_CH8_X_O            NXP_SIUL2_PINMUX(0, 0, 130, 4, 0, 0)
#define PTE2_EMIOS_1_CH8_X_I            NXP_SIUL2_PINMUX(0, 0, 130, 0, 88, 4)
#define PTE6_EMIOS_1_CH14_H_O           NXP_SIUL2_PINMUX(0, 0, 134, 4, 0, 0)
#define PTE6_EMIOS_1_CH14_H_I           NXP_SIUL2_PINMUX(0, 0, 134, 0, 94, 5)
#define PTE9_EMIOS_1_CH13_H_O           NXP_SIUL2_PINMUX(0, 0, 137, 3, 0, 0)
#define PTE9_EMIOS_1_CH13_H_I           NXP_SIUL2_PINMUX(0, 0, 137, 0, 93, 5)
#define PTE12_EMIOS_1_CH5_H_O           NXP_SIUL2_PINMUX(0, 0, 140, 4, 0, 0)
#define PTE12_EMIOS_1_CH5_H_I           NXP_SIUL2_PINMUX(0, 0, 140, 0, 85, 5)
#define PTE13_EMIOS_1_CH5_H_O           NXP_SIUL2_PINMUX(0, 0, 141, 2, 0, 0)
#define PTE13_EMIOS_1_CH5_H_I           NXP_SIUL2_PINMUX(0, 0, 141, 0, 85, 3)

/* LPSPI0 */
#define PTA0_LPSPI0_PCS7_O              NXP_SIUL2_PINMUX(0, 0, 0, 6, 0, 0)
#define PTA0_LPSPI0_PCS7_I              NXP_SIUL2_PINMUX(0, 0, 0, 0, 228, 1)
#define PTA1_LPSPI0_PCS6_O              NXP_SIUL2_PINMUX(0, 0, 1, 6, 0, 0)
#define PTA1_LPSPI0_PCS6_I              NXP_SIUL2_PINMUX(0, 0, 1, 0, 227, 1)
#define PTA7_LPSPI0_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 7, 2, 0, 0)
#define PTA7_LPSPI0_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 7, 0, 222, 3)
#define PTA15_LPSPI0_PCS3_O             NXP_SIUL2_PINMUX(0, 0, 15, 3, 0, 0)
#define PTA15_LPSPI0_PCS3_I             NXP_SIUL2_PINMUX(0, 0, 15, 0, 224, 1)
#define PTA16_LPSPI0_PCS4_O             NXP_SIUL2_PINMUX(0, 0, 16, 4, 0, 0)
#define PTA16_LPSPI0_PCS4_I             NXP_SIUL2_PINMUX(0, 0, 16, 0, 225, 1)
#define PTB0_LPSPI0_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 32, 3, 0, 0)
#define PTB0_LPSPI0_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 32, 0, 221, 1)
#define PTB1_LPSPI0_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 33, 3, 0, 0)
#define PTB1_LPSPI0_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 33, 0, 231, 3)
#define PTB4_LPSPI0_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 36, 3, 0, 0)
#define PTB4_LPSPI0_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 36, 0, 231, 2)
#define PTB5_LPSPI0_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 37, 3, 0, 0)
#define PTB5_LPSPI0_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 37, 4, 0, 0)
#define PTB5_LPSPI0_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 37, 0, 221, 2)
#define PTB5_LPSPI0_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 37, 0, 222, 1)
#define PTB8_LPSPI0_PCS5_O              NXP_SIUL2_PINMUX(0, 0, 40, 6, 0, 0)
#define PTB8_LPSPI0_PCS5_I              NXP_SIUL2_PINMUX(0, 0, 40, 0, 226, 1)
#define PTC2_LPSPI0_PCS2_O              NXP_SIUL2_PINMUX(0, 0, 66, 4, 0, 0)
#define PTC2_LPSPI0_PCS2_I              NXP_SIUL2_PINMUX(0, 0, 66, 0, 223, 2)
#define PTC6_LPSPI0_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 70, 6, 0, 0)
#define PTC6_LPSPI0_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 70, 0, 222, 4)
#define PTC7_LPSPI0_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 71, 6, 0, 0)
#define PTC7_LPSPI0_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 71, 0, 221, 6)
#define PTC8_LPSPI0_SCK_O               NXP_SIUL2_PINMUX(0, 0, 72, 6, 0, 0)
#define PTC8_LPSPI0_SCK_I               NXP_SIUL2_PINMUX(0, 0, 72, 0, 229, 1)
#define PTC9_LPSPI0_SIN_O               NXP_SIUL2_PINMUX(0, 0, 73, 6, 0, 0)
#define PTC9_LPSPI0_SIN_I               NXP_SIUL2_PINMUX(0, 0, 73, 0, 230, 2)
#define PTD5_LPSPI0_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 101, 7, 0, 0)
#define PTD5_LPSPI0_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 101, 0, 222, 5)
#define PTD6_LPSPI0_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 102, 7, 0, 0)
#define PTD6_LPSPI0_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 102, 0, 221, 7)
#define PTD7_LPSPI0_PCS3_O              NXP_SIUL2_PINMUX(0, 0, 103, 4, 0, 0)
#define PTD7_LPSPI0_PCS3_I              NXP_SIUL2_PINMUX(0, 0, 103, 0, 224, 2)
#define PTD10_LPSPI0_SIN_O              NXP_SIUL2_PINMUX(0, 0, 106, 5, 0, 0)
#define PTD10_LPSPI0_SIN_I              NXP_SIUL2_PINMUX(0, 0, 106, 0, 230, 4)
#define PTD11_LPSPI0_SCK_O              NXP_SIUL2_PINMUX(0, 0, 107, 6, 0, 0)
#define PTD11_LPSPI0_SCK_I              NXP_SIUL2_PINMUX(0, 0, 107, 0, 229, 5)
#define PTD12_LPSPI0_SOUT_O             NXP_SIUL2_PINMUX(0, 0, 108, 6, 0, 0)
#define PTD12_LPSPI0_SOUT_I             NXP_SIUL2_PINMUX(0, 0, 108, 0, 231, 5)
#define PTD15_LPSPI0_SCK_O              NXP_SIUL2_PINMUX(0, 0, 111, 4, 0, 0)
#define PTD15_LPSPI0_SCK_I              NXP_SIUL2_PINMUX(0, 0, 111, 0, 229, 3)
#define PTD16_LPSPI0_SIN_O              NXP_SIUL2_PINMUX(0, 0, 112, 4, 0, 0)
#define PTD16_LPSPI0_SIN_I              NXP_SIUL2_PINMUX(0, 0, 112, 0, 230, 3)
#define PTE0_LPSPI0_SIN_O               NXP_SIUL2_PINMUX(0, 0, 128, 2, 0, 0)
#define PTE0_LPSPI0_SIN_I               NXP_SIUL2_PINMUX(0, 0, 128, 0, 230, 1)
#define PTE1_LPSPI0_SCK_O               NXP_SIUL2_PINMUX(0, 0, 129, 2, 0, 0)
#define PTE1_LPSPI0_SCK_I               NXP_SIUL2_PINMUX(0, 0, 129, 0, 229, 2)
#define PTE2_LPSPI0_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 130, 2, 0, 0)
#define PTE2_LPSPI0_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 130, 0, 231, 1)
#define PTE6_LPSPI0_PCS2_O              NXP_SIUL2_PINMUX(0, 0, 134, 2, 0, 0)
#define PTE6_LPSPI0_PCS2_I              NXP_SIUL2_PINMUX(0, 0, 134, 0, 223, 1)

/* TRGMUX */
#define PTA0_TRGMUX_OUT3                NXP_SIUL2_PINMUX(0, 0, 0, 7, 0, 0)
#define PTA1_TRGMUX_OUT0                NXP_SIUL2_PINMUX(0, 0, 1, 7, 0, 0)
#define PTA17_TRGMUX_OUT0               NXP_SIUL2_PINMUX(0, 0, 17, 8, 0, 0)
#define PTB2_TRGMUX_IN3                 NXP_SIUL2_PINMUX(0, 0, 34, 0, 347, 1)
#define PTB3_TRGMUX_IN2                 NXP_SIUL2_PINMUX(0, 0, 35, 0, 346, 1)
#define PTB4_TRGMUX_IN1                 NXP_SIUL2_PINMUX(0, 0, 36, 0, 345, 1)
#define PTB5_TRGMUX_IN0                 NXP_SIUL2_PINMUX(0, 0, 37, 0, 344, 1)
#define PTC10_TRGMUX_IN11               NXP_SIUL2_PINMUX(0, 0, 74, 0, 355, 1)
#define PTC11_TRGMUX_IN10               NXP_SIUL2_PINMUX(0, 0, 75, 0, 354, 1)
#define PTC14_TRGMUX_IN9                NXP_SIUL2_PINMUX(0, 0, 78, 0, 353, 1)
#define PTC15_TRGMUX_IN8                NXP_SIUL2_PINMUX(0, 0, 79, 0, 352, 1)
#define PTD0_TRGMUX_OUT1                NXP_SIUL2_PINMUX(0, 0, 96, 7, 0, 0)
#define PTD0_TRGMUX_IN7                 NXP_SIUL2_PINMUX(0, 0, 96, 0, 351, 2)
#define PTD1_TRGMUX_OUT2                NXP_SIUL2_PINMUX(0, 0, 97, 7, 0, 0)
#define PTD1_TRGMUX_IN6                 NXP_SIUL2_PINMUX(0, 0, 97, 0, 350, 2)
#define PTD2_TRGMUX_IN5                 NXP_SIUL2_PINMUX(0, 0, 98, 0, 349, 1)
#define PTD3_TRGMUX_IN4                 NXP_SIUL2_PINMUX(0, 0, 99, 0, 348, 1)
#define PTD5_TRGMUX_IN7                 NXP_SIUL2_PINMUX(0, 0, 101, 0, 351, 1)
#define PTE3_TRGMUX_IN6                 NXP_SIUL2_PINMUX(0, 0, 131, 0, 350, 1)
#define PTE10_TRGMUX_OUT4               NXP_SIUL2_PINMUX(0, 0, 138, 7, 0, 0)
#define PTE11_TRGMUX_OUT5               NXP_SIUL2_PINMUX(0, 0, 139, 7, 0, 0)
#define PTE11_TRGMUX_IN8                NXP_SIUL2_PINMUX(0, 0, 139, 0, 352, 2)
#define PTE15_TRGMUX_OUT6               NXP_SIUL2_PINMUX(0, 0, 143, 7, 0, 0)
#define PTE16_TRGMUX_OUT7               NXP_SIUL2_PINMUX(0, 0, 144, 7, 0, 0)

/* LPUART0 */
#define PTA0_LPUART0_CTS                NXP_SIUL2_PINMUX(0, 0, 0, 0, 360, 1)
#define PTA1_LPUART0_RTS                NXP_SIUL2_PINMUX(0, 0, 1, 3, 0, 0)
#define PTA2_LPUART0_RX                 NXP_SIUL2_PINMUX(0, 0, 2, 0, 187, 1)
#define PTA3_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 3, 6, 0, 0)
#define PTA3_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 3, 0, 363, 1)
#define PTA6_LPUART0_RIN_B              NXP_SIUL2_PINMUX(0, 0, 6, 0, 375, 1)
#define PTA7_LPUART0_DCD_B              NXP_SIUL2_PINMUX(0, 0, 7, 0, 374, 1)
#define PTB0_LPUART0_RX                 NXP_SIUL2_PINMUX(0, 0, 32, 0, 187, 2)
#define PTB1_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 33, 2, 0, 0)
#define PTB1_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 33, 0, 363, 2)
#define PTB10_LPUART0_DTR_B             NXP_SIUL2_PINMUX(0, 0, 42, 3, 0, 0)
#define PTB11_LPUART0_DSR_B             NXP_SIUL2_PINMUX(0, 0, 43, 0, 373, 2)
#define PTB12_LPUART0_DCD_B             NXP_SIUL2_PINMUX(0, 0, 44, 0, 374, 2)
#define PTB13_LPUART0_RIN_B             NXP_SIUL2_PINMUX(0, 0, 45, 0, 375, 2)
#define PTC2_LPUART0_RX                 NXP_SIUL2_PINMUX(0, 0, 66, 0, 187, 3)
#define PTC3_LPUART0_TX_O               NXP_SIUL2_PINMUX(0, 0, 67, 4, 0, 0)
#define PTC3_LPUART0_TX_I               NXP_SIUL2_PINMUX(0, 0, 67, 0, 363, 3)
#define PTC8_LPUART0_CTS                NXP_SIUL2_PINMUX(0, 0, 72, 0, 360, 2)
#define PTC9_LPUART0_RTS                NXP_SIUL2_PINMUX(0, 0, 73, 3, 0, 0)
#define PTC10_LPUART0_DSR_B             NXP_SIUL2_PINMUX(0, 0, 74, 0, 373, 1)
#define PTC11_LPUART0_DTR_B             NXP_SIUL2_PINMUX(0, 0, 75, 2, 0, 0)

/* FCCU */
#define PTA2_FCCU_ERR0                  NXP_SIUL2_PINMUX(0, 0, 2, 1, 0, 0)
#define PTA2_FCCU_ERR_IN0               NXP_SIUL2_PINMUX(0, 0, 2, 0, 148, 1)
#define PTA3_FCCU_ERR1                  NXP_SIUL2_PINMUX(0, 0, 3, 1, 0, 0)
#define PTA3_FCCU_ERR_IN1               NXP_SIUL2_PINMUX(0, 0, 3, 0, 149, 1)
#define PTE15_FCCU_ERR0                 NXP_SIUL2_PINMUX(0, 0, 143, 1, 0, 0)
#define PTE15_FCCU_ERR_IN0              NXP_SIUL2_PINMUX(0, 0, 143, 0, 148, 2)
#define PTE16_FCCU_ERR1                 NXP_SIUL2_PINMUX(0, 0, 144, 1, 0, 0)
#define PTE16_FCCU_ERR_IN1              NXP_SIUL2_PINMUX(0, 0, 144, 0, 149, 2)

/* LPSPI1 */
#define PTA2_LPSPI1_SIN                 NXP_SIUL2_PINMUX(0, 0, 2, 0, 239, 2)
#define PTA3_LPSPI1_SCK_O               NXP_SIUL2_PINMUX(0, 0, 3, 3, 0, 0)
#define PTA3_LPSPI1_SCK_I               NXP_SIUL2_PINMUX(0, 0, 3, 0, 238, 1)
#define PTA6_LPSPI1_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 6, 3, 0, 0)
#define PTA6_LPSPI1_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 6, 0, 233, 1)
#define PTA11_LPSPI1_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 11, 6, 0, 0)
#define PTA11_LPSPI1_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 11, 0, 232, 2)
#define PTA12_LPSPI1_PCS5_O             NXP_SIUL2_PINMUX(0, 0, 12, 1, 0, 0)
#define PTA12_LPSPI1_PCS5_I             NXP_SIUL2_PINMUX(0, 0, 12, 0, 237, 1)
#define PTA13_LPSPI1_PCS4_O             NXP_SIUL2_PINMUX(0, 0, 13, 1, 0, 0)
#define PTA13_LPSPI1_PCS4_I             NXP_SIUL2_PINMUX(0, 0, 13, 0, 236, 1)
#define PTA14_LPSPI1_PCS3_O             NXP_SIUL2_PINMUX(0, 0, 14, 3, 0, 0)
#define PTA14_LPSPI1_PCS3_I             NXP_SIUL2_PINMUX(0, 0, 14, 0, 235, 2)
#define PTA16_LPSPI1_PCS2_O             NXP_SIUL2_PINMUX(0, 0, 16, 3, 0, 0)
#define PTA16_LPSPI1_PCS2_I             NXP_SIUL2_PINMUX(0, 0, 16, 0, 234, 2)
#define PTB14_LPSPI1_SCK_O              NXP_SIUL2_PINMUX(0, 0, 46, 3, 0, 0)
#define PTB14_LPSPI1_SCK_I              NXP_SIUL2_PINMUX(0, 0, 46, 0, 238, 2)
#define PTB15_LPSPI1_SIN_O              NXP_SIUL2_PINMUX(0, 0, 47, 3, 0, 0)
#define PTB15_LPSPI1_SIN_I              NXP_SIUL2_PINMUX(0, 0, 47, 0, 239, 1)
#define PTB16_LPSPI1_SOUT_O             NXP_SIUL2_PINMUX(0, 0, 48, 3, 0, 0)
#define PTB16_LPSPI1_SOUT_I             NXP_SIUL2_PINMUX(0, 0, 48, 0, 240, 2)
#define PTB17_LPSPI1_PCS3_O             NXP_SIUL2_PINMUX(0, 0, 49, 3, 0, 0)
#define PTB17_LPSPI1_PCS3_I             NXP_SIUL2_PINMUX(0, 0, 49, 0, 235, 1)
#define PTC6_LPSPI1_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 70, 3, 0, 0)
#define PTC6_LPSPI1_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 70, 0, 233, 4)
#define PTD2_LPSPI1_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 98, 3, 0, 0)
#define PTD2_LPSPI1_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 98, 0, 240, 1)
#define PTD3_LPSPI1_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 99, 3, 0, 0)
#define PTD3_LPSPI1_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 99, 0, 232, 1)
#define PTD4_LPSPI1_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 100, 3, 0, 0)
#define PTD4_LPSPI1_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 100, 0, 233, 6)

/* CMP0 */
#define PTA4_CMP0_OUT                   NXP_SIUL2_PINMUX(0, 0, 4, 4, 0, 0)
#define PTA11_CMP0_RR_ACTIVE            NXP_SIUL2_PINMUX(0, 0, 11, 5, 0, 0)
#define PTD14_CMP0_RR_ACTIVE            NXP_SIUL2_PINMUX(0, 0, 110, 6, 0, 0)
#define PTE3_CMP0_OUT                   NXP_SIUL2_PINMUX(0, 0, 131, 7, 0, 0)
#define PTE12_CMP0_RR_ACTIVE            NXP_SIUL2_PINMUX(0, 0, 140, 1, 0, 0)

/* JTAG */
#define PTA4_JTAG_TMSSWD_DIO_O          NXP_SIUL2_PINMUX(0, 0, 4, 7, 0, 0)
#define PTA4_JTAG_TMSSWD_DIO_I          NXP_SIUL2_PINMUX(0, 0, 4, 0, 186, 0)
#define PTC4_JTAG_TCKSWD_CLK            NXP_SIUL2_PINMUX(0, 0, 68, 0, 184, 0)
#define PTC5_JTAG_TDI                   NXP_SIUL2_PINMUX(0, 0, 69, 0, 185, 0)

/* LPI2C1 */
#define PTA4_LPI2C1_SDA_O               NXP_SIUL2_PINMUX(0, 0, 4, 8, 0, 0)
#define PTA4_LPI2C1_SDA_I               NXP_SIUL2_PINMUX(0, 0, 4, 0, 219, 6)
#define PTC4_LPI2C1_SCL_O               NXP_SIUL2_PINMUX(0, 0, 68, 8, 0, 0)
#define PTC4_LPI2C1_SCL_I               NXP_SIUL2_PINMUX(0, 0, 68, 0, 217, 7)
#define PTC5_LPI2C1_HREQ                NXP_SIUL2_PINMUX(0, 0, 69, 0, 216, 2)
#define PTC6_LPI2C1_SDA_O               NXP_SIUL2_PINMUX(0, 0, 70, 1, 0, 0)
#define PTC6_LPI2C1_SDA_I               NXP_SIUL2_PINMUX(0, 0, 70, 0, 219, 2)
#define PTC7_LPI2C1_SCL_O               NXP_SIUL2_PINMUX(0, 0, 71, 3, 0, 0)
#define PTC7_LPI2C1_SCL_I               NXP_SIUL2_PINMUX(0, 0, 71, 0, 217, 1)
#define PTC15_LPI2C1_SCL_O              NXP_SIUL2_PINMUX(0, 0, 79, 7, 0, 0)
#define PTC15_LPI2C1_SCL_I              NXP_SIUL2_PINMUX(0, 0, 79, 0, 217, 6)
#define PTC16_LPI2C1_SDAS_O             NXP_SIUL2_PINMUX(0, 0, 80, 4, 0, 0)
#define PTC16_LPI2C1_SDA_O              NXP_SIUL2_PINMUX(0, 0, 80, 7, 0, 0)
#define PTC16_LPI2C1_SDA_I              NXP_SIUL2_PINMUX(0, 0, 80, 0, 219, 5)
#define PTC16_LPI2C1_SDAS_I             NXP_SIUL2_PINMUX(0, 0, 80, 0, 220, 1)
#define PTC17_LPI2C1_SCLS_O             NXP_SIUL2_PINMUX(0, 0, 81, 4, 0, 0)
#define PTC17_LPI2C1_SCLS_I             NXP_SIUL2_PINMUX(0, 0, 81, 0, 218, 2)
#define PTD8_LPI2C1_SDA_O               NXP_SIUL2_PINMUX(0, 0, 104, 2, 0, 0)
#define PTD8_LPI2C1_SDA_I               NXP_SIUL2_PINMUX(0, 0, 104, 0, 219, 1)
#define PTD9_LPI2C1_SCL_O               NXP_SIUL2_PINMUX(0, 0, 105, 2, 0, 0)
#define PTD9_LPI2C1_SCL_I               NXP_SIUL2_PINMUX(0, 0, 105, 0, 217, 2)
#define PTD12_LPI2C1_HREQ               NXP_SIUL2_PINMUX(0, 0, 108, 0, 216, 1)

/* SYSTEM */
#define PTA12_CLKOUT_STANDBY            NXP_SIUL2_PINMUX(0, 0, 12, 3, 0, 0)
#define PTB4_CLKOUT_STANDBY             NXP_SIUL2_PINMUX(0, 0, 36, 8, 0, 0)
#define PTB5_CLKOUT_RUN                 NXP_SIUL2_PINMUX(0, 0, 37, 5, 0, 0)
#define PTD10_CLKOUT_RUN                NXP_SIUL2_PINMUX(0, 0, 106, 6, 0, 0)
#define PTD14_CLKOUT_RUN                NXP_SIUL2_PINMUX(0, 0, 110, 7, 0, 0)
#define PTE10_CLKOUT_STANDBY            NXP_SIUL2_PINMUX(0, 0, 138, 5, 0, 0)

/* LPSPI3 */
#define PTA6_LPSPI3_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 6, 6, 0, 0)
#define PTA6_LPSPI3_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 6, 0, 249, 5)
#define PTA9_LPSPI3_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 9, 6, 0, 0)
#define PTA9_LPSPI3_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 9, 0, 248, 3)
#define PTA17_LPSPI3_SOUT_I             NXP_SIUL2_PINMUX(0, 0, 17, 0, 254, 2)
#define PTB12_LPSPI3_PCS3_O             NXP_SIUL2_PINMUX(0, 0, 44, 1, 0, 0)
#define PTB12_LPSPI3_PCS3_I             NXP_SIUL2_PINMUX(0, 0, 44, 0, 251, 1)
#define PTB13_LPSPI3_PCS2_O             NXP_SIUL2_PINMUX(0, 0, 45, 1, 0, 0)
#define PTB13_LPSPI3_PCS2_I             NXP_SIUL2_PINMUX(0, 0, 45, 0, 250, 1)
#define PTB17_LPSPI3_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 49, 6, 0, 0)
#define PTB17_LPSPI3_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 49, 0, 248, 2)
#define PTC2_LPSPI3_PCS2_O              NXP_SIUL2_PINMUX(0, 0, 66, 3, 0, 0)
#define PTC2_LPSPI3_PCS2_I              NXP_SIUL2_PINMUX(0, 0, 66, 0, 250, 4)
#define PTC16_LPSPI3_SIN_O              NXP_SIUL2_PINMUX(0, 0, 80, 1, 0, 0)
#define PTC16_LPSPI3_SIN_I              NXP_SIUL2_PINMUX(0, 0, 80, 0, 253, 3)
#define PTC17_LPSPI3_SCK_O              NXP_SIUL2_PINMUX(0, 0, 81, 1, 0, 0)
#define PTC17_LPSPI3_SCK_I              NXP_SIUL2_PINMUX(0, 0, 81, 0, 252, 3)
#define PTD0_LPSPI3_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 96, 3, 0, 0)
#define PTD0_LPSPI3_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 96, 0, 254, 1)
#define PTD1_LPSPI3_SCK_O               NXP_SIUL2_PINMUX(0, 0, 97, 3, 0, 0)
#define PTD1_LPSPI3_SCK_I               NXP_SIUL2_PINMUX(0, 0, 97, 0, 252, 1)
#define PTD7_LPSPI3_PCS3_O              NXP_SIUL2_PINMUX(0, 0, 103, 3, 0, 0)
#define PTD7_LPSPI3_PCS3_I              NXP_SIUL2_PINMUX(0, 0, 103, 0, 251, 5)
#define PTD8_LPSPI3_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 104, 1, 0, 0)
#define PTD8_LPSPI3_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 104, 0, 254, 3)
#define PTD17_LPSPI3_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 113, 5, 0, 0)
#define PTD17_LPSPI3_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 113, 0, 248, 1)
#define PTE7_LPSPI3_SCK_O               NXP_SIUL2_PINMUX(0, 0, 135, 6, 0, 0)
#define PTE7_LPSPI3_SCK_I               NXP_SIUL2_PINMUX(0, 0, 135, 0, 252, 2)
#define PTE8_LPSPI3_PCS1_O              NXP_SIUL2_PINMUX(0, 0, 136, 1, 0, 0)
#define PTE8_LPSPI3_PCS1_I              NXP_SIUL2_PINMUX(0, 0, 136, 0, 249, 1)
#define PTE10_LPSPI3_SIN_O              NXP_SIUL2_PINMUX(0, 0, 138, 2, 0, 0)
#define PTE10_LPSPI3_SIN_I              NXP_SIUL2_PINMUX(0, 0, 138, 0, 253, 1)

/* CAN0 */
#define PTA6_CAN0_RX                    NXP_SIUL2_PINMUX(0, 0, 6, 0, 0, 2)
#define PTA7_CAN0_TX                    NXP_SIUL2_PINMUX(0, 0, 7, 4, 0, 0)
#define PTB0_CAN0_RX                    NXP_SIUL2_PINMUX(0, 0, 32, 0, 0, 3)
#define PTB1_CAN0_TX                    NXP_SIUL2_PINMUX(0, 0, 33, 5, 0, 0)
#define PTC2_CAN0_RX                    NXP_SIUL2_PINMUX(0, 0, 66, 0, 0, 1)
#define PTC3_CAN0_TX                    NXP_SIUL2_PINMUX(0, 0, 67, 3, 0, 0)

/* LPUART3 */
#define PTA6_LPUART3_RX                 NXP_SIUL2_PINMUX(0, 0, 6, 0, 190, 2)
#define PTA7_LPUART3_TX_O               NXP_SIUL2_PINMUX(0, 0, 7, 1, 0, 0)
#define PTA7_LPUART3_TX_I               NXP_SIUL2_PINMUX(0, 0, 7, 0, 366, 1)
#define PTD2_LPUART3_TX_O               NXP_SIUL2_PINMUX(0, 0, 98, 6, 0, 0)
#define PTD2_LPUART3_TX_I               NXP_SIUL2_PINMUX(0, 0, 98, 0, 366, 2)
#define PTD3_LPUART3_RX                 NXP_SIUL2_PINMUX(0, 0, 99, 0, 190, 3)
#define PTE15_LPUART3_RX                NXP_SIUL2_PINMUX(0, 0, 143, 0, 190, 1)
#define PTE16_LPUART3_TX_O              NXP_SIUL2_PINMUX(0, 0, 144, 2, 0, 0)
#define PTE16_LPUART3_TX_I              NXP_SIUL2_PINMUX(0, 0, 144, 0, 366, 3)

/* LPUART1 */
#define PTA6_LPUART1_CTS                NXP_SIUL2_PINMUX(0, 0, 6, 0, 361, 2)
#define PTA7_LPUART1_RTS                NXP_SIUL2_PINMUX(0, 0, 7, 5, 0, 0)
#define PTA15_LPUART1_DTR_B             NXP_SIUL2_PINMUX(0, 0, 15, 5, 0, 0)
#define PTA16_LPUART1_DSR_B             NXP_SIUL2_PINMUX(0, 0, 16, 0, 378, 1)
#define PTB8_LPUART1_DCD_B              NXP_SIUL2_PINMUX(0, 0, 40, 0, 377, 1)
#define PTB9_LPUART1_RIN_B              NXP_SIUL2_PINMUX(0, 0, 41, 0, 376, 1)
#define PTC6_LPUART1_RX                 NXP_SIUL2_PINMUX(0, 0, 70, 0, 188, 1)
#define PTC7_LPUART1_TX_O               NXP_SIUL2_PINMUX(0, 0, 71, 2, 0, 0)
#define PTC7_LPUART1_TX_I               NXP_SIUL2_PINMUX(0, 0, 71, 0, 364, 1)
#define PTC8_LPUART1_RX                 NXP_SIUL2_PINMUX(0, 0, 72, 0, 188, 2)
#define PTC9_LPUART1_TX_O               NXP_SIUL2_PINMUX(0, 0, 73, 2, 0, 0)
#define PTC9_LPUART1_TX_I               NXP_SIUL2_PINMUX(0, 0, 73, 0, 364, 2)
#define PTD13_LPUART1_RX                NXP_SIUL2_PINMUX(0, 0, 109, 0, 188, 3)
#define PTD14_LPUART1_TX_O              NXP_SIUL2_PINMUX(0, 0, 110, 3, 0, 0)
#define PTD14_LPUART1_TX_I              NXP_SIUL2_PINMUX(0, 0, 110, 0, 364, 3)
#define PTE2_LPUART1_CTS                NXP_SIUL2_PINMUX(0, 0, 130, 0, 361, 1)
#define PTE6_LPUART1_RTS                NXP_SIUL2_PINMUX(0, 0, 134, 3, 0, 0)
#define PTE15_LPUART1_CTS               NXP_SIUL2_PINMUX(0, 0, 143, 0, 361, 3)
#define PTE16_LPUART1_RTS               NXP_SIUL2_PINMUX(0, 0, 144, 5, 0, 0)

/* LPSPI2 */
#define PTA8_LPSPI2_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 8, 3, 0, 0)
#define PTA8_LPSPI2_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 8, 0, 247, 1)
#define PTA9_LPSPI2_PCS0_O              NXP_SIUL2_PINMUX(0, 0, 9, 3, 0, 0)
#define PTA9_LPSPI2_PCS0_I              NXP_SIUL2_PINMUX(0, 0, 9, 0, 241, 1)
#define PTA15_LPSPI2_PCS3_O             NXP_SIUL2_PINMUX(0, 0, 15, 4, 0, 0)
#define PTA15_LPSPI2_PCS3_I             NXP_SIUL2_PINMUX(0, 0, 15, 0, 244, 1)
#define PTB2_LPSPI2_SIN_O               NXP_SIUL2_PINMUX(0, 0, 34, 3, 0, 0)
#define PTB2_LPSPI2_SIN_I               NXP_SIUL2_PINMUX(0, 0, 34, 0, 246, 2)
#define PTB3_LPSPI2_SOUT_O              NXP_SIUL2_PINMUX(0, 0, 35, 3, 0, 0)
#define PTB3_LPSPI2_SOUT_I              NXP_SIUL2_PINMUX(0, 0, 35, 0, 247, 2)
#define PTC10_LPSPI2_PCS1_O             NXP_SIUL2_PINMUX(0, 0, 74, 4, 0, 0)
#define PTC10_LPSPI2_PCS1_I             NXP_SIUL2_PINMUX(0, 0, 74, 0, 242, 3)
#define PTC12_LPSPI2_PCS1_O             NXP_SIUL2_PINMUX(0, 0, 76, 4, 0, 0)
#define PTC12_LPSPI2_PCS1_I             NXP_SIUL2_PINMUX(0, 0, 76, 0, 242, 4)
#define PTC14_LPSPI2_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 78, 3, 0, 0)
#define PTC14_LPSPI2_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 78, 0, 241, 2)
#define PTC15_LPSPI2_SCK_O              NXP_SIUL2_PINMUX(0, 0, 79, 3, 0, 0)
#define PTC15_LPSPI2_SCK_I              NXP_SIUL2_PINMUX(0, 0, 79, 0, 245, 2)
#define PTE10_LPSPI2_PCS1_O             NXP_SIUL2_PINMUX(0, 0, 138, 3, 0, 0)
#define PTE10_LPSPI2_PCS1_I             NXP_SIUL2_PINMUX(0, 0, 138, 0, 242, 1)
#define PTE11_LPSPI2_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 139, 2, 0, 0)
#define PTE11_LPSPI2_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 139, 0, 241, 3)
#define PTE13_LPSPI2_PCS2_O             NXP_SIUL2_PINMUX(0, 0, 141, 3, 0, 0)
#define PTE13_LPSPI2_PCS0_O             NXP_SIUL2_PINMUX(0, 0, 141, 5, 0, 0)
#define PTE13_LPSPI2_PCS0_I             NXP_SIUL2_PINMUX(0, 0, 141, 0, 241, 5)
#define PTE13_LPSPI2_PCS2_I             NXP_SIUL2_PINMUX(0, 0, 141, 0, 243, 2)
#define PTE15_LPSPI2_SCK_O              NXP_SIUL2_PINMUX(0, 0, 143, 3, 0, 0)
#define PTE15_LPSPI2_SCK_I              NXP_SIUL2_PINMUX(0, 0, 143, 0, 245, 1)
#define PTE16_LPSPI2_SIN_O              NXP_SIUL2_PINMUX(0, 0, 144, 3, 0, 0)
#define PTE16_LPSPI2_SIN_I              NXP_SIUL2_PINMUX(0, 0, 144, 0, 246, 1)

/* LPUART2 */
#define PTA8_LPUART2_RX                 NXP_SIUL2_PINMUX(0, 0, 8, 0, 189, 3)
#define PTA9_LPUART2_TX_O               NXP_SIUL2_PINMUX(0, 0, 9, 2, 0, 0)
#define PTA9_LPUART2_TX_I               NXP_SIUL2_PINMUX(0, 0, 9, 0, 365, 1)
#define PTC15_LPUART2_TX_O              NXP_SIUL2_PINMUX(0, 0, 79, 5, 0, 0)
#define PTC15_LPUART2_TX_I              NXP_SIUL2_PINMUX(0, 0, 79, 0, 365, 2)
#define PTC16_LPUART2_RX                NXP_SIUL2_PINMUX(0, 0, 80, 0, 189, 5)
#define PTD6_LPUART2_RX                 NXP_SIUL2_PINMUX(0, 0, 102, 0, 189, 1)
#define PTD7_LPUART2_TX_O               NXP_SIUL2_PINMUX(0, 0, 103, 2, 0, 0)
#define PTD7_LPUART2_TX_I               NXP_SIUL2_PINMUX(0, 0, 103, 0, 365, 3)
#define PTD11_LPUART2_CTS               NXP_SIUL2_PINMUX(0, 0, 107, 0, 362, 1)
#define PTD12_LPUART2_RTS               NXP_SIUL2_PINMUX(0, 0, 108, 3, 0, 0)
#define PTD15_LPUART2_CTS               NXP_SIUL2_PINMUX(0, 0, 111, 0, 362, 2)
#define PTD16_LPUART2_RTS               NXP_SIUL2_PINMUX(0, 0, 112, 6, 0, 0)
#define PTD17_LPUART2_RX                NXP_SIUL2_PINMUX(0, 0, 113, 0, 189, 2)
#define PTE3_LPUART2_RTS                NXP_SIUL2_PINMUX(0, 0, 131, 5, 0, 0)
#define PTE9_LPUART2_CTS                NXP_SIUL2_PINMUX(0, 0, 137, 0, 362, 3)
#define PTE12_LPUART2_TX_O              NXP_SIUL2_PINMUX(0, 0, 140, 3, 0, 0)
#define PTE12_LPUART2_TX_I              NXP_SIUL2_PINMUX(0, 0, 140, 0, 365, 4)

/* JTAGTRACENOETM */
#define PTA10_JTAG_TDOTRACENOETM_SWO    NXP_SIUL2_PINMUX(0, 0, 10, 7, 0, 0)

/* CAN1 */
#define PTA11_CAN1_TX                   NXP_SIUL2_PINMUX(0, 0, 11, 1, 0, 0)
#define PTA12_CAN1_RX                   NXP_SIUL2_PINMUX(0, 0, 12, 0, 1, 2)
#define PTC2_CAN1_RX                    NXP_SIUL2_PINMUX(0, 0, 66, 0, 1, 6)
#define PTC3_CAN1_TX                    NXP_SIUL2_PINMUX(0, 0, 67, 8, 0, 0)
#define PTC8_CAN1_TX                    NXP_SIUL2_PINMUX(0, 0, 72, 3, 0, 0)
#define PTC9_CAN1_RX                    NXP_SIUL2_PINMUX(0, 0, 73, 0, 1, 1)

/* LPI2C0 */
#define PTB0_LPI2C0_SDAS_O              NXP_SIUL2_PINMUX(0, 0, 32, 1, 0, 0)
#define PTB0_LPI2C0_SDAS_I              NXP_SIUL2_PINMUX(0, 0, 32, 0, 215, 1)
#define PTB1_LPI2C0_SCLS_O              NXP_SIUL2_PINMUX(0, 0, 33, 1, 0, 0)
#define PTB1_LPI2C0_SCLS_I              NXP_SIUL2_PINMUX(0, 0, 33, 0, 213, 1)
#define PTB11_LPI2C0_HREQ               NXP_SIUL2_PINMUX(0, 0, 43, 0, 211, 1)
#define PTC7_LPI2C0_HREQ                NXP_SIUL2_PINMUX(0, 0, 71, 0, 211, 2)
#define PTC8_LPI2C0_SCL_O               NXP_SIUL2_PINMUX(0, 0, 72, 1, 0, 0)
#define PTC8_LPI2C0_SCL_I               NXP_SIUL2_PINMUX(0, 0, 72, 0, 212, 1)
#define PTC9_LPI2C0_SDA_O               NXP_SIUL2_PINMUX(0, 0, 73, 1, 0, 0)
#define PTC9_LPI2C0_SDA_I               NXP_SIUL2_PINMUX(0, 0, 73, 0, 214, 1)
#define PTD13_LPI2C0_SDA_O              NXP_SIUL2_PINMUX(0, 0, 109, 4, 0, 0)
#define PTD13_LPI2C0_SDA_I              NXP_SIUL2_PINMUX(0, 0, 109, 0, 214, 2)
#define PTD14_LPI2C0_SCL_O              NXP_SIUL2_PINMUX(0, 0, 110, 4, 0, 0)
#define PTD14_LPI2C0_SCL_I              NXP_SIUL2_PINMUX(0, 0, 110, 0, 212, 2)

/* LCU1 */
#define PTB0_LCU1_OUT5                  NXP_SIUL2_PINMUX(0, 0, 32, 5, 0, 0)
#define PTB1_LCU1_OUT4                  NXP_SIUL2_PINMUX(0, 0, 33, 7, 0, 0)
#define PTB2_LCU1_OUT3                  NXP_SIUL2_PINMUX(0, 0, 34, 5, 0, 0)
#define PTB3_LCU1_OUT2                  NXP_SIUL2_PINMUX(0, 0, 35, 6, 0, 0)
#define PTC8_LCU1_OUT7                  NXP_SIUL2_PINMUX(0, 0, 72, 5, 0, 0)
#define PTC9_LCU1_OUT6                  NXP_SIUL2_PINMUX(0, 0, 73, 5, 0, 0)
#define PTC10_LCU1_OUT11                NXP_SIUL2_PINMUX(0, 0, 74, 6, 0, 0)
#define PTC11_LCU1_OUT10                NXP_SIUL2_PINMUX(0, 0, 75, 7, 0, 0)
#define PTC12_LCU1_OUT9                 NXP_SIUL2_PINMUX(0, 0, 76, 6, 0, 0)
#define PTC13_LCU1_OUT8                 NXP_SIUL2_PINMUX(0, 0, 77, 6, 0, 0)
#define PTC14_LCU1_OUT1                 NXP_SIUL2_PINMUX(0, 0, 78, 6, 0, 0)
#define PTC15_LCU1_OUT0                 NXP_SIUL2_PINMUX(0, 0, 79, 6, 0, 0)

/* HSE */
#define PTB0_HSE_TAMPER_LOOP_OUT0       NXP_SIUL2_PINMUX(0, 0, 32, 7, 0, 0)
#define PTB1_HSE_TAMPER_EXTIN0          NXP_SIUL2_PINMUX(0, 0, 33, 0, 343, 1)

/* ADC1 */
#define PTB2_ADC1_MA0                   NXP_SIUL2_PINMUX(0, 0, 34, 1, 0, 0)
#define PTC12_ADC1_MA2                  NXP_SIUL2_PINMUX(0, 0, 76, 1, 0, 0)
#define PTC13_ADC1_MA1                  NXP_SIUL2_PINMUX(0, 0, 77, 4, 0, 0)

/* ADC0 */
#define PTB3_ADC0_MA0                   NXP_SIUL2_PINMUX(0, 0, 35, 4, 0, 0)
#define PTC6_ADC0_MA2                   NXP_SIUL2_PINMUX(0, 0, 70, 7, 0, 0)
#define PTC14_ADC0_MA1                  NXP_SIUL2_PINMUX(0, 0, 78, 4, 0, 0)
#define PTC15_ADC0_MA2                  NXP_SIUL2_PINMUX(0, 0, 79, 4, 0, 0)
#define PTE2_ADC0_MA0                   NXP_SIUL2_PINMUX(0, 0, 130, 7, 0, 0)
#define PTE6_ADC0_MA1                   NXP_SIUL2_PINMUX(0, 0, 134, 7, 0, 0)

/* CAN2 */
#define PTC6_CAN2_RX                    NXP_SIUL2_PINMUX(0, 0, 70, 0, 2, 6)
#define PTC7_CAN2_TX                    NXP_SIUL2_PINMUX(0, 0, 71, 7, 0, 0)
#define PTC14_CAN2_RX                   NXP_SIUL2_PINMUX(0, 0, 78, 0, 2, 2)
#define PTC15_CAN2_TX                   NXP_SIUL2_PINMUX(0, 0, 79, 1, 0, 0)
#define PTC16_CAN2_RX                   NXP_SIUL2_PINMUX(0, 0, 80, 0, 2, 1)
#define PTC17_CAN2_TX                   NXP_SIUL2_PINMUX(0, 0, 81, 3, 0, 0)

#endif /* HAL_NXP_DTS_NXP_MCXE315MPA_PINCTRL_H_ */
