{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747567846840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747567846841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 12:30:46 2025 " "Processing started: Sun May 18 12:30:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747567846841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567846841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567846841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747567847795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747567847795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_pipeline " "Found entity 1: Control_unit_pipeline" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567880331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit " "Found entity 1: Hazard_unit" {  } { { "Hazard_unit.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567880339 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU_RISCV_pipeline.v(22) " "Verilog HDL information at CPU_RISCV_pipeline.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747567880342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_riscv_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_riscv_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_RISCV_pipeline " "Found entity 1: CPU_RISCV_pipeline" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567880345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_RISCV_pipeline " "Elaborating entity \"CPU_RISCV_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747567880454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CPU_RISCV_pipeline.v(28) " "Verilog HDL assignment warning at CPU_RISCV_pipeline.v(28): truncated value with size 32 to match size of target (9)" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880457 "|CPU_RISCV_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit_pipeline Control_unit_pipeline:control " "Elaborating entity \"Control_unit_pipeline\" for hierarchy \"Control_unit_pipeline:control\"" {  } { { "CPU_RISCV_pipeline.v" "control" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(43) " "Verilog HDL assignment warning at Control_unit_pipeline.v(43): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(46) " "Verilog HDL assignment warning at Control_unit_pipeline.v(46): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(48) " "Verilog HDL assignment warning at Control_unit_pipeline.v(48): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control_unit_pipeline.v(50) " "Verilog HDL assignment warning at Control_unit_pipeline.v(50): truncated value with size 3 to match size of target (2)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(59) " "Verilog HDL assignment warning at Control_unit_pipeline.v(59): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(60) " "Verilog HDL assignment warning at Control_unit_pipeline.v(60): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(61) " "Verilog HDL assignment warning at Control_unit_pipeline.v(61): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(62) " "Verilog HDL assignment warning at Control_unit_pipeline.v(62): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(63) " "Verilog HDL assignment warning at Control_unit_pipeline.v(63): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880497 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(82) " "Verilog HDL assignment warning at Control_unit_pipeline.v(82): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880499 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit_pipeline.v(84) " "Verilog HDL assignment warning at Control_unit_pipeline.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880499 "|CPU_RISCV_pipeline|Control_unit_pipeline:control"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_decoder.v 1 1 " "Using design file alu_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder Control_unit_pipeline:control\|ALU_decoder:alu_dec " "Elaborating entity \"ALU_decoder\" for hierarchy \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\"" {  } { { "Control_unit_pipeline.v" "alu_dec" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_decoder.v 1 1 " "Using design file inst_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_decoder " "Found entity 1: Inst_decoder" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_decoder Control_unit_pipeline:control\|Inst_decoder:Imm_choice " "Elaborating entity \"Inst_decoder\" for hierarchy \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\"" {  } { { "Control_unit_pipeline.v" "Imm_choice" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "size_decoder.v 1 1 " "Using design file size_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Size_decoder " "Found entity 1: Size_decoder" {  } { { "size_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/size_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Size_decoder Control_unit_pipeline:control\|Size_decoder:size_data " "Elaborating entity \"Size_decoder\" for hierarchy \"Control_unit_pipeline:control\|Size_decoder:size_data\"" {  } { { "Control_unit_pipeline.v" "size_data" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Control_unit_pipeline.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bn datapath.v(158) " "Verilog HDL Implicit Net warning at datapath.v(158): created implicit net for \"bn\"" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resultwt datapath.v(230) " "Verilog HDL Implicit Net warning at datapath.v(230): created implicit net for \"resultwt\"" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z datapath.v(234) " "Verilog HDL Implicit Net warning at datapath.v(234): created implicit net for \"z\"" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "CPU_RISCV_pipeline.v" "data_path" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bn datapath.v(158) " "Verilog HDL or VHDL warning at datapath.v(158): object \"bn\" assigned a value but never read" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747567880658 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultwt datapath.v(230) " "Verilog HDL or VHDL warning at datapath.v(230): object \"resultwt\" assigned a value but never read" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747567880661 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z datapath.v(234) " "Verilog HDL or VHDL warning at datapath.v(234): object \"z\" assigned a value but never read" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747567880661 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(230) " "Verilog HDL assignment warning at datapath.v(230): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567880661 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register3 datapath.v(16) " "Output port \"register3\" at datapath.v(16) has no driver" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747567880661 "|CPU_RISCV_pipeline|datapath:data_path"}
{ "Warning" "WSGN_SEARCH_FILE" "two_to_one_mux.v 1 1 " "Using design file two_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:data_path\|two_to_one_mux:PCFPrimeMux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:data_path\|two_to_one_mux:PCFPrimeMux\"" {  } { { "datapath.v" "PCFPrimeMux" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop_with_enable.v 1 1 " "Using design file d_flip_flop_with_enable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop_with_enable " "Found entity 1: d_flip_flop_with_enable" {  } { { "d_flip_flop_with_enable.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/d_flip_flop_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_with_enable datapath:data_path\|d_flip_flop_with_enable:PCFFlipFlop " "Elaborating entity \"d_flip_flop_with_enable\" for hierarchy \"datapath:data_path\|d_flip_flop_with_enable:PCFFlipFlop\"" {  } { { "datapath.v" "PCFFlipFlop" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:data_path\|instruction_memory:instructionMemory " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:data_path\|instruction_memory:instructionMemory\"" {  } { { "datapath.v" "instructionMemory" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880759 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:data_path\|adder:add4ToPCF " "Elaborating entity \"adder\" for hierarchy \"datapath:data_path\|adder:add4ToPCF\"" {  } { { "datapath.v" "add4ToPCF" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:registers\"" {  } { { "datapath.v" "registers" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880833 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(14) " "Verilog HDL Always Construct warning at register_file.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/register_file.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747567880852 "|CPU_RISCV_pipeline|datapath:data_path|register_file:registers"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immediate_extend.v(18) " "Verilog HDL warning at immediate_extend.v(18): extended using \"x\" or \"z\"" {  } { { "immediate_extend.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/immediate_extend.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747567880870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_extend.v 1 1 " "Using design file immediate_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extend " "Found entity 1: immediate_extend" {  } { { "immediate_extend.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/immediate_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extend datapath:data_path\|immediate_extend:extend " "Elaborating entity \"immediate_extend\" for hierarchy \"datapath:data_path\|immediate_extend:extend\"" {  } { { "datapath.v" "extend" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.v 1 1 " "Using design file d_flip_flop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:data_path\|d_flip_flop:regWriteEFlipFlop " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:data_path\|d_flip_flop:regWriteEFlipFlop\"" {  } { { "datapath.v" "regWriteEFlipFlop" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_to_one_mux.v 1 1 " "Using design file three_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567880993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567880993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:data_path\|three_to_one_mux:SrcAEMux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:data_path\|three_to_one_mux:SrcAEMux\"" {  } { { "datapath.v" "SrcAEMux" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567880994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567881019 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567881019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567881025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.v 1 1 " "Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567881066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567881066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory datapath:data_path\|data_memory:dataMemory " "Elaborating entity \"data_memory\" for hierarchy \"datapath:data_path\|data_memory:dataMemory\"" {  } { { "datapath.v" "dataMemory" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567881067 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(22) " "Verilog HDL Always Construct warning at data_memory.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747567881145 "|CPU_RISCV_pipeline|datapath:data_path|data_memory:dataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp data_memory.v(51) " "Verilog HDL Always Construct warning at data_memory.v(51): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/data_memory.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747567881146 "|CPU_RISCV_pipeline|datapath:data_path|data_memory:dataMemory"}
{ "Warning" "WSGN_SEARCH_FILE" "five_to_one_mux.v 1 1 " "Using design file five_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 five_to_one_mux " "Found entity 1: five_to_one_mux" {  } { { "five_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/five_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747567881176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747567881176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_to_one_mux datapath:data_path\|five_to_one_mux:ResultWMux " "Elaborating entity \"five_to_one_mux\" for hierarchy \"datapath:data_path\|five_to_one_mux:ResultWMux\"" {  } { { "datapath.v" "ResultWMux" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/datapath.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567881177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit Hazard_unit:hazard_unit " "Elaborating entity \"Hazard_unit\" for hierarchy \"Hazard_unit:hazard_unit\"" {  } { { "CPU_RISCV_pipeline.v" "hazard_unit" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567881179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Hazard_unit.v(42) " "Verilog HDL assignment warning at Hazard_unit.v(42): truncated value with size 32 to match size of target (1)" {  } { { "Hazard_unit.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Hazard_unit.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567881179 "|CPU_RISCV_pipeline|Hazard_unit:hazard_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Hazard_unit.v(43) " "Verilog HDL assignment warning at Hazard_unit.v(43): truncated value with size 32 to match size of target (1)" {  } { { "Hazard_unit.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/Hazard_unit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747567881179 "|CPU_RISCV_pipeline|Hazard_unit:hazard_unit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747567886480 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[0\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[1\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[2\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[3\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[4\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[5\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[6\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[7\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[8\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[9\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[10\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[11\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[12\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[13\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[14\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[15\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[16\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[17\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[18\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[19\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[20\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[21\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[22\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[23\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[24\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[25\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[26\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[27\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[28\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[29\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[30\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[31\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:writeDataEMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[0\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[1\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[2\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[3\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[4\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[5\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[6\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[7\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[8\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[9\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[10\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[11\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[12\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[13\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[14\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[15\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[16\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[17\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[18\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[19\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[20\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[21\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[22\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[23\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[24\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[25\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[26\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[27\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[28\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[29\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[30\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[31\] " "Converted tri-state buffer \"datapath:data_path\|three_to_one_mux:SrcAEMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/three_to_one_mux.v" 2 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[0\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[0\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[1\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|Inst_decoder:Imm_choice\|ImmSrc\[1\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[0\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[0\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[1\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[1\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[2\] " "Converted tri-state buffer \"Control_unit_pipeline:control\|ALU_decoder:alu_dec\|ALU_Control\[2\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747567886828 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1747567886828 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747567903472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[0\] GND " "Pin \"register3\[0\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[1\] GND " "Pin \"register3\[1\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[2\] GND " "Pin \"register3\[2\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[3\] GND " "Pin \"register3\[3\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[4\] GND " "Pin \"register3\[4\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[5\] GND " "Pin \"register3\[5\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[6\] GND " "Pin \"register3\[6\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[7\] GND " "Pin \"register3\[7\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[8\] GND " "Pin \"register3\[8\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[9\] GND " "Pin \"register3\[9\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[10\] GND " "Pin \"register3\[10\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[11\] GND " "Pin \"register3\[11\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[12\] GND " "Pin \"register3\[12\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[13\] GND " "Pin \"register3\[13\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[14\] GND " "Pin \"register3\[14\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[15\] GND " "Pin \"register3\[15\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[16\] GND " "Pin \"register3\[16\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[17\] GND " "Pin \"register3\[17\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[18\] GND " "Pin \"register3\[18\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[19\] GND " "Pin \"register3\[19\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[20\] GND " "Pin \"register3\[20\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[21\] GND " "Pin \"register3\[21\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[22\] GND " "Pin \"register3\[22\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[23\] GND " "Pin \"register3\[23\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[24\] GND " "Pin \"register3\[24\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[25\] GND " "Pin \"register3\[25\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[26\] GND " "Pin \"register3\[26\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[27\] GND " "Pin \"register3\[27\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[28\] GND " "Pin \"register3\[28\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[29\] GND " "Pin \"register3\[29\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[30\] GND " "Pin \"register3\[30\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "register3\[31\] GND " "Pin \"register3\[31\]\" is stuck at GND" {  } { { "CPU_RISCV_pipeline.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/CPU_RISCV_pipeline.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747567916946 "|CPU_RISCV_pipeline|register3[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747567916946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.map.smsg " "Generated suppressed messages file D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567934618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747567935527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747567935527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6863 " "Implemented 6863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747567937010 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747567937010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6787 " "Implemented 6787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747567937010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747567937010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747567937099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 12:32:17 2025 " "Processing ended: Sun May 18 12:32:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747567937099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747567937099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747567937099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747567937099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747567942651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747567942652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 12:32:21 2025 " "Processing started: Sun May 18 12:32:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747567942652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747567942652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747567942652 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747567942924 ""}
{ "Info" "0" "" "Project  = CPU_RISCV_pipeline" {  } {  } 0 0 "Project  = CPU_RISCV_pipeline" 0 0 "Fitter" 0 0 1747567942924 ""}
{ "Info" "0" "" "Revision = CPU_RISCV_pipeline" {  } {  } 0 0 "Revision = CPU_RISCV_pipeline" 0 0 "Fitter" 0 0 1747567942924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747567943523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747567943523 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_RISCV_pipeline 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CPU_RISCV_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747567943810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747567943981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747567943981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747567945529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747567945602 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747567946169 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 76 " "No exact pin location assignment(s) for 76 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747567947188 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747567972128 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2652 global CLKCTRL_G10 " "clk~inputCLKENA0 with 2652 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747567973999 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 2025 global CLKCTRL_G8 " "reset~inputCLKENA0 with 2025 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747567973999 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747567973999 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747567974010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747567974137 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747567974179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747567974261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747567974310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747567974310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747567974339 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_RISCV_pipeline.sdc " "Synopsys Design Constraints File file not found: 'CPU_RISCV_pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747567977105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747567977107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747567977297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747567977297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747567977299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747567978823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747567978848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747567978848 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747567979490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747568002688 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747568005902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:53 " "Fitter placement preparation operations ending: elapsed time is 00:02:53" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747568175459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747568319908 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747568388997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:09 " "Fitter placement operations ending: elapsed time is 00:01:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747568388998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747568396129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y35 X21_Y45 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45" {  } { { "loc" "" { Generic "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} { { 12 { 0 ""} 11 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747568460151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747568460151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747568543274 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747568543274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:54 " "Fitter routing operations ending: elapsed time is 00:01:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747568543281 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 41.19 " "Total time spent on timing analysis during the Fitter is 41.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747568585456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747568585676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747568597809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747568597818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747568615517 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:24 " "Fitter post-fit operations ending: elapsed time is 00:01:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747568669708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.fit.smsg " "Generated suppressed messages file D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_pipeline/output_files/CPU_RISCV_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747568673502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6403 " "Peak virtual memory: 6403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747568681877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 12:44:41 2025 " "Processing ended: Sun May 18 12:44:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747568681877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:20 " "Elapsed time: 00:12:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747568681877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:39 " "Total CPU time (on all processors): 00:16:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747568681877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747568681877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747568689964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747568689965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 12:44:49 2025 " "Processing started: Sun May 18 12:44:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747568689965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747568689965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_RISCV_pipeline -c CPU_RISCV_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747568689965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747568693646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747568725974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747568727552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 12:45:27 2025 " "Processing ended: Sun May 18 12:45:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747568727552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747568727552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747568727552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747568727552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747568729128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747568732161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747568732162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 12:45:31 2025 " "Processing started: Sun May 18 12:45:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747568732162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747568732162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_RISCV_pipeline -c CPU_RISCV_pipeline " "Command: quartus_sta CPU_RISCV_pipeline -c CPU_RISCV_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747568732162 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747568732339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747568736963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747568736963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568737225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568737225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_RISCV_pipeline.sdc " "Synopsys Design Constraints File file not found: 'CPU_RISCV_pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747568740907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568740909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747568740966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747568740966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747568741146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747568741146 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747568741155 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747568741186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747568744035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747568744035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.032 " "Worst-case setup slack is -15.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.032          -23620.157 clk  " "  -15.032          -23620.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568744045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568744425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568744430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568744438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -3077.738 clk  " "   -0.724           -3077.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568744445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568744445 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747568744493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747568744694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747568776116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747568777814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747568778896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747568778896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.084 " "Worst-case setup slack is -15.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568778898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568778898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.084          -23261.619 clk  " "  -15.084          -23261.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568778898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568778898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk  " "    0.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568779395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568779399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568779403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -3111.079 clk  " "   -0.724           -3111.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568779412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568779412 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747568779461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747568780579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747568805108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747568806426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747568806853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747568806853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.378 " "Worst-case setup slack is -6.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568806861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568806861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.378           -9596.599 clk  " "   -6.378           -9596.599 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568806861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568806861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk  " "    0.170               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568807498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568807595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568807708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094            -218.450 clk  " "   -0.094            -218.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568807720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568807720 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747568807764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747568808981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747568809372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747568809372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.621 " "Worst-case setup slack is -5.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.621           -8321.306 clk  " "   -5.621           -8321.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568809377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk  " "    0.157               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568809816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568809822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747568809829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -223.025 clk  " "   -0.091            -223.025 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747568809837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747568809837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747568817347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747568817424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5284 " "Peak virtual memory: 5284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747568817757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 12:46:57 2025 " "Processing ended: Sun May 18 12:46:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747568817757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747568817757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747568817757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747568817757 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747568819364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747568910942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747568910943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 12:48:30 2025 " "Processing started: Sun May 18 12:48:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747568910943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747568910943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CPU_RISCV_pipeline -c CPU_RISCV_pipeline --netlist_type=sgate " "Command: quartus_npp CPU_RISCV_pipeline -c CPU_RISCV_pipeline --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747568910943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1747568911130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747568912114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 12:48:32 2025 " "Processing ended: Sun May 18 12:48:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747568912114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747568912114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747568912114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747568912114 ""}
