
# **FPGA Neural Network Accelerator ‚Äì Pynq-Z1**

Hardware-accelerated handwritten digit recognition using a custom neural-network engine built with **Vitis HLS**, integrated into **Vivado**, and controlled by an **ARM-side Vitis application**. A Python script streams MNIST test images over UART, and predictions are displayed using LEDs.

---

## **üß† Neural Network Architecture**

| Layer   | Type            | Size        | Notes                       |
| ------- | --------------- | ----------- | --------------------------- |
| Input   | Flatten         | 10√ó10 ‚Üí 100 | Normalized grayscale pixels |
| Dense 1 | Fully Connected | 100 ‚Üí 32    | ReLU, no bias               |
| Dense 2 | Fully Connected | 32 ‚Üí 16     | ReLU, no bias               |
| Output  | Fully Connected | 16 ‚Üí 10     | Softmax                     |

**Model Accuracy: ~94.5%**


---

# üìä Model Training Results

### **Training Accuracy**
![Training Accuracy](FPGA_AI/src/python/training_accuracy.png)

### **Training Loss**
![Training Loss](FPGA_AI/src/python/training_loss.png)

### **Pixel Distribution**
![Pixel Histogram](FPGA_AI/src/python/pixel_histogram.png)

### **Confusion Matrix**
![Confusion Matrix](FPGA_AI/src/python/confusion_matrix.png)

### **Example Predictions**
![Example Predictions Grid](FPGA_AI/src/python/example_predictions_grid.png)

---

# ‚öôÔ∏è High-Level Synthesis (HLS)

### What HLS Does  
- Converts **C/C++ ‚Üí Synthesizable RTL (Verilog/VHDL)**  
- Automatically pipelines loops and adds parallelism  
- Generates an **AXI4-Lite interface** for the accelerator  

### What the HLS Accelerator Implements  
- MAC operations for Dense layers  
- ReLU activation as simple compare‚Äìselect logic  
- Softmax output (max-index selection in software)  
- Weights stored inside BRAM arrays  

### Output of HLS  
- Synthesized RTL (Verilog + VHDL)  
- Packaged Vivado IP (`nn_inference`)  
- AXI-Lite control interface + BRAM ports  

---

# üß© Vivado Integration  
- Imported HLS IP into IP catalog  
- Enabled Zynq PS AXI-GP master port  
- Connected NN IP to AXI-Lite bus  
- Connected BRAM for weight + input storage  
- Generated HDL wrapper + bitstream  
- Exported hardware platform (.xsa)

---

# üñ•Ô∏è Vitis Application (Running on ARM)  

### The PS Application Does:  
1. Receives **100 pixel floats** via UART  
2. Writes pixels to BRAM  
3. Sets `ap_start` on NN accelerator  
4. Polls `ap_done`  
5. Reads output vector (10 values)  
6. Finds predicted digit  
7. Displays prediction on **PYNQ-Z1 LEDs**

---

# üß™ Testing via Python (UART)  
Send any MNIST test image to the board:


py -3 uart_test_nn.py -port COM6

---

## **üß™ Summary of Model Performance**

| Metric                           | Value                    |
| -------------------------------- | ------------------------ |
| Test Accuracy                    | **94.53%**               |
| Loss                             | **0.1865**               |
| Inference Time (CPU, 10k images) | ~0.30 sec                |
| Inference Time (FPGA)            | Real-time (UART limited) |

---

# **üì¶ Repository Structure**

```
AI_ON_PYNQ/
‚îÇ
‚îú‚îÄ‚îÄ EMBD_FPGA/                     <--- Vivado Project Files
‚îÇ
‚îú‚îÄ‚îÄ FPGAI/                         <--- Vitis Project Files
‚îÇ
‚îú‚îÄ‚îÄ FPGA_AI/                       <-- MAIN PROJECT DIRECTORY
‚îÇ   ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ layer_1_weights.txt
‚îÇ   ‚îú‚îÄ‚îÄ layer_2_weights.txt
‚îÇ   ‚îú‚îÄ‚îÄ layer_3_weights.txt
‚îÇ   ‚îú‚îÄ‚îÄ nn_inference_10x10.xsa     <-- exported hardware platform
‚îÇ   ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ src/
‚îÇ       ‚îú‚îÄ‚îÄ hls/                   <-- HLS C++ accelerator files
‚îÇ       ‚îú‚îÄ‚îÄ vhdl/                  <-- generated RTL
‚îÇ       ‚îú‚îÄ‚îÄ vitis/                 <-- Vitis workspace + code
‚îÇ       ‚îî‚îÄ‚îÄ python/                <-- ML training + test scripts
‚îÇ          
‚îÇ
‚îú‚îÄ‚îÄ MNIST_Dataset_JPG/
‚îÇ
‚îú‚îÄ‚îÄ MNIST_Dataset_JPG.zip
‚îÇ
‚îú‚îÄ‚îÄ vitis_hls.log
‚îÇ
‚îî‚îÄ‚îÄ README.md                    

```

---


