<html><body><samp><pre>
<!@TC:1493153419>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: RICARDO

#Implementation: registro practica 3

<a name=compilerReport1>$ Start of Compile</a>
#Tue Apr 25 22:50:19 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1493153419> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1493153419> | Setting time resolution to ns
@N: : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\topregistro0.vhd:7:7:7:19:@N::@XP_MSG">topregistro0.vhd(7)</a><!@TM:1493153419> | Top entity is set to topregistro0.
File C:\users\richie\desktop\4 semestre\dsd\registro practica 3\topregistro0.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\registro0.vhd:23:25:23:26:@W:CD266:@XP_MSG">registro0.vhd(23)</a><!@TM:1493153419> | q is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\registro0.vhd:28:15:28:16:@W:CD266:@XP_MSG">registro0.vhd(28)</a><!@TM:1493153419> | q is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\registro0.vhd:33:16:33:17:@W:CD266:@XP_MSG">registro0.vhd(33)</a><!@TM:1493153419> | q is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File C:\users\richie\desktop\4 semestre\dsd\registro practica 3\topregistro0.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\topregistro0.vhd:7:7:7:19:@N:CD630:@XP_MSG">topregistro0.vhd(7)</a><!@TM:1493153419> | Synthesizing work.topregistro0.topregistro 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\registro0.vhd:6:7:6:16:@N:CD630:@XP_MSG">registro0.vhd(6)</a><!@TM:1493153419> | Synthesizing work.registro0.registro 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\registro0.vhd:23:17:23:18:@N:CD364:@XP_MSG">registro0.vhd(23)</a><!@TM:1493153419> | Removed redundant assignment
Post processing for work.registro0.registro
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\osc00.vhd:6:7:6:12:@N:CD630:@XP_MSG">osc00.vhd(6)</a><!@TM:1493153419> | Synthesizing work.osc00.osc0 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\osc00.vhd:13:10:13:18:@W:CD280:@XP_MSG">osc00.vhd(13)</a><!@TM:1493153419> | Unbound component OSCTIMER mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\osc00.vhd:25:0:25:6:@W:CD326:@XP_MSG">osc00.vhd(25)</a><!@TM:1493153419> | Port oscout of entity work.osctimer is unconnected</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\richie\desktop\4 semestre\dsd\registro practica 3\osc00.vhd:13:10:13:18:@N:CD630:@XP_MSG">osc00.vhd(13)</a><!@TM:1493153419> | Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.topregistro0.topregistro
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 25 22:50:19 2017

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1493153421> | Running in 64-bit mode 
File C:\users\richie\desktop\4 semestre\dsd\registro practica 3\synwork\topregistro0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 25 22:50:20 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1493153421> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
OSCTIMER        1 use
DFFRH           10 uses
OBUF            11 uses
IBUF            15 uses
INV             30 uses
AND2            60 uses
OR2             30 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1493153421> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 25 22:50:21 2017

###########################################################]

</pre></samp></body></html>
