// Seed: 1463647247
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3, id_4, id_5;
  id_6(
      id_4, 1'h0
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri1 id_3;
  id_4[1] (
      1
  );
  assign id_3 = 1;
  id_5(
      .id_0(id_4)
  );
  wire id_6 = id_6;
  assign id_2 = id_3 + 1;
  assign id_1 = 1'h0;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
