verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_Windows_Data_Convert_0_0/sim/Windows_data_Test_Windows_Data_Convert_0_0.v" \

sv xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi4stream_vip_0_0/sim/Windows_data_Test_axi4stream_vip_0_0_pkg.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi4stream_vip_0_0/sim/Windows_data_Test_axi4stream_vip_0_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi_vip_0_0/sim/Windows_data_Test_axi_vip_0_0_pkg.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi_vip_0_0/sim/Windows_data_Test_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axis_data_fifo_0_0/sim/Windows_data_Test_axis_data_fifo_0_0.v" \

sv xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi4stream_vip_1_0/sim/Windows_data_Test_axi4stream_vip_1_0_pkg.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_axi4stream_vip_1_0/sim/Windows_data_Test_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/sim/bd_0732.v" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_0732_one_0.v" \

sv xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_0732_s00mmu_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_0732_s00tr_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_0732_s00sic_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_0732_s00a2s_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_0732_sarn_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_0732_srn_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_0732_sawn_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_0732_swn_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_0732_sbn_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_0732_m00s2a_0.sv" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_0732_m00e_0.sv" \

verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/8713/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/ec67/hdl" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/f0b6/hdl/verilog" --include "../../../../Accelerator.gen/sources_1/bd/Windows_data_Test/ipshared/66be/hdl/verilog" \
"../../../bd/Windows_data_Test/ip/Windows_data_Test_smartconnect_0_0/sim/Windows_data_Test_smartconnect_0_0.v" \
"../../../bd/Windows_data_Test/sim/Windows_data_Test.v" \

verilog xil_defaultlib "glbl.v"

nosort
