[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"dpopt_retain_datapath_connections":"false",
"driver_for_unloaded_hier_pins":"Z",
"fv_retain_carrysave_connections":"true",
"has_resized_timing_model":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_array_naming_style":"%s[%d]",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"false",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_convert_onebit_vector_to_scalar":"false",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_language":"sv",
"hdl_latch_keep_feedback":"false",
"hdl_link_from_any_lib":"true",
"hdl_max_loop_limit":"4096",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_input_port_value":"0",
"hdl_unconnected_marking_done":"true",
"hdl_unconnected_value":"0",
"hdl_unconnected_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_preferred_architecture":"",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_vname_hier_separator":"/",
"hdl_zero_replicate_is_null":"true",
"init_hdl_search_path":".",
"init_lib_search_path":"  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ ",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef",
"lib_search_path":"  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ ",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_seqs_name_concat_string":"_MB_",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"one_pass_formal_verification":"false",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_latches":"true",
"optimize_merge_flops":"true",
"optimize_merge_latches":"true",
"optimize_seq_x_to":"0",
"program_name":"Genus(TM) Synthesis Solution",
"program_version":"21.15-s080_1",
"ungroup_separator":"_",
"use_abstract_models":"false",
"wlec_no_save_in_db":"false",
"wlec_mapping_method_sensitive":"true",
"wlec_hdl_extract_macro_constraint":"false",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_alias_flow":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_dp_flowgraph":"true",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_auto_analyze":"true",
"wlec_cg_declone_hier_compare":"true",
"wlec_checkpoint":"",
"wlec_checkpoint_equations_only":"false",
"wlec_compare_threads":"4",
"wlec_composite_compare":"true",
"wlec_cut_point":"none",
"wlec_dft_constraint_file":"",
"wlec_flatten_model_lib_latch_fold":"false",
"wlec_flatten_model_lib_seq_redundant":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_gzip_fv_json":"false",
"wlec_hier_comp_threshold":"50",
"wlec_ignore_ovf":"false",
"wlec_no_dft_constraints":"false",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_low_power_analysis":"false",
"wlec_mapping_file_flow":"true",
"wlec_multithread_license_list":"",
"wlec_name_for_alias_flow":"original_name",
"wlec_ncprotect_keydb":"true",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_one_hot_mux":"false",
"wlec_parallel_threads":"4",
"wlec_post_add_notranslate_modules":"",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_name_mapping_flow":"false",
"wlec_rtl_names_flow":"false",
"wlec_disable_use_rtl_names":"false",
"wlec_rtl_top":"",
"wlec_run_hier_check_noneq":"false",
"wlec_set_cdn_synth_root":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"wlec_uniquify":"true",
"wlec_use_analyze_results":"true",
"wlec_use_check_equation":"false",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_use_smart_lec":"false",
"wlec_verbose":"false",
"wlec_write_cpf_lp_ec_flow":"true",
"wlec_write_lec_flow_auto_submit":"false",
"wlec_write_name_mapping_file":"false",
"wlec_hier_append_string":"",
"wlec_hier_compare_string":"",
"wlec_hier_prepend_string":"",
"wlec_enable_optimized_dynamic_flatten":"false",
"bus_naming_style":"%s[%d]",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"write_vlog_empty_module_for_black_box":"false",
"write_vlog_no_negative_index":"false",
"hdl_convert_case_dont_care_as_zero":"false",
"hdl_set_index_out_of_range_vals":"false",
"hdl_record_array_index_truncation_info":"true",
"wlec_auto_analyze_noseq_merge":"false",
"wlec_hier_function_pin_mapping":"false",
"wlec_black_box_ilm_modules":"false",
"wlec_common_ui_algo_fv_json":"false",
"retimed_modules":[],
"retimed_modules_arch_name":[],
"object":"/",
"type":"root"},
{"commit_cpf_done":"false",
"hdl_filelist":"{default {-sv -f} {SYNTHESIS} {/home/p/paschalk/Desktop/I2C_Memory/filelists/rtl.f} {} {}}",
"hdl_user_name":"I2CAndMemory",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{i2c_inst/sda_out_reg {{constant 0}}}",
"seq_reason_deleted_rtl":"{i2c_inst/sda_out {{constant 0}}}",
"state":"mapped",
"obsolete_state":"mapped",
"verification_directory":"/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/MMMC/Genus_Reports/fv/",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/I2CAndMemory",
"type":"design"},
{"logical_hier":"true",
"instances":"/designs/I2CAndMemory/instances_hier/i2c_inst",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"true",
"object":"/designs/I2CAndMemory/subdesigns/I2C_Slave",
"type":"subdesign"},
{"logical_hier":"true",
"instances":"/designs/I2CAndMemory/instances_hier/mem_inst",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/I2CAndMemory/subdesigns/Memory",
"type":"subdesign"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_WC_TC/D_CELLS_HD_LPMOS_slow_1_62V_175C",
"type":"library"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_WC_TC/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C",
"type":"library"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_TYP_TC/D_CELLS_HD_LPMOS_typ_1_80V_25C",
"type":"library"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_TYP_TC/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C",
"type":"library"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_BC_TC/D_CELLS_HD_LPMOS_fast_1_98V_m40C",
"type":"library"},
{"files":"/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib",
"object":"/libraries/library_domains/PVT_1_80_V_BC_TC/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C",
"type":"library"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/read_only_reg_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/clk_cnt_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/rw_bit_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/shift_reg_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Data_out_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_addr_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/sda_sync_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_read_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/Reg_write_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/state_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/sda_sync_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/sda_en_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/start_cond_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/sda_out_reg297",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/sda_sync_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/scl_sync_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/scl_sync_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/scl_sync_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/scl_rising_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/scl_falling_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/bit_cnt_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/bit_cnt_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/bit_cnt_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/bit_cnt_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/clk_cnt_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/stop_cond_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/state_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/state_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/i2c_inst/instances_seq/state_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Amp_EN_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Amp_EN_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Amp_EN_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CP_reset_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CP_reset_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CP_reset_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[2][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[2][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/CS_control_reg[2][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[2][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[3][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[4][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[5][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[6][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[7][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[8][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[9][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[10][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[11][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[12][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[13][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[14][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[15][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[16][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[17][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[18][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[19][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[20][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[21][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[22][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[23][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[24][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[25][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[26][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[27][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[28][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[29][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/DAC_out_reg[30][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Data_out_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_EN_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_EN_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_EN_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_FEN_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_FEN_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/Timer_FEN_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[2][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[3][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[4][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[5][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[6][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[7][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[8][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[9][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[10][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[11][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[12][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[13][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[14][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[15][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[16][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[17][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[18][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[19][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[20][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[21][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[22][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[23][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[24][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[25][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[26][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[27][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[28][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[29][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[30][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[31][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[32][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[33][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[34][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[35][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_reg[36][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/rw_en_reg",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/I2CAndMemory/instances_hier/mem_inst/instances_seq/registers_en_reg[7]",
"type":"instance"},
{"index": "4", 
 "date": "Tue Nov 25 20:24:09 UTC 2025",
 "seconds": 1764102249.548188,
 "netlist": "map.v", 
 "netlist_exists": "0", 
 "netlist_normalize": "", 
 "netlist_mtime": "", 
 "netlist_timestamp": "", 
 "netlist_size": "", 
 "netlist_cksum": "", 
 "design_name": "I2CAndMemory", 
 "synth_workdir": "/home/p/paschalk/Desktop/I2C_Memory/flows/genus", 
 "synthesis_command":"",
 "current_label": "mapv", 
 "previous_label": "fv_map", 
 "write_verif_file_runtime": 0.905339 
 }
]
