#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x121f57230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x121f54dc0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x121f696e0_0 .net "active", 0 0, v0x121f675b0_0;  1 drivers
v0x121f69770_0 .var "clk", 0 0;
v0x121f69880_0 .var "clk_enable", 0 0;
v0x121f69910_0 .net "data_address", 31 0, L_0x121f6db90;  1 drivers
v0x121f699a0_0 .net "data_read", 0 0, v0x121f67b20_0;  1 drivers
v0x121f69a70_0 .net "data_readdata", 31 0, L_0x121f6a340;  1 drivers
v0x121f69b40_0 .net "data_write", 0 0, v0x121f67c70_0;  1 drivers
v0x121f69bd0_0 .net "data_writedata", 31 0, v0x121f67d10_0;  1 drivers
v0x121f69c80_0 .var "init_instr", 31 0;
v0x121f69db0_0 .var "init_mem", 0 0;
v0x121f69e40_0 .var "init_mem_addr", 31 0;
v0x121f69ed0_0 .var "instr_active", 0 0;
v0x121f69f80_0 .net "instr_address", 31 0, L_0x121f6e4f0;  1 drivers
v0x121f6a030_0 .var "instr_readdata", 31 0;
v0x121f6a0e0_0 .net "register_v0", 31 0, v0x121f68a90_0;  1 drivers
v0x121f6a190_0 .var "reset", 0 0;
S_0x121f52c80 .scope module, "dut" "mips_cpu_harvard" 3 68, 4 1 0, S_0x121f54dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x121f6b020 .functor OR 1, L_0x121f6ac70, L_0x121f6af00, C4<0>, C4<0>;
L_0x121f6cfd0 .functor BUFZ 1, L_0x121f6bcd0, C4<0>, C4<0>, C4<0>;
L_0x121f6ce30 .functor BUFZ 32, L_0x121f6d200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121f6db90 .functor BUFZ 32, v0x121f62ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121f6e4f0 .functor BUFZ 32, v0x121f638c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121f64be0_0 .net *"_ivl_10", 0 0, L_0x121f6a760;  1 drivers
v0x121f64c70_0 .net *"_ivl_102", 31 0, L_0x121f6c510;  1 drivers
L_0x1280786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f64d00_0 .net *"_ivl_105", 25 0, L_0x1280786d0;  1 drivers
L_0x128078718 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x121f64d90_0 .net/2u *"_ivl_106", 31 0, L_0x128078718;  1 drivers
v0x121f64e20_0 .net *"_ivl_117", 4 0, L_0x121f6cba0;  1 drivers
v0x121f64ed0_0 .net *"_ivl_119", 4 0, L_0x121f6c830;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x121f64f80_0 .net/2s *"_ivl_12", 1 0, L_0x1280780a0;  1 drivers
L_0x1280787f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f65030_0 .net/2u *"_ivl_132", 15 0, L_0x1280787f0;  1 drivers
v0x121f650e0_0 .net *"_ivl_135", 15 0, L_0x121f6d810;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f651f0_0 .net/2s *"_ivl_14", 1 0, L_0x1280780e8;  1 drivers
L_0x128078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x121f652a0_0 .net *"_ivl_145", 0 0, L_0x128078880;  1 drivers
L_0x1280788c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x121f65350_0 .net/2u *"_ivl_147", 31 0, L_0x1280788c8;  1 drivers
v0x121f65400_0 .net *"_ivl_149", 31 0, L_0x121f6da90;  1 drivers
v0x121f654b0_0 .net *"_ivl_151", 31 0, L_0x121f6e010;  1 drivers
v0x121f65560_0 .net *"_ivl_153", 31 0, L_0x121f6ba90;  1 drivers
v0x121f65610_0 .net *"_ivl_155", 29 0, L_0x121f6de80;  1 drivers
L_0x128078910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f656c0_0 .net *"_ivl_157", 1 0, L_0x128078910;  1 drivers
L_0x128078958 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x121f65850_0 .net/2u *"_ivl_159", 31 0, L_0x128078958;  1 drivers
v0x121f658e0_0 .net *"_ivl_16", 1 0, L_0x121f6a8a0;  1 drivers
v0x121f65990_0 .net *"_ivl_161", 31 0, L_0x121f6e110;  1 drivers
v0x121f65a40_0 .net *"_ivl_20", 31 0, L_0x121f6ab10;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f65af0_0 .net *"_ivl_23", 25 0, L_0x128078130;  1 drivers
L_0x128078178 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x121f65ba0_0 .net/2u *"_ivl_24", 31 0, L_0x128078178;  1 drivers
v0x121f65c50_0 .net *"_ivl_26", 0 0, L_0x121f6ac70;  1 drivers
v0x121f65cf0_0 .net *"_ivl_28", 31 0, L_0x121f6ad90;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f65da0_0 .net *"_ivl_31", 25 0, L_0x1280781c0;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0x121f65e50_0 .net/2u *"_ivl_32", 31 0, L_0x128078208;  1 drivers
v0x121f65f00_0 .net *"_ivl_34", 0 0, L_0x121f6af00;  1 drivers
v0x121f65fa0_0 .net *"_ivl_37", 0 0, L_0x121f6b020;  1 drivers
L_0x128078250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x121f66040_0 .net/2s *"_ivl_38", 1 0, L_0x128078250;  1 drivers
v0x121f660f0_0 .net *"_ivl_4", 31 0, L_0x121f6a5b0;  1 drivers
L_0x128078298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f661a0_0 .net/2s *"_ivl_40", 1 0, L_0x128078298;  1 drivers
v0x121f66250_0 .net *"_ivl_42", 1 0, L_0x121f6b190;  1 drivers
v0x121f65770_0 .net *"_ivl_46", 31 0, L_0x121f6b3b0;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f664e0_0 .net *"_ivl_49", 25 0, L_0x1280782e0;  1 drivers
L_0x128078328 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x121f66570_0 .net/2u *"_ivl_50", 31 0, L_0x128078328;  1 drivers
v0x121f66610_0 .net *"_ivl_52", 0 0, L_0x121f6b500;  1 drivers
L_0x128078370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x121f666b0_0 .net/2s *"_ivl_54", 1 0, L_0x128078370;  1 drivers
L_0x1280783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f66760_0 .net/2s *"_ivl_56", 1 0, L_0x1280783b8;  1 drivers
v0x121f66810_0 .net *"_ivl_58", 1 0, L_0x121f6b5e0;  1 drivers
v0x121f668c0_0 .net *"_ivl_62", 31 0, L_0x121f6b880;  1 drivers
L_0x128078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f66970_0 .net *"_ivl_65", 25 0, L_0x128078400;  1 drivers
L_0x128078448 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x121f66a20_0 .net/2u *"_ivl_66", 31 0, L_0x128078448;  1 drivers
v0x121f66ad0_0 .net *"_ivl_68", 0 0, L_0x121f6b9f0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f66b70_0 .net *"_ivl_7", 25 0, L_0x128078010;  1 drivers
L_0x128078490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x121f66c20_0 .net/2s *"_ivl_70", 1 0, L_0x128078490;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f66cd0_0 .net/2s *"_ivl_72", 1 0, L_0x1280784d8;  1 drivers
v0x121f66d80_0 .net *"_ivl_74", 1 0, L_0x121f6bb90;  1 drivers
v0x121f66e30_0 .net *"_ivl_78", 31 0, L_0x121f6bdb0;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x121f66ee0_0 .net/2u *"_ivl_8", 31 0, L_0x128078058;  1 drivers
L_0x128078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f66f90_0 .net *"_ivl_81", 25 0, L_0x128078520;  1 drivers
L_0x128078568 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v0x121f67040_0 .net/2u *"_ivl_82", 31 0, L_0x128078568;  1 drivers
v0x121f670f0_0 .net *"_ivl_86", 31 0, L_0x121f6bfc0;  1 drivers
L_0x1280785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f671a0_0 .net *"_ivl_89", 25 0, L_0x1280785b0;  1 drivers
L_0x1280785f8 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x121f67250_0 .net/2u *"_ivl_90", 31 0, L_0x1280785f8;  1 drivers
v0x121f67300_0 .net *"_ivl_92", 0 0, L_0x121f6be50;  1 drivers
L_0x128078640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x121f673a0_0 .net/2s *"_ivl_94", 1 0, L_0x128078640;  1 drivers
L_0x128078688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f67450_0 .net/2s *"_ivl_96", 1 0, L_0x128078688;  1 drivers
v0x121f67500_0 .net *"_ivl_98", 1 0, L_0x121f6c2c0;  1 drivers
v0x121f675b0_0 .var "active", 0 0;
v0x121f67650_0 .net "alu_control_out", 2 0, L_0x121f6d640;  1 drivers
v0x121f67700_0 .net "alu_op1", 31 0, L_0x121f6ce30;  1 drivers
v0x121f677c0_0 .net "alu_op2", 31 0, L_0x121f6d6e0;  1 drivers
v0x121f67850_0 .net "alu_out", 31 0, v0x121f62ed0_0;  1 drivers
v0x121f678e0_0 .net "alu_src", 0 0, L_0x121f6aa30;  1 drivers
v0x121f662e0_0 .net "alu_z_flag", 0 0, L_0x121f6dc40;  1 drivers
v0x121f66370_0 .net "branch", 0 0, L_0x121f6c360;  1 drivers
v0x121f66400_0 .net "clk", 0 0, v0x121f69770_0;  1 drivers
v0x121f67970_0 .net "clk_enable", 0 0, v0x121f69880_0;  1 drivers
v0x121f67a00_0 .net "curr_addr", 31 0, v0x121f638c0_0;  1 drivers
v0x121f67a90_0 .net "data_address", 31 0, L_0x121f6db90;  alias, 1 drivers
v0x121f67b20_0 .var "data_read", 0 0;
v0x121f67bc0_0 .net "data_readdata", 31 0, L_0x121f6a340;  alias, 1 drivers
v0x121f67c70_0 .var "data_write", 0 0;
v0x121f67d10_0 .var "data_writedata", 31 0;
v0x121f67dc0_0 .net "f_code", 5 0, L_0x121f6c750;  1 drivers
v0x121f67e80_0 .net "instr_address", 31 0, L_0x121f6e4f0;  alias, 1 drivers
v0x121f67f20_0 .net "instr_opcode", 5 0, L_0x121f6a4d0;  1 drivers
v0x121f67fd0_0 .net "instr_readdata", 31 0, v0x121f6a030_0;  1 drivers
v0x121f68080_0 .net "instr_w_reset", 31 0, L_0x121f6a3f0;  1 drivers
v0x121f68130_0 .net "mem_read", 0 0, L_0x121f6c430;  1 drivers
v0x121f681d0_0 .net "mem_to_reg", 0 0, L_0x121f6b7a0;  1 drivers
v0x121f68270_0 .net "mem_write", 0 0, L_0x121f6bc30;  1 drivers
v0x121f68310_0 .net "next_instr_addr", 31 0, L_0x121f6e5e0;  1 drivers
v0x121f683d0_0 .net "offset", 31 0, L_0x121f6d9b0;  1 drivers
v0x121f68470_0 .net "reg_a_read_data", 31 0, L_0x121f6d200;  1 drivers
v0x121f68530_0 .net "reg_a_read_index", 4 0, L_0x121f6c920;  1 drivers
v0x121f685e0_0 .net "reg_b_read_data", 31 0, L_0x121f6d4b0;  1 drivers
v0x121f68690_0 .net "reg_b_read_index", 4 0, L_0x121f6ca00;  1 drivers
v0x121f68740_0 .net "reg_dst", 0 0, L_0x121f6b2d0;  1 drivers
v0x121f687d0_0 .net "reg_write", 0 0, L_0x121f6bcd0;  1 drivers
v0x121f68870_0 .net "reg_write_data", 31 0, L_0x121f6cd90;  1 drivers
v0x121f68930_0 .net "reg_write_enable", 0 0, L_0x121f6cfd0;  1 drivers
v0x121f689e0_0 .net "reg_write_index", 4 0, L_0x121f6caa0;  1 drivers
v0x121f68a90_0 .var "register_v0", 31 0;
v0x121f68b20_0 .net "reset", 0 0, v0x121f6a190_0;  1 drivers
v0x121f68bd0_0 .var "reset_instr", 31 0;
L_0x121f6a3f0 .functor MUXZ 32, v0x121f6a030_0, v0x121f68bd0_0, v0x121f6a190_0, C4<>;
L_0x121f6a4d0 .part L_0x121f6a3f0, 26, 6;
L_0x121f6a5b0 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x128078010;
L_0x121f6a760 .cmp/ge 32, L_0x121f6a5b0, L_0x128078058;
L_0x121f6a8a0 .functor MUXZ 2, L_0x1280780e8, L_0x1280780a0, L_0x121f6a760, C4<>;
L_0x121f6aa30 .part L_0x121f6a8a0, 0, 1;
L_0x121f6ab10 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x128078130;
L_0x121f6ac70 .cmp/eq 32, L_0x121f6ab10, L_0x128078178;
L_0x121f6ad90 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x1280781c0;
L_0x121f6af00 .cmp/eq 32, L_0x121f6ad90, L_0x128078208;
L_0x121f6b190 .functor MUXZ 2, L_0x128078298, L_0x128078250, L_0x121f6b020, C4<>;
L_0x121f6b2d0 .part L_0x121f6b190, 0, 1;
L_0x121f6b3b0 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x1280782e0;
L_0x121f6b500 .cmp/eq 32, L_0x121f6b3b0, L_0x128078328;
L_0x121f6b5e0 .functor MUXZ 2, L_0x1280783b8, L_0x128078370, L_0x121f6b500, C4<>;
L_0x121f6b7a0 .part L_0x121f6b5e0, 0, 1;
L_0x121f6b880 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x128078400;
L_0x121f6b9f0 .cmp/ne 32, L_0x121f6b880, L_0x128078448;
L_0x121f6bb90 .functor MUXZ 2, L_0x1280784d8, L_0x128078490, L_0x121f6b9f0, C4<>;
L_0x121f6bcd0 .part L_0x121f6bb90, 0, 1;
L_0x121f6bdb0 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x128078520;
L_0x121f6bc30 .cmp/eq 32, L_0x121f6bdb0, L_0x128078568;
L_0x121f6bfc0 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x1280785b0;
L_0x121f6be50 .cmp/eq 32, L_0x121f6bfc0, L_0x1280785f8;
L_0x121f6c2c0 .functor MUXZ 2, L_0x128078688, L_0x128078640, L_0x121f6be50, C4<>;
L_0x121f6c430 .part L_0x121f6c2c0, 0, 1;
L_0x121f6c510 .concat [ 6 26 0 0], L_0x121f6a4d0, L_0x1280786d0;
L_0x121f6c360 .cmp/eq 32, L_0x121f6c510, L_0x128078718;
L_0x121f6c750 .part L_0x121f6a3f0, 0, 6;
L_0x121f6c920 .part L_0x121f6a3f0, 21, 5;
L_0x121f6ca00 .part L_0x121f6a3f0, 16, 5;
L_0x121f6cba0 .part L_0x121f6a3f0, 11, 5;
L_0x121f6c830 .part L_0x121f6a3f0, 16, 5;
L_0x121f6caa0 .functor MUXZ 5, L_0x121f6c830, L_0x121f6cba0, L_0x121f6b2d0, C4<>;
L_0x121f6cd90 .functor MUXZ 32, v0x121f62ed0_0, L_0x121f6a340, L_0x121f6b7a0, C4<>;
L_0x121f6d5a0 .part L_0x121f6a4d0, 0, 2;
L_0x121f6d640 .part v0x121f63320_0, 0, 3;
L_0x121f6d810 .part L_0x121f6a3f0, 0, 16;
L_0x121f6d9b0 .concat [ 16 16 0 0], L_0x121f6d810, L_0x1280787f0;
L_0x121f6d6e0 .functor MUXZ 32, L_0x121f6d4b0, L_0x121f6d9b0, L_0x121f6aa30, C4<>;
L_0x121f6dda0 .concat [ 3 1 0 0], L_0x121f6d640, L_0x128078880;
L_0x121f6da90 .arith/sum 32, v0x121f638c0_0, L_0x1280788c8;
L_0x121f6e010 .arith/sum 32, L_0x121f6da90, L_0x121f6d9b0;
L_0x121f6de80 .part L_0x121f6e010, 0, 30;
L_0x121f6ba90 .concat [ 2 30 0 0], L_0x128078910, L_0x121f6de80;
L_0x121f6e110 .arith/sum 32, v0x121f638c0_0, L_0x128078958;
L_0x121f6e5e0 .functor MUXZ 32, L_0x121f6e110, L_0x121f6ba90, L_0x121f6c360, C4<>;
S_0x121f51b80 .scope module, "cpu_alu" "alu" 4 121, 5 1 0, S_0x121f52c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x128078838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x121f10dc0_0 .net/2u *"_ivl_0", 31 0, L_0x128078838;  1 drivers
v0x121f62cb0_0 .net "control", 3 0, L_0x121f6dda0;  1 drivers
v0x121f62d60_0 .net "op1", 31 0, L_0x121f6ce30;  alias, 1 drivers
v0x121f62e20_0 .net "op2", 31 0, L_0x121f6d6e0;  alias, 1 drivers
v0x121f62ed0_0 .var "result", 31 0;
v0x121f62fc0_0 .net "z_flag", 0 0, L_0x121f6dc40;  alias, 1 drivers
E_0x121f4b0e0 .event edge, v0x121f62e20_0, v0x121f62d60_0, v0x121f62cb0_0;
L_0x121f6dc40 .cmp/eq 32, v0x121f62ed0_0, L_0x128078838;
S_0x121f630e0 .scope module, "cpu_alu_control" "alu_control" 4 106, 6 1 0, S_0x121f52c80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x121f63320_0 .var "alu_control_out", 3 0;
v0x121f633d0_0 .net "alu_fcode", 5 0, L_0x121f6c750;  alias, 1 drivers
v0x121f63480_0 .net "alu_opcode", 1 0, L_0x121f6d5a0;  1 drivers
E_0x121f632f0 .event edge, v0x121f63480_0, v0x121f633d0_0;
S_0x121f63590 .scope module, "cpu_pc" "pc" 4 133, 7 1 0, S_0x121f52c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x121f63810_0 .net "clk", 0 0, v0x121f69770_0;  alias, 1 drivers
v0x121f638c0_0 .var "curr_addr", 31 0;
v0x121f63970_0 .net "next_addr", 31 0, L_0x121f6e5e0;  alias, 1 drivers
o0x1280403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x121f63a30_0 .net "reset", 0 0, o0x1280403d0;  0 drivers
E_0x121f637d0 .event posedge, v0x121f63810_0;
S_0x121f63b30 .scope module, "register" "regfile" 4 83, 8 1 0, S_0x121f52c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x121f6d200 .functor BUFZ 32, L_0x121f6d040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x121f6d4b0 .functor BUFZ 32, L_0x121f6d2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121f63e30_0 .net *"_ivl_0", 31 0, L_0x121f6d040;  1 drivers
v0x121f63ef0_0 .net *"_ivl_10", 6 0, L_0x121f6d390;  1 drivers
L_0x1280787a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f63f90_0 .net *"_ivl_13", 1 0, L_0x1280787a8;  1 drivers
v0x121f64040_0 .net *"_ivl_2", 6 0, L_0x121f6d0e0;  1 drivers
L_0x128078760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x121f640f0_0 .net *"_ivl_5", 1 0, L_0x128078760;  1 drivers
v0x121f641e0_0 .net *"_ivl_8", 31 0, L_0x121f6d2f0;  1 drivers
v0x121f64290_0 .net "r_clk", 0 0, v0x121f69770_0;  alias, 1 drivers
v0x121f64320_0 .net "r_clk_enable", 0 0, v0x121f69880_0;  alias, 1 drivers
v0x121f643b0_0 .net "read_data1", 31 0, L_0x121f6d200;  alias, 1 drivers
v0x121f644e0_0 .net "read_data2", 31 0, L_0x121f6d4b0;  alias, 1 drivers
v0x121f64590_0 .net "read_reg1", 4 0, L_0x121f6c920;  alias, 1 drivers
v0x121f64640_0 .net "read_reg2", 4 0, L_0x121f6ca00;  alias, 1 drivers
v0x121f646f0 .array "registers", 31 0, 31 0;
v0x121f64790_0 .net "reset", 0 0, v0x121f6a190_0;  alias, 1 drivers
v0x121f64830_0 .net "write_control", 0 0, L_0x121f6cfd0;  alias, 1 drivers
v0x121f648d0_0 .net "write_data", 31 0, L_0x121f6cd90;  alias, 1 drivers
v0x121f64980_0 .net "write_reg", 4 0, L_0x121f6caa0;  alias, 1 drivers
L_0x121f6d040 .array/port v0x121f646f0, L_0x121f6d0e0;
L_0x121f6d0e0 .concat [ 5 2 0 0], L_0x121f6c920, L_0x128078760;
L_0x121f6d2f0 .array/port v0x121f646f0, L_0x121f6d390;
L_0x121f6d390 .concat [ 5 2 0 0], L_0x121f6ca00, L_0x1280787a8;
S_0x121f68d90 .scope module, "instr" "data_ram" 3 59, 9 3 0, S_0x121f54dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x121f6a340 .functor BUFZ 32, L_0x121f6a260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x121f68ff0_0 .net *"_ivl_0", 31 0, L_0x121f6a260;  1 drivers
v0x121f69080_0 .net "clk", 0 0, v0x121f69770_0;  alias, 1 drivers
v0x121f69110_0 .net "data_address", 31 0, v0x121f69e40_0;  1 drivers
v0x121f691c0_0 .net "data_read", 0 0, v0x121f69ed0_0;  1 drivers
v0x121f69260_0 .net "data_readdata", 31 0, L_0x121f6a340;  alias, 1 drivers
v0x121f69340_0 .net "data_write", 0 0, v0x121f69db0_0;  1 drivers
v0x121f693d0_0 .net "data_writedata", 31 0, v0x121f69c80_0;  1 drivers
v0x121f69480_0 .var/i "i", 31 0;
v0x121f69530 .array "ram", 0 65535, 31 0;
L_0x121f6a260 .array/port v0x121f69530, v0x121f69e40_0;
    .scope S_0x121f68d90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121f69480_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x121f69480_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x121f69480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f69530, 0, 4;
    %load/vec4 v0x121f69480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x121f69480_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x121f68d90;
T_1 ;
    %wait E_0x121f637d0;
    %load/vec4 v0x121f69340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x121f693d0_0;
    %ix/getv 3, v0x121f69110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f69530, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x121f63b30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x121f646f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x121f63b30;
T_3 ;
    %wait E_0x121f637d0;
    %load/vec4 v0x121f64790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x121f64320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x121f64830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x121f648d0_0;
    %load/vec4 v0x121f64980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x121f646f0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x121f630e0;
T_4 ;
    %wait E_0x121f632f0;
    %load/vec4 v0x121f63480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x121f63480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x121f63480_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x121f633d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x121f63320_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x121f51b80;
T_5 ;
    %wait E_0x121f4b0e0;
    %load/vec4 v0x121f62cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %and;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %or;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %add;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %sub;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x121f62d60_0;
    %load/vec4 v0x121f62e20_0;
    %or;
    %inv;
    %assign/vec4 v0x121f62ed0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x121f63590;
T_6 ;
    %wait E_0x121f637d0;
    %load/vec4 v0x121f63970_0;
    %assign/vec4 v0x121f638c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x121f52c80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121f68bd0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x121f54dc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121f69770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x121f69770_0;
    %inv;
    %store/vec4 v0x121f69770_0, 0, 1;
    %delay 1, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x121f54dc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121f6a190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121f6a190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121f6a190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121f69db0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x121f69e40_0, 0, 32;
    %vpi_call/w 3 55 "$display", "succ" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/jr_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
