Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 30 13:29:59 2023
| Host         : Tutu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soma_timing_summary_routed.rpt -pb soma_timing_summary_routed.pb -rpx soma_timing_summary_routed.rpx -warn_on_violation
| Design       : soma
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_real_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.871        0.000                      0                   34        0.263        0.000                      0                   34        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.871        0.000                      0                   34        0.263        0.000                      0                   34        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.854     8.792    clk_real
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    cnt_50Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.854     8.792    clk_real
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    cnt_50Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.854     8.792    clk_real
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    cnt_50Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.728%)  route 2.815ns (77.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.854     8.792    clk_real
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X61Y15         FDRE (Setup_fdre_C_R)       -0.429    14.663    cnt_50Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.716     8.654    clk_real
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cnt_50Hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.716     8.654    clk_real
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cnt_50Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.716     8.654    clk_real
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cnt_50Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.828ns (23.625%)  route 2.677ns (76.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.716     8.654    clk_real
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    cnt_50Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.828ns (23.643%)  route 2.674ns (76.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.713     8.651    clk_real
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[13]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_50Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cnt_50Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.828ns (23.643%)  route 2.674ns (76.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  cnt_50Hz_reg[14]/Q
                         net (fo=2, routed)           0.687     6.292    cnt_50Hz_reg_n_0_[14]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.416 f  clk_real_i_3/O
                         net (fo=2, routed)           0.681     7.097    clk_real_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.221 f  cnt_50Hz[16]_i_3/O
                         net (fo=1, routed)           0.593     7.814    cnt_50Hz[16]_i_3_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.938 r  cnt_50Hz[16]_i_1/O
                         net (fo=16, routed)          0.713     8.651    clk_real
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[14]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y17         FDRE (Setup_fdre_C_R)       -0.429    14.685    cnt_50Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  6.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cnt_50Hz_reg[12]/Q
                         net (fo=2, routed)           0.119     1.732    cnt_50Hz_reg_n_0_[12]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cnt_50Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    data0[12]
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[12]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    cnt_50Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cnt_50Hz_reg[16]/Q
                         net (fo=2, routed)           0.120     1.732    cnt_50Hz_reg_n_0_[16]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cnt_50Hz_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    data0[16]
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[16]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    cnt_50Hz_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt_50Hz_reg[8]/Q
                         net (fo=3, routed)           0.120     1.734    cnt_50Hz_reg_n_0_[8]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_50Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    data0[8]
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[8]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    cnt_50Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt_50Hz_reg[4]/Q
                         net (fo=3, routed)           0.120     1.734    cnt_50Hz_reg_n_0_[4]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_50Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    data0[4]
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    cnt_50Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cnt_50Hz_reg[9]/Q
                         net (fo=3, routed)           0.116     1.729    cnt_50Hz_reg_n_0_[9]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  cnt_50Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    data0[9]
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[9]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    cnt_50Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cnt_50Hz_reg[11]/Q
                         net (fo=2, routed)           0.120     1.734    cnt_50Hz_reg_n_0_[11]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  cnt_50Hz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    data0[11]
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  cnt_50Hz_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    cnt_50Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cnt_50Hz_reg[13]/Q
                         net (fo=2, routed)           0.117     1.729    cnt_50Hz_reg_n_0_[13]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  cnt_50Hz_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.844    data0[13]
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[13]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    cnt_50Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cnt_50Hz_reg[15]/Q
                         net (fo=2, routed)           0.122     1.734    cnt_50Hz_reg_n_0_[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  cnt_50Hz_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    data0[15]
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  cnt_50Hz_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    cnt_50Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt_50Hz_reg[7]/Q
                         net (fo=3, routed)           0.122     1.736    cnt_50Hz_reg_n_0_[7]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  cnt_50Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    data0[7]
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  cnt_50Hz_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    cnt_50Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_50Hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_50Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cnt_50Hz_reg[3]/Q
                         net (fo=3, routed)           0.122     1.736    cnt_50Hz_reg_n_0_[3]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  cnt_50Hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    data0[3]
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  cnt_50Hz_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    cnt_50Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   clk_real_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   cnt_50Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   cnt_50Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   cnt_50Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y16   cnt_50Hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   cnt_50Hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   cnt_50Hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   cnt_50Hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   cnt_50Hz_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   clk_real_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   clk_real_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_50Hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_50Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   clk_real_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   clk_real_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_50Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   cnt_50Hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   cnt_50Hz_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.963ns  (logic 5.591ns (40.041%)  route 8.372ns (59.959%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 f  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.281     5.593    e_OBUF_inst_i_4_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.332     5.925 r  e_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.263     6.188    e_OBUF_inst_i_3_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.312 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.129    10.441    e_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.963 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    13.963    e
    L1                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 2.299ns (28.535%)  route 5.759ns (71.465%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.360     6.695 r  seg[6]_i_4/O
                         net (fo=5, routed)           1.037     7.732    seg[6]_i_4_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I2_O)        0.326     8.058 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.058    seg[6]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.779ns  (logic 2.299ns (29.557%)  route 5.480ns (70.443%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.360     6.695 r  seg[6]_i_4/O
                         net (fo=5, routed)           0.759     7.453    seg[6]_i_4_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.326     7.779 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.779    seg[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 2.299ns (29.569%)  route 5.477ns (70.431%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.360     6.695 r  seg[6]_i_4/O
                         net (fo=5, routed)           0.756     7.450    seg[6]_i_4_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.326     7.776 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.776    seg[3]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 2.299ns (30.037%)  route 5.356ns (69.963%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.360     6.695 r  seg[6]_i_4/O
                         net (fo=5, routed)           0.634     7.329    seg[6]_i_4_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I5_O)        0.326     7.655 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.655    seg[5]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 1.833ns (24.341%)  route 5.699ns (75.659%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.707     5.168    b_IBUF[0]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     5.292 r  seg[6]_i_6/O
                         net (fo=7, routed)           1.128     6.420    seg[6]_i_6_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.544 f  seg[4]_i_4/O
                         net (fo=1, routed)           0.864     7.408    seg[4]_i_4_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.532 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.532    seg[4]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 2.299ns (30.665%)  route 5.199ns (69.335%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I1_O)        0.360     6.695 r  seg[6]_i_4/O
                         net (fo=5, routed)           0.478     7.172    seg[6]_i_4_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I4_O)        0.326     7.498 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.498    seg[0]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 2.069ns (28.055%)  route 5.307ns (71.945%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  b_IBUF[0]_inst/O
                         net (fo=15, routed)          3.698     5.160    b_IBUF[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.152     5.312 r  e_OBUF_inst_i_4/O
                         net (fo=5, routed)           1.023     6.335    e_OBUF_inst_i_4_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.332     6.667 r  seg[2]_i_2/O
                         net (fo=1, routed)           0.585     7.252    seg[2]_i_2_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I2_O)        0.124     7.376 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.376    seg[2]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.958ns (69.748%)  route 2.150ns (30.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sel_IBUF_inst/O
                         net (fo=8, routed)           2.150     3.603    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.108 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.108    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 3.959ns (63.570%)  route 2.269ns (36.430%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[0]/Q
                         net (fo=1, routed)           2.269     2.725    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.228 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.228    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_selector_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.714%)  route 0.204ns (52.286%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  display_selector_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_selector_reg[2]/Q
                         net (fo=16, routed)          0.204     0.345    display_selector[2]
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    an[3]_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_selector_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.328%)  route 0.207ns (52.672%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  display_selector_reg[0]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_selector_reg[0]/Q
                         net (fo=16, routed)          0.207     0.348    display_selector[0]
    SLICE_X58Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.393 r  display_selector[0]_i_1/O
                         net (fo=1, routed)           0.000     0.393    display_selector[0]_i_1_n_0
    SLICE_X58Y16         FDRE                                         r  display_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_selector_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.839%)  route 0.319ns (63.161%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  display_selector_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_selector_reg[2]/Q
                         net (fo=16, routed)          0.197     0.338    display_selector[2]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  display_selector[2]_i_1/O
                         net (fo=1, routed)           0.122     0.505    display_selector[2]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  display_selector_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.291ns (55.497%)  route 0.233ns (44.503%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  display_selector_reg[1]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display_selector_reg[1]/Q
                         net (fo=26, routed)          0.179     0.327    display_selector[1]
    SLICE_X60Y17         LUT5 (Prop_lut5_I3_O)        0.098     0.425 f  seg[5]_i_2/O
                         net (fo=1, routed)           0.054     0.479    seg[5]_i_2_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.524 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.524    seg[5]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.231ns (42.783%)  route 0.309ns (57.217%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE                         0.000     0.000 r  display_selector_reg[0]/C
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_selector_reg[0]/Q
                         net (fo=16, routed)          0.121     0.262    display_selector[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  seg[2]_i_3/O
                         net (fo=1, routed)           0.188     0.495    seg[2]_i_3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.540 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.540    seg[2]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.250ns (45.880%)  route 0.295ns (54.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  display_selector_reg[1]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display_selector_reg[1]/Q
                         net (fo=26, routed)          0.179     0.327    display_selector[1]
    SLICE_X60Y17         LUT3 (Prop_lut3_I1_O)        0.102     0.429 r  an[0]_i_1/O
                         net (fo=1, routed)           0.115     0.545    an[0]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.051%)  route 0.360ns (65.949%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  display_selector_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_selector_reg[2]/Q
                         net (fo=16, routed)          0.208     0.349    display_selector[2]
    SLICE_X58Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.394 r  an[2]_i_1/O
                         net (fo=1, routed)           0.152     0.546    an[2]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.291ns (52.812%)  route 0.260ns (47.188%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  display_selector_reg[1]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display_selector_reg[1]/Q
                         net (fo=26, routed)          0.172     0.320    display_selector[1]
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.098     0.418 f  seg[6]_i_5/O
                         net (fo=5, routed)           0.088     0.506    seg[6]_i_5_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.551 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.551    seg[3]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.291ns (52.621%)  route 0.262ns (47.379%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  display_selector_reg[1]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display_selector_reg[1]/Q
                         net (fo=26, routed)          0.172     0.320    display_selector[1]
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.098     0.418 f  seg[6]_i_5/O
                         net (fo=5, routed)           0.090     0.508    seg[6]_i_5_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.553 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.553    seg[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_selector_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_selector_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.250ns (41.937%)  route 0.346ns (58.063%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE                         0.000     0.000 r  display_selector_reg[1]/C
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  display_selector_reg[1]/Q
                         net (fo=26, routed)          0.172     0.320    display_selector[1]
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.102     0.422 r  display_selector[1]_i_1/O
                         net (fo=1, routed)           0.174     0.596    display_selector[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  display_selector_reg[1]/D
  -------------------------------------------------------------------    -------------------





