D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\FPGA\a3p1000_INA220\synthesis\synwork\Top_0_comp.srs  -top  Top_0  -hdllog  D:\FPGA\a3p1000_INA220\synthesis\synlog\Top_0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I D:\FPGA\a3p1000_INA220\synthesis\  -I D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -encrypt  -pro  -dmgen  D:\FPGA\a3p1000_INA220\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_INA220\hdl\UART_control.v -lib COREAPB3_LIB D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v -lib COREAPB3_LIB D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v -lib COREAPB3_LIB D:\FPGA\a3p1000_INA220\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v -lib work D:\FPGA\a3p1000_INA220\smartgen\IIC_FIFO\IIC_FIFO.v -lib work D:\FPGA\a3p1000_INA220\hdl\IIC_control.v -lib work D:\FPGA\a3p1000_INA220\component\work\Top_0\Top_0.v 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Top_0_comp.srs -top Top_0 -hdllog ..\synlog\Top_0_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v -lib work ..\..\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work ..\..\hdl\UART_control.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v -lib work ..\..\smartgen\IIC_FIFO\IIC_FIFO.v -lib work ..\..\hdl\IIC_control.v -lib work ..\..\component\work\Top_0\Top_0.v
rc:0 success:1 runtime:3
file:..\synwork\Top_0_comp.srs|io:o|time:1552225698|size:72567|exec:0|csum:
file:..\synlog\Top_0_compiler.srr|io:o|time:1552225698|size:37620|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\..\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v|io:i|time:1550150607|size:102338|exec:0|csum:18E98D6909C9A42661406411DD6446F0
file:..\..\component\work\Top_0\COREI2C_0\rtl\vlog\core\corei2c.v|io:i|time:1552222559|size:17961|exec:0|csum:C9B2257192F2A85F432DFBD76B32882B
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v|io:i|time:1552222559|size:13236|exec:0|csum:5C298ADA031CC7BADCB5F6445ED03874
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v|io:i|time:1552222559|size:21145|exec:0|csum:89AE2CA631F791A913F7070A260134D0
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v|io:i|time:1552222559|size:8855|exec:0|csum:0ACBB7C7EF6D39ACE66035CD96C504BA
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1552222559|size:3341|exec:0|csum:4E937905EAF7DFC8BEC620051B9FC3AC
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v|io:i|time:1552222559|size:14242|exec:0|csum:FD1AE72D57D4291DF6CA34B2D475865C
file:..\..\hdl\UART_control.v|io:i|time:1552222070|size:1926|exec:0|csum:54A3ACC28FDB95FCFE469A043BC04504
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v|io:i|time:1550885796|size:6765|exec:0|csum:A83E99175C1B60926E5BFE85EABEB4FA
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v|io:i|time:1550885796|size:3556|exec:0|csum:4CE44D2A5D56552999FB188A8D4F8C25
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v|io:i|time:1550885796|size:32806|exec:0|csum:529DA0D00F3756EC81BB34CAF072E8C6
file:..\..\smartgen\IIC_FIFO\IIC_FIFO.v|io:i|time:1552225123|size:3016|exec:0|csum:6FBFB16FD9A0C4C39161FFA2E0DEBE0C
file:..\..\hdl\IIC_control.v|io:i|time:1552225686|size:11459|exec:0|csum:49C0946240BB90F80104C23D7CAAE084
file:..\..\component\work\Top_0\Top_0.v|io:i|time:1552222559|size:20302|exec:0|csum:E6C3C12B2D63D43C9347B016ADAEFADE
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
