#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0114DF50 .scope module, "testbench" "testbench" 2 31;
 .timescale -9 -10;
v011980B8_0 .net "MemRead", 0 0, L_0119D1F0; 1 drivers
v01198798_0 .net "MemWrite", 0 0, L_0119A8D0; 1 drivers
v011987F0_0 .var "clk", 0 0;
v011981C0_0 .net "ins", 31 0, v0114C110_0; 1 drivers
v01197D48_0 .net "pc_o", 31 0, v01196D40_0; 1 drivers
v01197DF8_0 .net "read_data", 31 0, v0114C218_0; 1 drivers
v01198110_0 .net "read_data2", 31 0, v01129EA0_0; 1 drivers
v01197E50_0 .net "result", 31 0, v0114C428_0; 1 drivers
v01198848_0 .var "rst_n", 0 0;
L_0119A8D0 .part v0114C2C8_0, 1, 1;
L_0119D1F0 .part v0114C2C8_0, 0, 1;
S_0114E170 .scope module, "CPU" "CPU" 2 42, 3 23, S_0114DF50;
 .timescale -9 -10;
v01196EA0_0 .net "ALU_result", 31 0, v01151D00_0; 1 drivers
v01197528_0 .net "ALU_src2_new", 31 0, L_0119AE50; 1 drivers
v01197108_0 .net "EX_ctrl", 3 0, v01151F10_0; 1 drivers
v01196EF8_0 .net "EX_ctrl_WB", 1 0, v011521D0_0; 1 drivers
v01196F50_0 .net "EX_data_1", 31 0, v01152070_0; 1 drivers
v011971B8_0 .net "EX_data_2", 31 0, v01152228_0; 1 drivers
v01197370_0 .net "EX_extention", 31 0, v01151A98_0; 1 drivers
v01197268_0 .net "EX_rd", 4 0, v01151BA0_0; 1 drivers
v01196FA8_0 .net "EX_rd_new", 4 0, L_0119AEA8; 1 drivers
v011973C8_0 .net "EX_rt", 4 0, v01152178_0; 1 drivers
v01197580_0 .net "ID_EX_zero_ctrl", 0 0, v011526F8_0; 1 drivers
v01197948_0 .net "IF_ID_addr", 31 0, v01197160_0; 1 drivers
v01197CB8_0 .net "IF_ID_ins", 31 0, v01197738_0; 1 drivers
v01197898_0 .net "IF_ID_keep", 0 0, v01152648_0; 1 drivers
v011979A0_0 .net "MEM_ctrl", 1 0, v01151D58_0; 1 drivers
v01197C08_0 .net "MEM_ctrl_WB", 1 0, v0114C320_0; 1 drivers
v01197840_0 .net "MEM_ctrl_o", 1 0, v0114C2C8_0; 1 drivers
v01197B58_0 .net "MEM_rd", 4 0, v0114C530_0; 1 drivers
v011978F0_0 .net "WB_ctrl_WB", 1 0, v0114BFB0_0; 1 drivers
v011979F8_0 .net "WB_data", 31 0, v0114C1C0_0; 1 drivers
v01197A50_0 .net "WB_result", 31 0, v0114C740_0; 1 drivers
v01197AA8_0 .net *"_s12", 24 0, C4<0000000000000000000000000>; 1 drivers
v01197B00_0 .net *"_s4", 24 0, C4<0000000000000000000000000>; 1 drivers
v01197BB0_0 .net *"_s8", 24 0, C4<0000000000000000000000000>; 1 drivers
v01197C60_0 .net "after_forwardA", 31 0, v01196730_0; 1 drivers
v01198530_0 .net "after_forwardB", 31 0, v01195FF8_0; 1 drivers
v011984D8_0 .net "all_ctrl", 7 0, L_0119B168; 1 drivers
v01197EA8_0 .net "alu_control", 3 0, v01151830_0; 1 drivers
v011986E8_0 .net "branch_addr", 6 0, L_0119B428; 1 drivers
v011982C8_0 .net "branch_or_not", 0 0, L_0119A068; 1 drivers
v01198270_0 .net "clk_i", 0 0, v011987F0_0; 1 drivers
v01197F00_0 .alias "data_from_mem_i", 31 0, v01197DF8_0;
v01198428_0 .net "equal", 0 0, L_0119B3D0; 1 drivers
v01198320_0 .net "forwardA", 2 0, L_0119AD48; 1 drivers
v01198168_0 .net "forwardB", 2 0, L_0119A5B8; 1 drivers
v01197F58_0 .alias "ins_i", 31 0, v011981C0_0;
v01198480_0 .alias "mem_write_addr_o", 31 0, v01197E50_0;
v01197FB0_0 .alias "mem_write_data_o", 31 0, v01198110_0;
v01198378_0 .net "new_all_ctrl", 7 0, L_0119B0B8; 1 drivers
v01198008_0 .net "new_pc", 31 0, L_011988A0; 1 drivers
v01198060_0 .net "next_addr", 6 0, L_011988F8; 1 drivers
v01198588_0 .net "pc_keep", 0 0, v01152388_0; 1 drivers
v01197DA0_0 .alias "pc_o", 31 0, v01197D48_0;
v011985E0_0 .net "read_data1", 31 0, v01196AA0_0; 1 drivers
v01198690_0 .net "read_data2", 31 0, v01196998_0; 1 drivers
v011983D0_0 .net "reg_write", 4 0, v0114C0B8_0; 1 drivers
v01198638_0 .net "rst_n_i", 0 0, v01198848_0; 1 drivers
v01198218_0 .net "sign_extention", 31 0, L_01198CC0; 1 drivers
v01198740_0 .net "write_reg_data", 31 0, L_0119A718; 1 drivers
L_01198B08 .part v01196D40_0, 0, 7;
L_01198A00 .concat [ 7 25 0 0], L_011988F8, C4<0000000000000000000000000>;
L_01198950 .concat [ 7 25 0 0], L_0119B428, C4<0000000000000000000000000>;
L_01198C10 .concat [ 7 25 0 0], L_011988F8, C4<0000000000000000000000000>;
L_01198B60 .part v0114BFB0_0, 1, 1;
L_01198BB8 .part v01197738_0, 21, 5;
L_011989A8 .part v01197738_0, 16, 5;
L_0119B480 .part v01197738_0, 0, 16;
L_0119B4D8 .part L_01198CC0, 0, 7;
L_0119B060 .part v01197160_0, 0, 7;
L_0119B1C0 .part v01197738_0, 26, 6;
L_0119B218 .part v01197738_0, 21, 5;
L_0119B320 .part v01197738_0, 16, 5;
L_0119B378 .part v01151D58_0, 0, 1;
L_0119B270 .part L_0119B0B8, 6, 2;
L_0119A610 .part L_0119B0B8, 4, 2;
L_0119AB38 .part L_0119B0B8, 0, 4;
L_0119A980 .part v01197738_0, 16, 5;
L_0119A9D8 .part v01197738_0, 11, 5;
L_0119AFB0 .part v01151F10_0, 3, 1;
L_0119ACF0 .part v01151A98_0, 0, 6;
L_0119AA30 .part v01151F10_0, 1, 2;
L_0119A928 .part v01151F10_0, 0, 1;
L_0119B008 .part v01197738_0, 21, 5;
L_0119A7C8 .part v01197738_0, 16, 5;
L_0119A668 .part v0114C320_0, 1, 1;
L_0119A820 .part v011521D0_0, 1, 1;
L_0119A6C0 .part v0114C2C8_0, 0, 1;
L_0119A878 .part v0114BFB0_0, 0, 1;
S_0110C3F0 .scope module, "PC" "PC" 3 75, 4 2, S_0114E170;
 .timescale -9 -10;
v01197210_0 .alias "clk_i", 0 0, v01198270_0;
v011977E8_0 .alias "keep_i", 0 0, v01198588_0;
v011970B0_0 .alias "pc_i", 31 0, v01198008_0;
v01196D40_0 .var "pc_o", 31 0;
v011976E0_0 .alias "rst_n_i", 0 0, v01198638_0;
E_01141D68 .event negedge, v0114B7C8_0;
S_0114DEC8 .scope module, "adder0" "adder" 3 81, 5 2, S_0114E170;
 .timescale -9 -10;
v01197688_0 .alias "result_o", 6 0, v01198060_0;
v01197318_0 .net "src1_i", 6 0, L_01198B08; 1 drivers
v01197058_0 .net "src2_i", 6 0, C4<0000001>; 1 drivers
L_011988F8 .arith/sum 7, L_01198B08, C4<0000001>;
S_0114DC20 .scope module, "MUX0" "MUX_32" 3 85, 6 2, S_0114E170;
 .timescale -9 -10;
v01197630_0 .net "a", 31 0, L_01198A00; 1 drivers
v01197000_0 .net "b", 31 0, L_01198950; 1 drivers
v011974D0_0 .alias "o", 31 0, v01198008_0;
v01196E48_0 .alias "s", 0 0, v011982C8_0;
L_011988A0 .functor MUXZ 32, L_01198A00, L_01198950, L_0119A068, C4<>;
S_0114DA88 .scope module, "IF_ID_reg" "IF_ID_reg" 3 90, 7 2, S_0114E170;
 .timescale -9 -10;
v01196D98_0 .alias "clk_i", 0 0, v01198270_0;
v01197478_0 .alias "flush_d", 0 0, v011982C8_0;
v011975D8_0 .alias "ins_d", 31 0, v011981C0_0;
v01197738_0 .var "ins_q", 31 0;
v011972C0_0 .alias "keep_d", 0 0, v01197898_0;
v01197420_0 .net "next_addr_d", 31 0, L_01198C10; 1 drivers
v01197160_0 .var "next_addr_q", 31 0;
v01196DF0_0 .alias "rst_n_i", 0 0, v01198638_0;
S_0114D8F0 .scope module, "regfile" "regfile" 3 99, 8 2, S_0114E170;
 .timescale -9 -10;
v01196C58 .array "REGFILE", 31 0, 31 0;
v01196A48_0 .alias "clk_i", 0 0, v01198270_0;
v01196838_0 .net "read_addr1_d", 4 0, L_01198BB8; 1 drivers
v01196B50_0 .net "read_addr2_d", 4 0, L_011989A8; 1 drivers
v01196AA0_0 .var "read_data1_q", 31 0;
v01196998_0 .var "read_data2_q", 31 0;
v01196AF8_0 .alias "rst_n_i", 0 0, v01198638_0;
v01196890_0 .alias "write_addr_d", 4 0, v011983D0_0;
v01196BA8_0 .net "write_d", 0 0, L_01198B60; 1 drivers
v01197790_0 .alias "write_data_d", 31 0, v01198740_0;
v01196C58_0 .array/port v01196C58, 0;
v01196C58_1 .array/port v01196C58, 1;
v01196C58_2 .array/port v01196C58, 2;
E_01141B68/0 .event edge, v01196838_0, v01196C58_0, v01196C58_1, v01196C58_2;
v01196C58_3 .array/port v01196C58, 3;
v01196C58_4 .array/port v01196C58, 4;
v01196C58_5 .array/port v01196C58, 5;
v01196C58_6 .array/port v01196C58, 6;
E_01141B68/1 .event edge, v01196C58_3, v01196C58_4, v01196C58_5, v01196C58_6;
v01196C58_7 .array/port v01196C58, 7;
v01196C58_8 .array/port v01196C58, 8;
v01196C58_9 .array/port v01196C58, 9;
v01196C58_10 .array/port v01196C58, 10;
E_01141B68/2 .event edge, v01196C58_7, v01196C58_8, v01196C58_9, v01196C58_10;
v01196C58_11 .array/port v01196C58, 11;
v01196C58_12 .array/port v01196C58, 12;
v01196C58_13 .array/port v01196C58, 13;
v01196C58_14 .array/port v01196C58, 14;
E_01141B68/3 .event edge, v01196C58_11, v01196C58_12, v01196C58_13, v01196C58_14;
v01196C58_15 .array/port v01196C58, 15;
v01196C58_16 .array/port v01196C58, 16;
v01196C58_17 .array/port v01196C58, 17;
v01196C58_18 .array/port v01196C58, 18;
E_01141B68/4 .event edge, v01196C58_15, v01196C58_16, v01196C58_17, v01196C58_18;
v01196C58_19 .array/port v01196C58, 19;
v01196C58_20 .array/port v01196C58, 20;
v01196C58_21 .array/port v01196C58, 21;
v01196C58_22 .array/port v01196C58, 22;
E_01141B68/5 .event edge, v01196C58_19, v01196C58_20, v01196C58_21, v01196C58_22;
v01196C58_23 .array/port v01196C58, 23;
v01196C58_24 .array/port v01196C58, 24;
v01196C58_25 .array/port v01196C58, 25;
v01196C58_26 .array/port v01196C58, 26;
E_01141B68/6 .event edge, v01196C58_23, v01196C58_24, v01196C58_25, v01196C58_26;
v01196C58_27 .array/port v01196C58, 27;
v01196C58_28 .array/port v01196C58, 28;
v01196C58_29 .array/port v01196C58, 29;
v01196C58_30 .array/port v01196C58, 30;
E_01141B68/7 .event edge, v01196C58_27, v01196C58_28, v01196C58_29, v01196C58_30;
v01196C58_31 .array/port v01196C58, 31;
E_01141B68/8 .event edge, v01196C58_31, v01196B50_0;
E_01141B68 .event/or E_01141B68/0, E_01141B68/1, E_01141B68/2, E_01141B68/3, E_01141B68/4, E_01141B68/5, E_01141B68/6, E_01141B68/7, E_01141B68/8;
E_01141928/0 .event negedge, v0114C4D8_0;
E_01141928/1 .event posedge, v0114B7C8_0;
E_01141928 .event/or E_01141928/0, E_01141928/1;
S_0114DA00 .scope module, "sign_extend" "sign_extend" 3 109, 9 2, S_0114E170;
 .timescale -9 -10;
v01196520_0 .net *"_s1", 0 0, L_01198A58; 1 drivers
v011963C0_0 .net *"_s2", 15 0, C4<1111111111111111>; 1 drivers
v01196CB0_0 .net *"_s4", 31 0, L_01198AB0; 1 drivers
v01196C00_0 .net *"_s6", 15 0, C4<0000000000000000>; 1 drivers
v011969F0_0 .net *"_s8", 31 0, L_01198C68; 1 drivers
v01196940_0 .net "in_i", 15 0, L_0119B480; 1 drivers
v011968E8_0 .alias "out_o", 31 0, v01198218_0;
L_01198A58 .part L_0119B480, 15, 1;
L_01198AB0 .concat [ 16 16 0 0], L_0119B480, C4<1111111111111111>;
L_01198C68 .concat [ 16 16 0 0], L_0119B480, C4<0000000000000000>;
L_01198CC0 .functor MUXZ 32, L_01198C68, L_01198AB0, L_01198A58, C4<>;
S_0114E6C0 .scope module, "MUX2" "MUX4_32" 3 112, 10 2, S_0114E170;
 .timescale -9 -10;
v011961B0_0 .alias "a", 31 0, v011985E0_0;
v011962B8_0 .alias "b", 31 0, v01196EA0_0;
v011966D8_0 .alias "c", 31 0, v01197E50_0;
v01196310_0 .alias "d", 31 0, v01197DF8_0;
v01196730_0 .var "o", 31 0;
v01196368_0 .alias "s", 2 0, v01198320_0;
E_01140948/0 .event edge, v0112AD10_0, v011961B0_0, v0114C3D0_0, v0114BE50_0;
E_01140948/1 .event edge, v0114C218_0;
E_01140948 .event/or E_01140948/0, E_01140948/1;
S_0114DCA8 .scope module, "MUX3" "MUX4_32" 3 119, 10 2, S_0114E170;
 .timescale -9 -10;
v011960A8_0 .alias "a", 31 0, v01198690_0;
v01195DE8_0 .alias "b", 31 0, v01196EA0_0;
v01195D38_0 .alias "c", 31 0, v01197E50_0;
v01195F48_0 .alias "d", 31 0, v01197DF8_0;
v01195FF8_0 .var "o", 31 0;
v01196100_0 .alias "s", 2 0, v01198168_0;
E_011414E8/0 .event edge, v0112AB58_0, v011960A8_0, v0114C3D0_0, v0114BE50_0;
E_011414E8/1 .event edge, v0114C218_0;
E_011414E8 .event/or E_011414E8/0, E_011414E8/1;
S_0114DDB8 .scope module, "compare" "compare" 3 126, 11 2, S_0114E170;
 .timescale -9 -10;
v01196628_0 .net *"_s0", 0 0, L_0119B2C8; 1 drivers
v01195EF0_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v011964C8_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v01195FA0_0 .alias "data1_i", 31 0, v01197C60_0;
v011967E0_0 .alias "data2_i", 31 0, v01198530_0;
v01196050_0 .alias "equal_o", 0 0, v01198428_0;
L_0119B2C8 .cmp/eq 32, v01196730_0, v01195FF8_0;
L_0119B3D0 .functor MUXZ 1, C4<0>, C4<1>, L_0119B2C8, C4<>;
S_0114E5B0 .scope module, "adder1" "adder" 3 130, 5 2, S_0114E170;
 .timescale -9 -10;
v01196470_0 .alias "result_o", 6 0, v011986E8_0;
v011965D0_0 .net "src1_i", 6 0, L_0119B4D8; 1 drivers
v01196788_0 .net "src2_i", 6 0, L_0119B060; 1 drivers
L_0119B428 .arith/sum 7, L_0119B4D8, L_0119B060;
S_0114DB10 .scope module, "MUX1" "MUX_8" 3 134, 12 2, S_0114E170;
 .timescale -9 -10;
v01195E98_0 .alias "a", 7 0, v011984D8_0;
v01196680_0 .net "b", 7 0, C4<00000000>; 1 drivers
v01196418_0 .alias "o", 7 0, v01198378_0;
v01196578_0 .alias "s", 0 0, v01197580_0;
L_0119B0B8 .functor MUXZ 8, L_0119B168, C4<00000000>, v011526F8_0, C4<>;
S_0114E4A0 .scope module, "controller" "controller" 3 139, 13 2, S_0114E170;
 .timescale -9 -10;
L_0119A068 .functor AND 1, L_0119B3D0, L_0119B110, C4<1>, C4<1>;
v011526A0_0 .var "ALUOp", 1 0;
v01152490_0 .var "ALUsrc", 0 0;
v01152750_0 .var "MemRead", 0 0;
v011527A8_0 .var "MemWrite", 0 0;
v011523E0_0 .var "MemtoReg", 0 0;
v011524E8_0 .var "RegDst", 0 0;
v01152540_0 .var "RegWrite", 0 0;
v01152598_0 .net *"_s0", 5 0, C4<000100>; 1 drivers
v01196158_0 .net *"_s2", 0 0, L_0119B110; 1 drivers
v01195D90_0 .alias "all_ctrl_o", 7 0, v011984D8_0;
v01196260_0 .alias "branch_or_not_o", 0 0, v011982C8_0;
v01196208_0 .alias "equal_i", 0 0, v01198428_0;
v01195E40_0 .net "opcode_i", 5 0, L_0119B1C0; 1 drivers
E_011410C8 .event edge, v01195E40_0;
L_0119B110 .cmp/eq 6, L_0119B1C0, C4<000100>;
LS_0119B168_0_0 .concat [ 1 2 1 1], v011524E8_0, v011526A0_0, v01152490_0, v01152750_0;
LS_0119B168_0_4 .concat [ 1 1 1 0], v011527A8_0, v011523E0_0, v01152540_0;
L_0119B168 .concat [ 5 3 0 0], LS_0119B168_0_0, LS_0119B168_0_4;
S_0114D868 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 144, 14 2, S_0114E170;
 .timescale -9 -10;
v01151CA8_0 .net "EX_mem_read_i", 0 0, L_0119B378; 1 drivers
v01152330_0 .alias "EX_rt_i", 4 0, v011973C8_0;
v011526F8_0 .var "ID_EX_zero_o", 0 0;
v01152438_0 .net "ID_rs_i", 4 0, L_0119B218; 1 drivers
v011525F0_0 .net "ID_rt_i", 4 0, L_0119B320; 1 drivers
v01152648_0 .var "IF_ID_keep_o", 0 0;
v01152388_0 .var "pc_keep_o", 0 0;
E_01140B68 .event edge, v01151CA8_0, v0112AC08_0, v01152438_0, v011525F0_0;
S_0114E390 .scope module, "ID_EX_reg" "ID_EX_reg" 3 152, 15 2, S_0114E170;
 .timescale -9 -10;
v01151E08_0 .net "EX_ctrl_d", 3 0, L_0119AB38; 1 drivers
v01151F10_0 .var "EX_ctrl_q", 3 0;
v01151990_0 .net "MEM_ctrl_d", 1 0, L_0119A610; 1 drivers
v01151D58_0 .var "MEM_ctrl_q", 1 0;
v011519E8_0 .net "WB_ctrl_d", 1 0, L_0119B270; 1 drivers
v011521D0_0 .var "WB_ctrl_q", 1 0;
v01151F68_0 .alias "clk_i", 0 0, v01198270_0;
v01151A40_0 .alias "data1_d", 31 0, v01197C60_0;
v01152070_0 .var "data1_q", 31 0;
v01151C50_0 .alias "data2_d", 31 0, v01198530_0;
v01152228_0 .var "data2_q", 31 0;
v01151AF0_0 .alias "extended_d", 31 0, v01198218_0;
v01151A98_0 .var "extended_q", 31 0;
v01151B48_0 .net "rd_d", 4 0, L_0119A9D8; 1 drivers
v01151BA0_0 .var "rd_q", 4 0;
v01151BF8_0 .alias "rst_n_i", 0 0, v01198638_0;
v01152120_0 .net "rt_d", 4 0, L_0119A980; 1 drivers
v01152178_0 .var "rt_q", 4 0;
S_0114E528 .scope module, "MUX4" "MUX_32" 3 171, 6 2, S_0114E170;
 .timescale -9 -10;
v01151938_0 .alias "a", 31 0, v011971B8_0;
v01152018_0 .alias "b", 31 0, v01197370_0;
v011520C8_0 .alias "o", 31 0, v01197528_0;
v01151E60_0 .net "s", 0 0, L_0119AFB0; 1 drivers
L_0119AE50 .functor MUXZ 32, v01152228_0, v01151A98_0, L_0119AFB0, C4<>;
S_0114DD30 .scope module, "ALU" "ALU" 3 176, 16 2, S_0114E170;
 .timescale -9 -10;
v011518E0_0 .alias "ALU_control_i", 3 0, v01197EA8_0;
v01151D00_0 .var "result_o", 31 0;
v01151EB8_0 .alias/s "src1_i", 31 0, v01196F50_0;
v01152280_0 .alias/s "src2_i", 31 0, v01197528_0;
E_01140E68 .event edge, v01151830_0, v01151EB8_0, v01152280_0;
S_0114DE40 .scope module, "ALUcontrol" "ALUcontrol" 3 181, 17 2, S_0114E170;
 .timescale -9 -10;
v01151FC0_0 .net "ALUOp_i", 1 0, L_0119AA30; 1 drivers
v01151830_0 .var "ALU_control_o", 3 0;
v01151888_0 .net "func_i", 5 0, L_0119ACF0; 1 drivers
E_01140E48 .event edge, v01151FC0_0, v01151888_0;
S_0114E308 .scope module, "MUX5" "MUX_5" 3 185, 18 2, S_0114E170;
 .timescale -9 -10;
v0112AC08_0 .alias "a", 4 0, v011973C8_0;
v0112A8F0_0 .alias "b", 4 0, v01197268_0;
v011522D8_0 .alias "o", 4 0, v01196FA8_0;
v01151DB0_0 .net "s", 0 0, L_0119A928; 1 drivers
L_0119AEA8 .functor MUXZ 5, v01152178_0, v01151BA0_0, L_0119A928, C4<>;
S_0114E280 .scope module, "forwarding_unit" "forwarding_unit" 3 190, 19 2, S_0114E170;
 .timescale -9 -10;
L_0119A0D8 .functor AND 1, L_0119A668, L_0119AA88, C4<1>, C4<1>;
L_0119A4C8 .functor AND 1, L_0119A0D8, L_0119A560, C4<1>, C4<1>;
L_0114CB18 .functor AND 1, L_0119A820, L_0119AC98, C4<1>, C4<1>;
L_0114C9C8 .functor AND 1, L_0114CB18, L_0119AAE0, C4<1>, C4<1>;
L_0114CB50 .functor AND 1, L_0119A4C8, L_0119A6C0, C4<1>, C4<1>;
L_0114CF40 .functor AND 1, L_0119A668, L_0119AB90, C4<1>, C4<1>;
L_0119B920 .functor AND 1, L_0114CF40, L_0119ABE8, C4<1>, C4<1>;
L_0119B728 .functor AND 1, L_0119A820, L_0119ADA0, C4<1>, C4<1>;
L_0119BA38 .functor AND 1, L_0119B728, L_0119AC40, C4<1>, C4<1>;
L_0119B680 .functor AND 1, L_0119B920, L_0119A6C0, C4<1>, C4<1>;
v0112A688_0 .alias "EX_rd_i", 4 0, v01196FA8_0;
v0112A4D0_0 .net "EX_reg_write_i", 0 0, L_0119A820; 1 drivers
v0112A0B0_0 .net "ID_rs_i", 4 0, L_0119B008; 1 drivers
v0112A6E0_0 .net "ID_rt_i", 4 0, L_0119A7C8; 1 drivers
v01129D98_0 .net "MEM_mem_read_i", 0 0, L_0119A6C0; 1 drivers
v0112A108_0 .alias "MEM_rd_i", 4 0, v01197B58_0;
v01129DF0_0 .net "MEM_reg_write_i", 0 0, L_0119A668; 1 drivers
v0112A840_0 .net "RS_ex_hazard", 0 0, L_0114C9C8; 1 drivers
v01129F50_0 .net "RS_mem_hazard", 0 0, L_0119A4C8; 1 drivers
v0112A000_0 .net "RS_wb_hazard", 0 0, L_0114CB50; 1 drivers
v0112A058_0 .net "RT_ex_hazard", 0 0, L_0119BA38; 1 drivers
v0112A7E8_0 .net "RT_mem_hazard", 0 0, L_0119B920; 1 drivers
v01129EF8_0 .net "RT_wb_hazard", 0 0, L_0119B680; 1 drivers
v0112A160_0 .net *"_s0", 4 0, C4<00000>; 1 drivers
v0112A738_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v01129E48_0 .net *"_s12", 0 0, L_0119AC98; 1 drivers
v0112A370_0 .net *"_s14", 0 0, L_0114CB18; 1 drivers
v0112A268_0 .net *"_s16", 0 0, L_0119AAE0; 1 drivers
v0112A1B8_0 .net *"_s2", 0 0, L_0119AA88; 1 drivers
v0112A5D8_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0112A210_0 .net *"_s24", 0 0, L_0119AB90; 1 drivers
v0112A318_0 .net *"_s26", 0 0, L_0114CF40; 1 drivers
v0112A2C0_0 .net *"_s28", 0 0, L_0119ABE8; 1 drivers
v0112A3C8_0 .net *"_s32", 4 0, C4<00000>; 1 drivers
v0112A420_0 .net *"_s34", 0 0, L_0119ADA0; 1 drivers
v01129FA8_0 .net *"_s36", 0 0, L_0119B728; 1 drivers
v0112A478_0 .net *"_s38", 0 0, L_0119AC40; 1 drivers
v0112A528_0 .net *"_s4", 0 0, L_0119A0D8; 1 drivers
v0112A580_0 .net *"_s44", 2 0, C4<001>; 1 drivers
v0112A630_0 .net *"_s46", 2 0, C4<011>; 1 drivers
v0112A790_0 .net *"_s48", 2 0, C4<010>; 1 drivers
v0112A9A0_0 .net *"_s50", 2 0, C4<000>; 1 drivers
v0112AAA8_0 .net *"_s52", 2 0, L_0119AF00; 1 drivers
v0112AC60_0 .net *"_s54", 2 0, L_0119A770; 1 drivers
v0112A9F8_0 .net *"_s58", 2 0, C4<001>; 1 drivers
v0112AB00_0 .net *"_s6", 0 0, L_0119A560; 1 drivers
v0112A948_0 .net *"_s60", 2 0, C4<011>; 1 drivers
v0112AA50_0 .net *"_s62", 2 0, C4<010>; 1 drivers
v0112ABB0_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0112A898_0 .net *"_s66", 2 0, L_0119ADF8; 1 drivers
v0112ACB8_0 .net *"_s68", 2 0, L_0119AF58; 1 drivers
v0112AD10_0 .alias "forwardingA_o", 2 0, v01198320_0;
v0112AB58_0 .alias "forwardingB_o", 2 0, v01198168_0;
L_0119AA88 .cmp/ne 5, v0114C530_0, C4<00000>;
L_0119A560 .cmp/eq 5, L_0119B008, v0114C530_0;
L_0119AC98 .cmp/ne 5, L_0119AEA8, C4<00000>;
L_0119AAE0 .cmp/eq 5, L_0119B008, L_0119AEA8;
L_0119AB90 .cmp/ne 5, v0114C530_0, C4<00000>;
L_0119ABE8 .cmp/eq 5, L_0119A7C8, v0114C530_0;
L_0119ADA0 .cmp/ne 5, L_0119AEA8, C4<00000>;
L_0119AC40 .cmp/eq 5, L_0119A7C8, L_0119AEA8;
L_0119AF00 .functor MUXZ 3, C4<000>, C4<010>, L_0119A4C8, C4<>;
L_0119A770 .functor MUXZ 3, L_0119AF00, C4<011>, L_0114CB50, C4<>;
L_0119AD48 .functor MUXZ 3, L_0119A770, C4<001>, L_0114C9C8, C4<>;
L_0119ADF8 .functor MUXZ 3, C4<000>, C4<010>, L_0119B920, C4<>;
L_0119AF58 .functor MUXZ 3, L_0119ADF8, C4<011>, L_0119B680, C4<>;
L_0119A5B8 .functor MUXZ 3, L_0119AF58, C4<001>, L_0119BA38, C4<>;
S_0114E418 .scope module, "EX_MEM_reg" "EX_MEM_reg" 3 200, 20 2, S_0114E170;
 .timescale -9 -10;
v0114C6E8_0 .alias "MEM_ctrl_d", 1 0, v011979A0_0;
v0114C2C8_0 .var "MEM_ctrl_q", 1 0;
v0114C588_0 .alias "WB_ctrl_d", 1 0, v01196EF8_0;
v0114C320_0 .var "WB_ctrl_q", 1 0;
v0114C378_0 .alias "clk_i", 0 0, v01198270_0;
v0114C690_0 .alias "rd_d", 4 0, v01196FA8_0;
v0114C530_0 .var "rd_q", 4 0;
v0114C3D0_0 .alias "result_d", 31 0, v01196EA0_0;
v0114C428_0 .var "result_q", 31 0;
v0114C480_0 .alias "rst_n_i", 0 0, v01198638_0;
v0114C5E0_0 .alias "src2_d", 31 0, v011971B8_0;
v01129EA0_0 .var "src2_q", 31 0;
S_0114D7E0 .scope module, "MEM_WB_reg" "MEM_WB_reg" 3 214, 21 2, S_0114E170;
 .timescale -9 -10;
v0114BB90_0 .alias "WB_ctrl_d", 1 0, v01197C08_0;
v0114BFB0_0 .var "WB_ctrl_q", 1 0;
v0114C060_0 .alias "clk_i", 0 0, v01198270_0;
v0114C008_0 .alias "rd_d", 4 0, v01197B58_0;
v0114C0B8_0 .var "rd_q", 4 0;
v0114C168_0 .alias "read_data_d", 31 0, v01197DF8_0;
v0114C1C0_0 .var "read_data_q", 31 0;
v0114C638_0 .alias "result_d", 31 0, v01197E50_0;
v0114C740_0 .var "result_q", 31 0;
v0114C4D8_0 .alias "rst_n_i", 0 0, v01198638_0;
E_01140AA8 .event negedge, v0114C4D8_0, v0114B7C8_0;
S_0114E1F8 .scope module, "MUX6" "MUX_32" 3 225, 6 2, S_0114E170;
 .timescale -9 -10;
v0114BAE0_0 .alias "a", 31 0, v011979F8_0;
v0114BD48_0 .alias "b", 31 0, v01197A50_0;
v0114BB38_0 .alias "o", 31 0, v01198740_0;
v0114BCF0_0 .net "s", 0 0, L_0119A878; 1 drivers
L_0119A718 .functor MUXZ 32, v0114C1C0_0, v0114C740_0, L_0119A878, C4<>;
S_0114E0E8 .scope module, "I_memory" "I_memory" 2 51, 22 2, S_0114DF50;
 .timescale -9 -10;
v0114BC40 .array "MEMORY", 127 0, 31 0;
v0114BA88_0 .alias "addr_d", 31 0, v01197D48_0;
v0114C110_0 .var "read_data_q", 31 0;
v0114BC40_0 .array/port v0114BC40, 0;
v0114BC40_1 .array/port v0114BC40, 1;
v0114BC40_2 .array/port v0114BC40, 2;
E_01140A88/0 .event edge, v0114BA88_0, v0114BC40_0, v0114BC40_1, v0114BC40_2;
v0114BC40_3 .array/port v0114BC40, 3;
v0114BC40_4 .array/port v0114BC40, 4;
v0114BC40_5 .array/port v0114BC40, 5;
v0114BC40_6 .array/port v0114BC40, 6;
E_01140A88/1 .event edge, v0114BC40_3, v0114BC40_4, v0114BC40_5, v0114BC40_6;
v0114BC40_7 .array/port v0114BC40, 7;
v0114BC40_8 .array/port v0114BC40, 8;
v0114BC40_9 .array/port v0114BC40, 9;
v0114BC40_10 .array/port v0114BC40, 10;
E_01140A88/2 .event edge, v0114BC40_7, v0114BC40_8, v0114BC40_9, v0114BC40_10;
v0114BC40_11 .array/port v0114BC40, 11;
v0114BC40_12 .array/port v0114BC40, 12;
v0114BC40_13 .array/port v0114BC40, 13;
v0114BC40_14 .array/port v0114BC40, 14;
E_01140A88/3 .event edge, v0114BC40_11, v0114BC40_12, v0114BC40_13, v0114BC40_14;
v0114BC40_15 .array/port v0114BC40, 15;
v0114BC40_16 .array/port v0114BC40, 16;
v0114BC40_17 .array/port v0114BC40, 17;
v0114BC40_18 .array/port v0114BC40, 18;
E_01140A88/4 .event edge, v0114BC40_15, v0114BC40_16, v0114BC40_17, v0114BC40_18;
v0114BC40_19 .array/port v0114BC40, 19;
v0114BC40_20 .array/port v0114BC40, 20;
v0114BC40_21 .array/port v0114BC40, 21;
v0114BC40_22 .array/port v0114BC40, 22;
E_01140A88/5 .event edge, v0114BC40_19, v0114BC40_20, v0114BC40_21, v0114BC40_22;
v0114BC40_23 .array/port v0114BC40, 23;
v0114BC40_24 .array/port v0114BC40, 24;
v0114BC40_25 .array/port v0114BC40, 25;
v0114BC40_26 .array/port v0114BC40, 26;
E_01140A88/6 .event edge, v0114BC40_23, v0114BC40_24, v0114BC40_25, v0114BC40_26;
v0114BC40_27 .array/port v0114BC40, 27;
v0114BC40_28 .array/port v0114BC40, 28;
v0114BC40_29 .array/port v0114BC40, 29;
v0114BC40_30 .array/port v0114BC40, 30;
E_01140A88/7 .event edge, v0114BC40_27, v0114BC40_28, v0114BC40_29, v0114BC40_30;
v0114BC40_31 .array/port v0114BC40, 31;
v0114BC40_32 .array/port v0114BC40, 32;
v0114BC40_33 .array/port v0114BC40, 33;
v0114BC40_34 .array/port v0114BC40, 34;
E_01140A88/8 .event edge, v0114BC40_31, v0114BC40_32, v0114BC40_33, v0114BC40_34;
v0114BC40_35 .array/port v0114BC40, 35;
v0114BC40_36 .array/port v0114BC40, 36;
v0114BC40_37 .array/port v0114BC40, 37;
v0114BC40_38 .array/port v0114BC40, 38;
E_01140A88/9 .event edge, v0114BC40_35, v0114BC40_36, v0114BC40_37, v0114BC40_38;
v0114BC40_39 .array/port v0114BC40, 39;
v0114BC40_40 .array/port v0114BC40, 40;
v0114BC40_41 .array/port v0114BC40, 41;
v0114BC40_42 .array/port v0114BC40, 42;
E_01140A88/10 .event edge, v0114BC40_39, v0114BC40_40, v0114BC40_41, v0114BC40_42;
v0114BC40_43 .array/port v0114BC40, 43;
v0114BC40_44 .array/port v0114BC40, 44;
v0114BC40_45 .array/port v0114BC40, 45;
v0114BC40_46 .array/port v0114BC40, 46;
E_01140A88/11 .event edge, v0114BC40_43, v0114BC40_44, v0114BC40_45, v0114BC40_46;
v0114BC40_47 .array/port v0114BC40, 47;
v0114BC40_48 .array/port v0114BC40, 48;
v0114BC40_49 .array/port v0114BC40, 49;
v0114BC40_50 .array/port v0114BC40, 50;
E_01140A88/12 .event edge, v0114BC40_47, v0114BC40_48, v0114BC40_49, v0114BC40_50;
v0114BC40_51 .array/port v0114BC40, 51;
v0114BC40_52 .array/port v0114BC40, 52;
v0114BC40_53 .array/port v0114BC40, 53;
v0114BC40_54 .array/port v0114BC40, 54;
E_01140A88/13 .event edge, v0114BC40_51, v0114BC40_52, v0114BC40_53, v0114BC40_54;
v0114BC40_55 .array/port v0114BC40, 55;
v0114BC40_56 .array/port v0114BC40, 56;
v0114BC40_57 .array/port v0114BC40, 57;
v0114BC40_58 .array/port v0114BC40, 58;
E_01140A88/14 .event edge, v0114BC40_55, v0114BC40_56, v0114BC40_57, v0114BC40_58;
v0114BC40_59 .array/port v0114BC40, 59;
v0114BC40_60 .array/port v0114BC40, 60;
v0114BC40_61 .array/port v0114BC40, 61;
v0114BC40_62 .array/port v0114BC40, 62;
E_01140A88/15 .event edge, v0114BC40_59, v0114BC40_60, v0114BC40_61, v0114BC40_62;
v0114BC40_63 .array/port v0114BC40, 63;
v0114BC40_64 .array/port v0114BC40, 64;
v0114BC40_65 .array/port v0114BC40, 65;
v0114BC40_66 .array/port v0114BC40, 66;
E_01140A88/16 .event edge, v0114BC40_63, v0114BC40_64, v0114BC40_65, v0114BC40_66;
v0114BC40_67 .array/port v0114BC40, 67;
v0114BC40_68 .array/port v0114BC40, 68;
v0114BC40_69 .array/port v0114BC40, 69;
v0114BC40_70 .array/port v0114BC40, 70;
E_01140A88/17 .event edge, v0114BC40_67, v0114BC40_68, v0114BC40_69, v0114BC40_70;
v0114BC40_71 .array/port v0114BC40, 71;
v0114BC40_72 .array/port v0114BC40, 72;
v0114BC40_73 .array/port v0114BC40, 73;
v0114BC40_74 .array/port v0114BC40, 74;
E_01140A88/18 .event edge, v0114BC40_71, v0114BC40_72, v0114BC40_73, v0114BC40_74;
v0114BC40_75 .array/port v0114BC40, 75;
v0114BC40_76 .array/port v0114BC40, 76;
v0114BC40_77 .array/port v0114BC40, 77;
v0114BC40_78 .array/port v0114BC40, 78;
E_01140A88/19 .event edge, v0114BC40_75, v0114BC40_76, v0114BC40_77, v0114BC40_78;
v0114BC40_79 .array/port v0114BC40, 79;
v0114BC40_80 .array/port v0114BC40, 80;
v0114BC40_81 .array/port v0114BC40, 81;
v0114BC40_82 .array/port v0114BC40, 82;
E_01140A88/20 .event edge, v0114BC40_79, v0114BC40_80, v0114BC40_81, v0114BC40_82;
v0114BC40_83 .array/port v0114BC40, 83;
v0114BC40_84 .array/port v0114BC40, 84;
v0114BC40_85 .array/port v0114BC40, 85;
v0114BC40_86 .array/port v0114BC40, 86;
E_01140A88/21 .event edge, v0114BC40_83, v0114BC40_84, v0114BC40_85, v0114BC40_86;
v0114BC40_87 .array/port v0114BC40, 87;
v0114BC40_88 .array/port v0114BC40, 88;
v0114BC40_89 .array/port v0114BC40, 89;
v0114BC40_90 .array/port v0114BC40, 90;
E_01140A88/22 .event edge, v0114BC40_87, v0114BC40_88, v0114BC40_89, v0114BC40_90;
v0114BC40_91 .array/port v0114BC40, 91;
v0114BC40_92 .array/port v0114BC40, 92;
v0114BC40_93 .array/port v0114BC40, 93;
v0114BC40_94 .array/port v0114BC40, 94;
E_01140A88/23 .event edge, v0114BC40_91, v0114BC40_92, v0114BC40_93, v0114BC40_94;
v0114BC40_95 .array/port v0114BC40, 95;
v0114BC40_96 .array/port v0114BC40, 96;
v0114BC40_97 .array/port v0114BC40, 97;
v0114BC40_98 .array/port v0114BC40, 98;
E_01140A88/24 .event edge, v0114BC40_95, v0114BC40_96, v0114BC40_97, v0114BC40_98;
v0114BC40_99 .array/port v0114BC40, 99;
v0114BC40_100 .array/port v0114BC40, 100;
v0114BC40_101 .array/port v0114BC40, 101;
v0114BC40_102 .array/port v0114BC40, 102;
E_01140A88/25 .event edge, v0114BC40_99, v0114BC40_100, v0114BC40_101, v0114BC40_102;
v0114BC40_103 .array/port v0114BC40, 103;
v0114BC40_104 .array/port v0114BC40, 104;
v0114BC40_105 .array/port v0114BC40, 105;
v0114BC40_106 .array/port v0114BC40, 106;
E_01140A88/26 .event edge, v0114BC40_103, v0114BC40_104, v0114BC40_105, v0114BC40_106;
v0114BC40_107 .array/port v0114BC40, 107;
v0114BC40_108 .array/port v0114BC40, 108;
v0114BC40_109 .array/port v0114BC40, 109;
v0114BC40_110 .array/port v0114BC40, 110;
E_01140A88/27 .event edge, v0114BC40_107, v0114BC40_108, v0114BC40_109, v0114BC40_110;
v0114BC40_111 .array/port v0114BC40, 111;
v0114BC40_112 .array/port v0114BC40, 112;
v0114BC40_113 .array/port v0114BC40, 113;
v0114BC40_114 .array/port v0114BC40, 114;
E_01140A88/28 .event edge, v0114BC40_111, v0114BC40_112, v0114BC40_113, v0114BC40_114;
v0114BC40_115 .array/port v0114BC40, 115;
v0114BC40_116 .array/port v0114BC40, 116;
v0114BC40_117 .array/port v0114BC40, 117;
v0114BC40_118 .array/port v0114BC40, 118;
E_01140A88/29 .event edge, v0114BC40_115, v0114BC40_116, v0114BC40_117, v0114BC40_118;
v0114BC40_119 .array/port v0114BC40, 119;
v0114BC40_120 .array/port v0114BC40, 120;
v0114BC40_121 .array/port v0114BC40, 121;
v0114BC40_122 .array/port v0114BC40, 122;
E_01140A88/30 .event edge, v0114BC40_119, v0114BC40_120, v0114BC40_121, v0114BC40_122;
v0114BC40_123 .array/port v0114BC40, 123;
v0114BC40_124 .array/port v0114BC40, 124;
v0114BC40_125 .array/port v0114BC40, 125;
v0114BC40_126 .array/port v0114BC40, 126;
E_01140A88/31 .event edge, v0114BC40_123, v0114BC40_124, v0114BC40_125, v0114BC40_126;
v0114BC40_127 .array/port v0114BC40, 127;
E_01140A88/32 .event edge, v0114BC40_127;
E_01140A88 .event/or E_01140A88/0, E_01140A88/1, E_01140A88/2, E_01140A88/3, E_01140A88/4, E_01140A88/5, E_01140A88/6, E_01140A88/7, E_01140A88/8, E_01140A88/9, E_01140A88/10, E_01140A88/11, E_01140A88/12, E_01140A88/13, E_01140A88/14, E_01140A88/15, E_01140A88/16, E_01140A88/17, E_01140A88/18, E_01140A88/19, E_01140A88/20, E_01140A88/21, E_01140A88/22, E_01140A88/23, E_01140A88/24, E_01140A88/25, E_01140A88/26, E_01140A88/27, E_01140A88/28, E_01140A88/29, E_01140A88/30, E_01140A88/31, E_01140A88/32;
S_0114DB98 .scope module, "D_memory" "D_memory" 2 54, 23 2, S_0114DF50;
 .timescale -9 -10;
v0114B820 .array "MEMORY", 127 0, 31 0;
v0114BE50_0 .alias "addr_d", 31 0, v01197E50_0;
v0114B7C8_0 .alias "clk_i", 0 0, v01198270_0;
v0114BF00_0 .alias "mem_read_d", 0 0, v011980B8_0;
v0114BF58_0 .alias "mem_write_d", 0 0, v01198798_0;
v0114C218_0 .var "read_data_q", 31 0;
v0114BA30_0 .alias "write_data_d", 31 0, v01198110_0;
v0114B820_0 .array/port v0114B820, 0;
v0114B820_1 .array/port v0114B820, 1;
E_01140908/0 .event edge, v0114BF00_0, v0114BE50_0, v0114B820_0, v0114B820_1;
v0114B820_2 .array/port v0114B820, 2;
v0114B820_3 .array/port v0114B820, 3;
v0114B820_4 .array/port v0114B820, 4;
v0114B820_5 .array/port v0114B820, 5;
E_01140908/1 .event edge, v0114B820_2, v0114B820_3, v0114B820_4, v0114B820_5;
v0114B820_6 .array/port v0114B820, 6;
v0114B820_7 .array/port v0114B820, 7;
v0114B820_8 .array/port v0114B820, 8;
v0114B820_9 .array/port v0114B820, 9;
E_01140908/2 .event edge, v0114B820_6, v0114B820_7, v0114B820_8, v0114B820_9;
v0114B820_10 .array/port v0114B820, 10;
v0114B820_11 .array/port v0114B820, 11;
v0114B820_12 .array/port v0114B820, 12;
v0114B820_13 .array/port v0114B820, 13;
E_01140908/3 .event edge, v0114B820_10, v0114B820_11, v0114B820_12, v0114B820_13;
v0114B820_14 .array/port v0114B820, 14;
v0114B820_15 .array/port v0114B820, 15;
v0114B820_16 .array/port v0114B820, 16;
v0114B820_17 .array/port v0114B820, 17;
E_01140908/4 .event edge, v0114B820_14, v0114B820_15, v0114B820_16, v0114B820_17;
v0114B820_18 .array/port v0114B820, 18;
v0114B820_19 .array/port v0114B820, 19;
v0114B820_20 .array/port v0114B820, 20;
v0114B820_21 .array/port v0114B820, 21;
E_01140908/5 .event edge, v0114B820_18, v0114B820_19, v0114B820_20, v0114B820_21;
v0114B820_22 .array/port v0114B820, 22;
v0114B820_23 .array/port v0114B820, 23;
v0114B820_24 .array/port v0114B820, 24;
v0114B820_25 .array/port v0114B820, 25;
E_01140908/6 .event edge, v0114B820_22, v0114B820_23, v0114B820_24, v0114B820_25;
v0114B820_26 .array/port v0114B820, 26;
v0114B820_27 .array/port v0114B820, 27;
v0114B820_28 .array/port v0114B820, 28;
v0114B820_29 .array/port v0114B820, 29;
E_01140908/7 .event edge, v0114B820_26, v0114B820_27, v0114B820_28, v0114B820_29;
v0114B820_30 .array/port v0114B820, 30;
v0114B820_31 .array/port v0114B820, 31;
v0114B820_32 .array/port v0114B820, 32;
v0114B820_33 .array/port v0114B820, 33;
E_01140908/8 .event edge, v0114B820_30, v0114B820_31, v0114B820_32, v0114B820_33;
v0114B820_34 .array/port v0114B820, 34;
v0114B820_35 .array/port v0114B820, 35;
v0114B820_36 .array/port v0114B820, 36;
v0114B820_37 .array/port v0114B820, 37;
E_01140908/9 .event edge, v0114B820_34, v0114B820_35, v0114B820_36, v0114B820_37;
v0114B820_38 .array/port v0114B820, 38;
v0114B820_39 .array/port v0114B820, 39;
v0114B820_40 .array/port v0114B820, 40;
v0114B820_41 .array/port v0114B820, 41;
E_01140908/10 .event edge, v0114B820_38, v0114B820_39, v0114B820_40, v0114B820_41;
v0114B820_42 .array/port v0114B820, 42;
v0114B820_43 .array/port v0114B820, 43;
v0114B820_44 .array/port v0114B820, 44;
v0114B820_45 .array/port v0114B820, 45;
E_01140908/11 .event edge, v0114B820_42, v0114B820_43, v0114B820_44, v0114B820_45;
v0114B820_46 .array/port v0114B820, 46;
v0114B820_47 .array/port v0114B820, 47;
v0114B820_48 .array/port v0114B820, 48;
v0114B820_49 .array/port v0114B820, 49;
E_01140908/12 .event edge, v0114B820_46, v0114B820_47, v0114B820_48, v0114B820_49;
v0114B820_50 .array/port v0114B820, 50;
v0114B820_51 .array/port v0114B820, 51;
v0114B820_52 .array/port v0114B820, 52;
v0114B820_53 .array/port v0114B820, 53;
E_01140908/13 .event edge, v0114B820_50, v0114B820_51, v0114B820_52, v0114B820_53;
v0114B820_54 .array/port v0114B820, 54;
v0114B820_55 .array/port v0114B820, 55;
v0114B820_56 .array/port v0114B820, 56;
v0114B820_57 .array/port v0114B820, 57;
E_01140908/14 .event edge, v0114B820_54, v0114B820_55, v0114B820_56, v0114B820_57;
v0114B820_58 .array/port v0114B820, 58;
v0114B820_59 .array/port v0114B820, 59;
v0114B820_60 .array/port v0114B820, 60;
v0114B820_61 .array/port v0114B820, 61;
E_01140908/15 .event edge, v0114B820_58, v0114B820_59, v0114B820_60, v0114B820_61;
v0114B820_62 .array/port v0114B820, 62;
v0114B820_63 .array/port v0114B820, 63;
v0114B820_64 .array/port v0114B820, 64;
v0114B820_65 .array/port v0114B820, 65;
E_01140908/16 .event edge, v0114B820_62, v0114B820_63, v0114B820_64, v0114B820_65;
v0114B820_66 .array/port v0114B820, 66;
v0114B820_67 .array/port v0114B820, 67;
v0114B820_68 .array/port v0114B820, 68;
v0114B820_69 .array/port v0114B820, 69;
E_01140908/17 .event edge, v0114B820_66, v0114B820_67, v0114B820_68, v0114B820_69;
v0114B820_70 .array/port v0114B820, 70;
v0114B820_71 .array/port v0114B820, 71;
v0114B820_72 .array/port v0114B820, 72;
v0114B820_73 .array/port v0114B820, 73;
E_01140908/18 .event edge, v0114B820_70, v0114B820_71, v0114B820_72, v0114B820_73;
v0114B820_74 .array/port v0114B820, 74;
v0114B820_75 .array/port v0114B820, 75;
v0114B820_76 .array/port v0114B820, 76;
v0114B820_77 .array/port v0114B820, 77;
E_01140908/19 .event edge, v0114B820_74, v0114B820_75, v0114B820_76, v0114B820_77;
v0114B820_78 .array/port v0114B820, 78;
v0114B820_79 .array/port v0114B820, 79;
v0114B820_80 .array/port v0114B820, 80;
v0114B820_81 .array/port v0114B820, 81;
E_01140908/20 .event edge, v0114B820_78, v0114B820_79, v0114B820_80, v0114B820_81;
v0114B820_82 .array/port v0114B820, 82;
v0114B820_83 .array/port v0114B820, 83;
v0114B820_84 .array/port v0114B820, 84;
v0114B820_85 .array/port v0114B820, 85;
E_01140908/21 .event edge, v0114B820_82, v0114B820_83, v0114B820_84, v0114B820_85;
v0114B820_86 .array/port v0114B820, 86;
v0114B820_87 .array/port v0114B820, 87;
v0114B820_88 .array/port v0114B820, 88;
v0114B820_89 .array/port v0114B820, 89;
E_01140908/22 .event edge, v0114B820_86, v0114B820_87, v0114B820_88, v0114B820_89;
v0114B820_90 .array/port v0114B820, 90;
v0114B820_91 .array/port v0114B820, 91;
v0114B820_92 .array/port v0114B820, 92;
v0114B820_93 .array/port v0114B820, 93;
E_01140908/23 .event edge, v0114B820_90, v0114B820_91, v0114B820_92, v0114B820_93;
v0114B820_94 .array/port v0114B820, 94;
v0114B820_95 .array/port v0114B820, 95;
v0114B820_96 .array/port v0114B820, 96;
v0114B820_97 .array/port v0114B820, 97;
E_01140908/24 .event edge, v0114B820_94, v0114B820_95, v0114B820_96, v0114B820_97;
v0114B820_98 .array/port v0114B820, 98;
v0114B820_99 .array/port v0114B820, 99;
v0114B820_100 .array/port v0114B820, 100;
v0114B820_101 .array/port v0114B820, 101;
E_01140908/25 .event edge, v0114B820_98, v0114B820_99, v0114B820_100, v0114B820_101;
v0114B820_102 .array/port v0114B820, 102;
v0114B820_103 .array/port v0114B820, 103;
v0114B820_104 .array/port v0114B820, 104;
v0114B820_105 .array/port v0114B820, 105;
E_01140908/26 .event edge, v0114B820_102, v0114B820_103, v0114B820_104, v0114B820_105;
v0114B820_106 .array/port v0114B820, 106;
v0114B820_107 .array/port v0114B820, 107;
v0114B820_108 .array/port v0114B820, 108;
v0114B820_109 .array/port v0114B820, 109;
E_01140908/27 .event edge, v0114B820_106, v0114B820_107, v0114B820_108, v0114B820_109;
v0114B820_110 .array/port v0114B820, 110;
v0114B820_111 .array/port v0114B820, 111;
v0114B820_112 .array/port v0114B820, 112;
v0114B820_113 .array/port v0114B820, 113;
E_01140908/28 .event edge, v0114B820_110, v0114B820_111, v0114B820_112, v0114B820_113;
v0114B820_114 .array/port v0114B820, 114;
v0114B820_115 .array/port v0114B820, 115;
v0114B820_116 .array/port v0114B820, 116;
v0114B820_117 .array/port v0114B820, 117;
E_01140908/29 .event edge, v0114B820_114, v0114B820_115, v0114B820_116, v0114B820_117;
v0114B820_118 .array/port v0114B820, 118;
v0114B820_119 .array/port v0114B820, 119;
v0114B820_120 .array/port v0114B820, 120;
v0114B820_121 .array/port v0114B820, 121;
E_01140908/30 .event edge, v0114B820_118, v0114B820_119, v0114B820_120, v0114B820_121;
v0114B820_122 .array/port v0114B820, 122;
v0114B820_123 .array/port v0114B820, 123;
v0114B820_124 .array/port v0114B820, 124;
v0114B820_125 .array/port v0114B820, 125;
E_01140908/31 .event edge, v0114B820_122, v0114B820_123, v0114B820_124, v0114B820_125;
v0114B820_126 .array/port v0114B820, 126;
v0114B820_127 .array/port v0114B820, 127;
E_01140908/32 .event edge, v0114B820_126, v0114B820_127;
E_01140908 .event/or E_01140908/0, E_01140908/1, E_01140908/2, E_01140908/3, E_01140908/4, E_01140908/5, E_01140908/6, E_01140908/7, E_01140908/8, E_01140908/9, E_01140908/10, E_01140908/11, E_01140908/12, E_01140908/13, E_01140908/14, E_01140908/15, E_01140908/16, E_01140908/17, E_01140908/18, E_01140908/19, E_01140908/20, E_01140908/21, E_01140908/22, E_01140908/23, E_01140908/24, E_01140908/25, E_01140908/26, E_01140908/27, E_01140908/28, E_01140908/29, E_01140908/30, E_01140908/31, E_01140908/32;
E_01140A28 .event posedge, v0114B7C8_0;
    .scope S_0110C3F0;
T_0 ;
    %wait E_01141D68;
    %load/v 8, v011976E0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01196D40_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v011977E8_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v01196D40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01196D40_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v011970B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01196D40_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0114DA88;
T_1 ;
    %wait E_01140AA8;
    %load/v 8, v01196DF0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01197160_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01197738_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011972C0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v01197160_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01197160_0, 0, 8;
    %load/v 8, v01197738_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01197738_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v01197478_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01197160_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01197738_0, 0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v01197420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01197160_0, 0, 8;
    %load/v 8, v011975D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01197738_0, 0, 8;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0114D8F0;
T_2 ;
    %wait E_01141928;
    %load/v 8, v01196AF8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01196C58, 0, 0;
t_0 ;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v01196BA8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v01197790_0, 32;
    %ix/getv 3, v01196890_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01196C58, 0, 8;
t_1 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0114D8F0;
T_3 ;
    %wait E_01141B68;
    %ix/getv 3, v01196838_0;
    %load/av 8, v01196C58, 32;
    %set/v v01196AA0_0, 8, 32;
    %ix/getv 3, v01196B50_0;
    %load/av 8, v01196C58, 32;
    %set/v v01196998_0, 8, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0114E6C0;
T_4 ;
    %wait E_01140948;
    %load/v 8, v01196368_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %set/v v01196730_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/v 8, v011961B0_0, 32;
    %set/v v01196730_0, 8, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/v 8, v011962B8_0, 32;
    %set/v v01196730_0, 8, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/v 8, v011966D8_0, 32;
    %set/v v01196730_0, 8, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/v 8, v01196310_0, 32;
    %set/v v01196730_0, 8, 32;
    %jmp T_4.5;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0114DCA8;
T_5 ;
    %wait E_011414E8;
    %load/v 8, v01196100_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_5.3, 6;
    %set/v v01195FF8_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/v 8, v011960A8_0, 32;
    %set/v v01195FF8_0, 8, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/v 8, v01195DE8_0, 32;
    %set/v v01195FF8_0, 8, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/v 8, v01195D38_0, 32;
    %set/v v01195FF8_0, 8, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/v 8, v01195F48_0, 32;
    %set/v v01195FF8_0, 8, 32;
    %jmp T_5.5;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0114E4A0;
T_6 ;
    %wait E_011410C8;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.2, 8;
T_6.0 ; End of true expr.
    %load/v 10, v01195E40_0, 6;
    %cmpi/u 10, 35, 6;
    %mov 10, 4, 1;
    %jmp/0  T_6.3, 10;
    %mov 11, 1, 1;
    %jmp/1  T_6.5, 10;
T_6.3 ; End of true expr.
    %load/v 12, v01195E40_0, 6;
    %cmpi/u 12, 8, 6;
    %mov 12, 4, 1;
    %jmp/0  T_6.6, 12;
    %mov 13, 1, 1;
    %jmp/1  T_6.8, 12;
T_6.6 ; End of true expr.
    %jmp/0  T_6.7, 12;
 ; End of false expr.
    %blend  13, 0, 1; Condition unknown.
    %jmp  T_6.8;
T_6.7 ;
    %mov 13, 0, 1; Return false value
T_6.8 ;
    %jmp/0  T_6.4, 10;
 ; End of false expr.
    %blend  11, 13, 1; Condition unknown.
    %jmp  T_6.5;
T_6.4 ;
    %mov 11, 13, 1; Return false value
T_6.5 ;
    %jmp/0  T_6.1, 8;
 ; End of false expr.
    %blend  9, 11, 1; Condition unknown.
    %jmp  T_6.2;
T_6.1 ;
    %mov 9, 11, 1; Return false value
T_6.2 ;
    %set/v v01152540_0, 9, 1;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.11, 8;
T_6.9 ; End of true expr.
    %load/v 10, v01195E40_0, 6;
    %cmpi/u 10, 35, 6;
    %mov 10, 4, 1;
    %jmp/0  T_6.12, 10;
    %mov 11, 0, 1;
    %jmp/1  T_6.14, 10;
T_6.12 ; End of true expr.
    %load/v 12, v01195E40_0, 6;
    %cmpi/u 12, 8, 6;
    %mov 12, 4, 1;
    %jmp/0  T_6.15, 12;
    %mov 13, 1, 1;
    %jmp/1  T_6.17, 12;
T_6.15 ; End of true expr.
    %jmp/0  T_6.16, 12;
 ; End of false expr.
    %blend  13, 0, 1; Condition unknown.
    %jmp  T_6.17;
T_6.16 ;
    %mov 13, 0, 1; Return false value
T_6.17 ;
    %jmp/0  T_6.13, 10;
 ; End of false expr.
    %blend  11, 13, 1; Condition unknown.
    %jmp  T_6.14;
T_6.13 ;
    %mov 11, 13, 1; Return false value
T_6.14 ;
    %jmp/0  T_6.10, 8;
 ; End of false expr.
    %blend  9, 11, 1; Condition unknown.
    %jmp  T_6.11;
T_6.10 ;
    %mov 9, 11, 1; Return false value
T_6.11 ;
    %set/v v011523E0_0, 9, 1;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.18, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.20, 8;
T_6.18 ; End of true expr.
    %jmp/0  T_6.19, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.20;
T_6.19 ;
    %mov 9, 0, 1; Return false value
T_6.20 ;
    %set/v v011527A8_0, 9, 1;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.21, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.23, 8;
T_6.21 ; End of true expr.
    %jmp/0  T_6.22, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.23;
T_6.22 ;
    %mov 9, 0, 1; Return false value
T_6.23 ;
    %set/v v01152750_0, 9, 1;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.24, 8;
    %mov 9, 0, 1;
    %jmp/1  T_6.26, 8;
T_6.24 ; End of true expr.
    %load/v 10, v01195E40_0, 6;
    %cmpi/u 10, 35, 6;
    %mov 10, 4, 1;
    %jmp/0  T_6.27, 10;
    %mov 11, 1, 1;
    %jmp/1  T_6.29, 10;
T_6.27 ; End of true expr.
    %load/v 12, v01195E40_0, 6;
    %cmpi/u 12, 43, 6;
    %mov 12, 4, 1;
    %jmp/0  T_6.30, 12;
    %mov 13, 1, 1;
    %jmp/1  T_6.32, 12;
T_6.30 ; End of true expr.
    %load/v 14, v01195E40_0, 6;
    %cmpi/u 14, 8, 6;
    %mov 14, 4, 1;
    %jmp/0  T_6.33, 14;
    %mov 15, 1, 1;
    %jmp/1  T_6.35, 14;
T_6.33 ; End of true expr.
    %jmp/0  T_6.34, 14;
 ; End of false expr.
    %blend  15, 0, 1; Condition unknown.
    %jmp  T_6.35;
T_6.34 ;
    %mov 15, 0, 1; Return false value
T_6.35 ;
    %jmp/0  T_6.31, 12;
 ; End of false expr.
    %blend  13, 15, 1; Condition unknown.
    %jmp  T_6.32;
T_6.31 ;
    %mov 13, 15, 1; Return false value
T_6.32 ;
    %jmp/0  T_6.28, 10;
 ; End of false expr.
    %blend  11, 13, 1; Condition unknown.
    %jmp  T_6.29;
T_6.28 ;
    %mov 11, 13, 1; Return false value
T_6.29 ;
    %jmp/0  T_6.25, 8;
 ; End of false expr.
    %blend  9, 11, 1; Condition unknown.
    %jmp  T_6.26;
T_6.25 ;
    %mov 9, 11, 1; Return false value
T_6.26 ;
    %set/v v01152490_0, 9, 1;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.36, 8;
    %movi 9, 2, 2;
    %jmp/1  T_6.38, 8;
T_6.36 ; End of true expr.
    %load/v 11, v01195E40_0, 6;
    %cmpi/u 11, 35, 6;
    %mov 11, 4, 1;
    %jmp/0  T_6.39, 11;
    %mov 12, 0, 2;
    %jmp/1  T_6.41, 11;
T_6.39 ; End of true expr.
    %load/v 14, v01195E40_0, 6;
    %cmpi/u 14, 43, 6;
    %mov 14, 4, 1;
    %jmp/0  T_6.42, 14;
    %mov 15, 0, 2;
    %jmp/1  T_6.44, 14;
T_6.42 ; End of true expr.
    %load/v 17, v01195E40_0, 6;
    %cmpi/u 17, 8, 6;
    %mov 17, 4, 1;
    %jmp/0  T_6.45, 17;
    %mov 18, 0, 2;
    %jmp/1  T_6.47, 17;
T_6.45 ; End of true expr.
    %load/v 20, v01195E40_0, 6;
    %cmpi/u 20, 4, 6;
    %mov 20, 4, 1;
    %jmp/0  T_6.48, 20;
    %movi 21, 1, 2;
    %jmp/1  T_6.50, 20;
T_6.48 ; End of true expr.
    %jmp/0  T_6.49, 20;
 ; End of false expr.
    %blend  21, 1, 2; Condition unknown.
    %jmp  T_6.50;
T_6.49 ;
    %mov 21, 1, 2; Return false value
T_6.50 ;
    %jmp/0  T_6.46, 17;
 ; End of false expr.
    %blend  18, 21, 2; Condition unknown.
    %jmp  T_6.47;
T_6.46 ;
    %mov 18, 21, 2; Return false value
T_6.47 ;
    %jmp/0  T_6.43, 14;
 ; End of false expr.
    %blend  15, 18, 2; Condition unknown.
    %jmp  T_6.44;
T_6.43 ;
    %mov 15, 18, 2; Return false value
T_6.44 ;
    %jmp/0  T_6.40, 11;
 ; End of false expr.
    %blend  12, 15, 2; Condition unknown.
    %jmp  T_6.41;
T_6.40 ;
    %mov 12, 15, 2; Return false value
T_6.41 ;
    %jmp/0  T_6.37, 8;
 ; End of false expr.
    %blend  9, 12, 2; Condition unknown.
    %jmp  T_6.38;
T_6.37 ;
    %mov 9, 12, 2; Return false value
T_6.38 ;
    %set/v v011526A0_0, 9, 2;
    %load/v 8, v01195E40_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %jmp/0  T_6.51, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.53, 8;
T_6.51 ; End of true expr.
    %load/v 10, v01195E40_0, 6;
    %cmpi/u 10, 35, 6;
    %mov 10, 4, 1;
    %jmp/0  T_6.54, 10;
    %mov 11, 0, 1;
    %jmp/1  T_6.56, 10;
T_6.54 ; End of true expr.
    %load/v 12, v01195E40_0, 6;
    %cmpi/u 12, 8, 6;
    %mov 12, 4, 1;
    %jmp/0  T_6.57, 12;
    %mov 13, 0, 1;
    %jmp/1  T_6.59, 12;
T_6.57 ; End of true expr.
    %jmp/0  T_6.58, 12;
 ; End of false expr.
    %blend  13, 0, 1; Condition unknown.
    %jmp  T_6.59;
T_6.58 ;
    %mov 13, 0, 1; Return false value
T_6.59 ;
    %jmp/0  T_6.55, 10;
 ; End of false expr.
    %blend  11, 13, 1; Condition unknown.
    %jmp  T_6.56;
T_6.55 ;
    %mov 11, 13, 1; Return false value
T_6.56 ;
    %jmp/0  T_6.52, 8;
 ; End of false expr.
    %blend  9, 11, 1; Condition unknown.
    %jmp  T_6.53;
T_6.52 ;
    %mov 9, 11, 1; Return false value
T_6.53 ;
    %set/v v011524E8_0, 9, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0114D868;
T_7 ;
    %wait E_01140B68;
    %load/v 8, v01151CA8_0, 1;
    %load/v 9, v01152330_0, 5;
    %load/v 14, v01152438_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v01152330_0, 5;
    %load/v 15, v011525F0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v01152388_0, 1, 1;
    %set/v v01152648_0, 1, 1;
    %set/v v011526F8_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %set/v v01152388_0, 0, 1;
    %set/v v01152648_0, 0, 1;
    %set/v v011526F8_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0114E390;
T_8 ;
    %wait E_01140AA8;
    %load/v 8, v01151BF8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v011521D0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01151D58_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v01151F10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01152070_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01152228_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01151A98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01152178_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01151BA0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011519E8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011521D0_0, 0, 8;
    %load/v 8, v01151990_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01151D58_0, 0, 8;
    %load/v 8, v01151E08_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01151F10_0, 0, 8;
    %load/v 8, v01151A40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01152070_0, 0, 8;
    %load/v 8, v01151C50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01152228_0, 0, 8;
    %load/v 8, v01151AF0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01151A98_0, 0, 8;
    %load/v 8, v01152120_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01152178_0, 0, 8;
    %load/v 8, v01151B48_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01151BA0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0114DD30;
T_9 ;
    %wait E_01140E68;
    %load/v 8, v011518E0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_9.5, 6;
    %set/v v01151D00_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/v 8, v01151EB8_0, 32;
    %load/v 40, v01152280_0, 32;
    %add 8, 40, 32;
    %set/v v01151D00_0, 8, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/v 8, v01151EB8_0, 32;
    %load/v 40, v01152280_0, 32;
    %sub 8, 40, 32;
    %set/v v01151D00_0, 8, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/v 8, v01151EB8_0, 32;
    %load/v 40, v01152280_0, 32;
    %and 8, 40, 32;
    %set/v v01151D00_0, 8, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/v 8, v01151EB8_0, 32;
    %load/v 40, v01152280_0, 32;
    %or 8, 40, 32;
    %set/v v01151D00_0, 8, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/v 8, v01151EB8_0, 32;
    %mov 40, 39, 1;
    %load/v 41, v01152280_0, 32;
    %mov 73, 72, 1;
    %sub 8, 41, 33;
   %cmpi/s 8, 0, 33;
    %mov 8, 5, 1;
    %jmp/0  T_9.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_9.10, 8;
T_9.8 ; End of true expr.
    %jmp/0  T_9.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_9.10;
T_9.9 ;
    %mov 9, 0, 32; Return false value
T_9.10 ;
    %set/v v01151D00_0, 9, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/v 8, v01152280_0, 32;
    %load/v 40, v01151EB8_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v01151D00_0, 8, 32;
    %jmp T_9.7;
T_9.7 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0114DE40;
T_10 ;
    %wait E_01140E48;
    %load/v 8, v01151FC0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_10.2, 6;
    %set/v v01151830_0, 1, 4;
    %jmp T_10.4;
T_10.0 ;
    %movi 8, 2, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.4;
T_10.1 ;
    %movi 8, 6, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.4;
T_10.2 ;
    %load/v 8, v01151888_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_10.10, 6;
    %set/v v01151830_0, 1, 4;
    %jmp T_10.12;
T_10.5 ;
    %movi 8, 2, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.12;
T_10.6 ;
    %movi 8, 6, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.12;
T_10.7 ;
    %set/v v01151830_0, 0, 4;
    %jmp T_10.12;
T_10.8 ;
    %movi 8, 1, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.12;
T_10.9 ;
    %movi 8, 7, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.12;
T_10.10 ;
    %movi 8, 8, 4;
    %set/v v01151830_0, 8, 4;
    %jmp T_10.12;
T_10.12 ;
    %jmp T_10.4;
T_10.4 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0114E418;
T_11 ;
    %wait E_01140AA8;
    %load/v 8, v0114C480_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0114C2C8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0114C320_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C428_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01129EA0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0114C530_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0114C6E8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0114C2C8_0, 0, 8;
    %load/v 8, v0114C588_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0114C320_0, 0, 8;
    %load/v 8, v0114C3D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C428_0, 0, 8;
    %load/v 8, v0114C5E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01129EA0_0, 0, 8;
    %load/v 8, v0114C690_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0114C530_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0114D7E0;
T_12 ;
    %wait E_01140AA8;
    %load/v 8, v0114C4D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0114BFB0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C1C0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C740_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0114C0B8_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0114BB90_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0114BFB0_0, 0, 8;
    %load/v 8, v0114C168_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C1C0_0, 0, 8;
    %load/v 8, v0114C638_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0114C740_0, 0, 8;
    %load/v 8, v0114C008_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0114C0B8_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0114E0E8;
T_13 ;
    %wait E_01140A88;
    %ix/getv 3, v0114BA88_0;
    %load/av 8, v0114BC40, 32;
    %set/v v0114C110_0, 8, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0114DB98;
T_14 ;
    %wait E_01140A28;
    %load/v 8, v0114BF58_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0114BA30_0, 32;
    %ix/getv 3, v0114BE50_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0114B820, 0, 8;
t_2 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0114DB98;
T_15 ;
    %wait E_01140908;
    %load/v 8, v0114BF00_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/getv 3, v0114BE50_0;
    %load/av 8, v0114B820, 32;
    %set/v v0114C218_0, 8, 32;
    %jmp T_15.1;
T_15.0 ;
    %set/v v0114C218_0, 3, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0114DF50;
T_16 ;
    %delay 60, 0;
    %load/v 8, v011987F0_0, 1;
    %inv 8, 1;
    %set/v v011987F0_0, 8, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0114DF50;
T_17 ;
    %vpi_call 2 68 "$readmemb", "sisc.prog", v0114BC40;
    %set/v v011987F0_0, 0, 1;
    %set/v v01198848_0, 1, 1;
    %delay 20, 0;
    %set/v v01198848_0, 0, 1;
    %delay 1000, 0;
    %set/v v01198848_0, 1, 1;
    %delay 80000, 0;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0114B820, 32;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 40, v0114B820, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 9, v0114B820, 32;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 41, v0114B820, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 9, v0114B820, 32;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 41, v0114B820, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 9, v0114B820, 32;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 41, v0114B820, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 9, v0114B820, 32;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 41, v0114B820, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 9, v01196C58, 32;
    %cmpi/u 9, 12833, 32;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 80 "$display", "              /////////////////////////////////////////////";
    %vpi_call 2 81 "$display", "              //                                         //";
    %vpi_call 2 82 "$display", "              //            CONGRATULATION!!             //";
    %vpi_call 2 83 "$display", "              //          All data is correct!!          //";
    %vpi_call 2 84 "$display", "              //                                         //";
    %vpi_call 2 85 "$display", "              /////////////////////////////////////////////";
    %jmp T_17.1;
T_17.0 ;
    %vpi_call 2 88 "$display", "              /////////////////////////////////////////////";
    %vpi_call 2 89 "$display", "              //                                         //";
    %vpi_call 2 90 "$display", "              //                 SOORY!!                 //";
    %vpi_call 2 91 "$display", "              //        The result is incorrect!!        //";
    %vpi_call 2 92 "$display", "              //                                         //";
    %vpi_call 2 93 "$display", "              /////////////////////////////////////////////";
T_17.1 ;
    %vpi_call 2 95 "$finish";
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./CPU/CPU.v";
    "./CPU/PC.v";
    "./CPU/adder.v";
    "./CPU/MUX_32.v";
    "./CPU/IF_ID_reg.v";
    "./CPU/regfile.v";
    "./CPU/sign_extend.v";
    "./CPU/MUX4_32.v";
    "./CPU/compare.v";
    "./CPU/MUX_8.v";
    "./CPU/controller.v";
    "./CPU/hazard_detection_unit.v";
    "./CPU/ID_EX_reg.v";
    "./CPU/ALU.v";
    "./CPU/ALUcontrol.v";
    "./CPU/MUX_5.v";
    "./CPU/forwarding_unit.v";
    "./CPU/EX_MEM_reg.v";
    "./CPU/MEM_WB_reg.v";
    "./ROM/I_memory.v";
    "./RAM/D_memory.v";
