Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 25 11:47:17 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.114        0.000                      0                  861        0.114        0.000                      0                  861        1.000        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        20.000          50.000          
  clk_1x_pre  {0.000 8.929}        17.857          56.000          
  clk_5x_pre  {0.000 1.786}        3.571           280.000         
  clk_fb      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     1.000        0.000                       0                     1  
  clk_1x_pre        6.114        0.000                      0                  861        0.114        0.000                      0                  861        8.429        0.000                       0                   217  
  clk_5x_pre                                                                                                                                                    1.979        0.000                       0                    10  
  clk_fb                                                                                                                                                       18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         16.000      13.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         16.000      13.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         4.000       1.000      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         4.000       1.000      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        6.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.674ns  (logic 2.232ns (19.119%)  route 9.442ns (80.880%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 23.195 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          2.506     8.662    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X24Y39         LUT6 (Prop_lut6_I2_O)        0.105     8.767 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.767    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5_n_0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     8.945 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.945    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X24Y39         MUXF8 (Prop_muxf8_I1_O)      0.079     9.024 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=24, routed)          3.603    12.627    test_card_inst/douta[0]
    SLICE_X106Y71        LUT6 (Prop_lut6_I4_O)        0.264    12.891 f  test_card_inst/bias[1]_i_5__0/O
                         net (fo=1, routed)           0.542    13.433    test_card_inst/bias[1]_i_5__0_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I2_O)        0.105    13.538 r  test_card_inst/bias[1]_i_2__0/O
                         net (fo=30, routed)          0.639    14.177    test_card_inst/o_tmds[0]_i_3
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.126    14.303 r  test_card_inst/o_tmds[7]_i_3/O
                         net (fo=5, routed)           0.574    14.876    test_card_inst/bias[1]_i_2__0_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I1_O)        0.287    15.163 r  test_card_inst/bias[4]_i_25/O
                         net (fo=2, routed)           0.552    15.715    test_card_inst/bias[4]_i_25_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.283    15.998 r  test_card_inst/bias[4]_i_8/O
                         net (fo=3, routed)           0.695    16.693    test_card_inst/bias[4]_i_8_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.267    16.960 r  test_card_inst/bias[4]_i_2/O
                         net (fo=1, routed)           0.332    17.292    test_card_inst/bias[4]_i_2_n_0
    SLICE_X110Y72        LUT6 (Prop_lut6_I0_O)        0.105    17.397 r  test_card_inst/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    17.397    dvi_out/encode_ch2/bias_reg[4]_3[3]
    SLICE_X110Y72        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.403    23.195    dvi_out/encode_ch2/o_clk_1x
    SLICE_X110Y72        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C
                         clock pessimism              0.327    23.521    
                         clock uncertainty           -0.042    23.479    
    SLICE_X110Y72        FDRE (Setup_fdre_C_D)        0.032    23.511    dvi_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                         -17.397    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch2/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.588ns  (logic 2.232ns (19.261%)  route 9.356ns (80.739%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 23.197 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          2.506     8.662    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X24Y39         LUT6 (Prop_lut6_I2_O)        0.105     8.767 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.767    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5_n_0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     8.945 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.945    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X24Y39         MUXF8 (Prop_muxf8_I1_O)      0.079     9.024 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=24, routed)          3.603    12.627    test_card_inst/douta[0]
    SLICE_X106Y71        LUT6 (Prop_lut6_I4_O)        0.264    12.891 f  test_card_inst/bias[1]_i_5__0/O
                         net (fo=1, routed)           0.542    13.433    test_card_inst/bias[1]_i_5__0_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I2_O)        0.105    13.538 r  test_card_inst/bias[1]_i_2__0/O
                         net (fo=30, routed)          0.639    14.177    test_card_inst/o_tmds[0]_i_3
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.126    14.303 r  test_card_inst/o_tmds[7]_i_3/O
                         net (fo=5, routed)           0.574    14.876    test_card_inst/bias[1]_i_2__0_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I1_O)        0.287    15.163 r  test_card_inst/bias[4]_i_25/O
                         net (fo=2, routed)           0.552    15.715    test_card_inst/bias[4]_i_25_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.283    15.998 r  test_card_inst/bias[4]_i_8/O
                         net (fo=3, routed)           0.598    16.596    test_card_inst/bias[4]_i_8_n_0
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.267    16.863 r  test_card_inst/bias[2]_i_3/O
                         net (fo=1, routed)           0.343    17.207    test_card_inst/bias[2]_i_3_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I2_O)        0.105    17.312 r  test_card_inst/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.312    dvi_out/encode_ch2/bias_reg[4]_3[1]
    SLICE_X110Y70        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.405    23.197    dvi_out/encode_ch2/o_clk_1x
    SLICE_X110Y70        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C
                         clock pessimism              0.327    23.523    
                         clock uncertainty           -0.042    23.481    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.032    23.513    dvi_out/encode_ch2/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         23.513    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 2.232ns (19.468%)  route 9.233ns (80.532%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 23.197 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          2.506     8.662    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X24Y39         LUT6 (Prop_lut6_I2_O)        0.105     8.767 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.767    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5_n_0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     8.945 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.945    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X24Y39         MUXF8 (Prop_muxf8_I1_O)      0.079     9.024 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=24, routed)          3.603    12.627    test_card_inst/douta[0]
    SLICE_X106Y71        LUT6 (Prop_lut6_I4_O)        0.264    12.891 f  test_card_inst/bias[1]_i_5__0/O
                         net (fo=1, routed)           0.542    13.433    test_card_inst/bias[1]_i_5__0_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I2_O)        0.105    13.538 r  test_card_inst/bias[1]_i_2__0/O
                         net (fo=30, routed)          0.639    14.177    test_card_inst/o_tmds[0]_i_3
    SLICE_X109Y70        LUT4 (Prop_lut4_I3_O)        0.126    14.303 r  test_card_inst/o_tmds[7]_i_3/O
                         net (fo=5, routed)           0.574    14.876    test_card_inst/bias[1]_i_2__0_0
    SLICE_X108Y71        LUT5 (Prop_lut5_I1_O)        0.287    15.163 r  test_card_inst/bias[4]_i_25/O
                         net (fo=2, routed)           0.552    15.715    test_card_inst/bias[4]_i_25_n_0
    SLICE_X109Y71        LUT5 (Prop_lut5_I4_O)        0.283    15.998 r  test_card_inst/bias[4]_i_8/O
                         net (fo=3, routed)           0.363    16.361    test_card_inst/bias[4]_i_8_n_0
    SLICE_X110Y71        LUT6 (Prop_lut6_I5_O)        0.267    16.628 r  test_card_inst/bias[3]_i_2/O
                         net (fo=1, routed)           0.455    17.083    test_card_inst/bias[3]_i_2_n_0
    SLICE_X110Y70        LUT5 (Prop_lut5_I0_O)        0.105    17.188 r  test_card_inst/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    17.188    dvi_out/encode_ch2/bias_reg[4]_3[2]
    SLICE_X110Y70        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.405    23.197    dvi_out/encode_ch2/o_clk_1x
    SLICE_X110Y70        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C
                         clock pessimism              0.327    23.523    
                         clock uncertainty           -0.042    23.481    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.033    23.514    dvi_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         23.514    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 1.888ns (16.535%)  route 9.530ns (83.465%))
  Logic Levels:           10  (LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 23.128 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.559    13.854    test_card_inst/bias[1]_i_8_0
    SLICE_X98Y71         LUT5 (Prop_lut5_I1_O)        0.105    13.959 r  test_card_inst/bias[3]_i_14__0/O
                         net (fo=2, routed)           0.527    14.486    test_card_inst/bias[3]_i_14__0_n_0
    SLICE_X100Y71        LUT5 (Prop_lut5_I3_O)        0.105    14.591 r  test_card_inst/bias[3]_i_9/O
                         net (fo=4, routed)           0.594    15.185    test_card_inst/bias[3]_i_9_n_0
    SLICE_X99Y72         LUT5 (Prop_lut5_I0_O)        0.108    15.293 r  test_card_inst/bias[4]_i_8__0/O
                         net (fo=1, routed)           0.815    16.108    test_card_inst/bias[4]_i_8__0_n_0
    SLICE_X101Y71        LUT6 (Prop_lut6_I0_O)        0.267    16.375 r  test_card_inst/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.662    17.036    test_card_inst/bias[4]_i_2__1_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I0_O)        0.105    17.141 r  test_card_inst/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    17.141    dvi_out/encode_ch1/bias_reg[4]_2[3]
    SLICE_X102Y72        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.336    23.128    dvi_out/encode_ch1/o_clk_1x
    SLICE_X102Y72        FDRE                                         r  dvi_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.327    23.454    
                         clock uncertainty           -0.042    23.412    
    SLICE_X102Y72        FDRE (Setup_fdre_C_D)        0.072    23.484    dvi_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         23.484    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.037ns  (logic 1.641ns (14.868%)  route 9.396ns (85.132%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 23.126 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.387    13.683    test_card_inst/bias[1]_i_8_0
    SLICE_X100Y70        LUT5 (Prop_lut5_I4_O)        0.105    13.788 r  test_card_inst/bias[4]_i_33/O
                         net (fo=9, routed)           0.966    14.754    test_card_inst/bias[4]_i_33_n_0
    SLICE_X101Y72        LUT6 (Prop_lut6_I0_O)        0.105    14.859 f  test_card_inst/bias[4]_i_14__0/O
                         net (fo=8, routed)           0.551    15.410    dvi_out/encode_ch1/bias_reg[3]_1
    SLICE_X102Y72        LUT6 (Prop_lut6_I1_O)        0.105    15.515 r  dvi_out/encode_ch1/bias[4]_i_6__1/O
                         net (fo=4, routed)           0.828    16.344    test_card_inst/bias_reg[3]_1
    SLICE_X100Y73        LUT5 (Prop_lut5_I2_O)        0.128    16.472 r  test_card_inst/bias[1]_i_1/O
                         net (fo=1, routed)           0.289    16.760    dvi_out/encode_ch1/bias_reg[4]_2[0]
    SLICE_X100Y73        FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.334    23.126    dvi_out/encode_ch1/o_clk_1x
    SLICE_X100Y73        FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
                         clock pessimism              0.327    23.452    
                         clock uncertainty           -0.042    23.410    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)       -0.167    23.243    dvi_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch2/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.584ns (14.333%)  route 9.467ns (85.667%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 23.193 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=72, routed)          2.506     8.662    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X24Y39         LUT6 (Prop_lut6_I2_O)        0.105     8.767 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.767    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_5_n_0
    SLICE_X24Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     8.945 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.945    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_2_n_0
    SLICE_X24Y39         MUXF8 (Prop_muxf8_I1_O)      0.079     9.024 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=24, routed)          3.603    12.627    test_card_inst/douta[0]
    SLICE_X106Y71        LUT6 (Prop_lut6_I4_O)        0.264    12.891 f  test_card_inst/bias[1]_i_5__0/O
                         net (fo=1, routed)           0.542    13.433    test_card_inst/bias[1]_i_5__0_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I2_O)        0.105    13.538 r  test_card_inst/bias[1]_i_2__0/O
                         net (fo=30, routed)          0.389    13.927    test_card_inst/o_tmds[0]_i_3
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.105    14.032 r  test_card_inst/bias[4]_i_36/O
                         net (fo=10, routed)          0.708    14.740    test_card_inst/bias[4]_i_36_n_0
    SLICE_X109Y72        LUT4 (Prop_lut4_I0_O)        0.105    14.845 r  test_card_inst/bias[4]_i_16/O
                         net (fo=8, routed)           0.518    15.363    test_card_inst/bias[4]_i_33__1_1
    SLICE_X111Y72        LUT6 (Prop_lut6_I1_O)        0.105    15.468 r  test_card_inst/o_tmds[7]_i_2__1/O
                         net (fo=9, routed)           0.727    16.196    display_timings_inst/o_tmds_reg[0]_2
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.105    16.301 r  display_timings_inst/o_tmds[0]_i_1__1/O
                         net (fo=1, routed)           0.474    16.775    dvi_out/encode_ch2/o_tmds_reg[0]_1
    SLICE_X109Y72        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.401    23.193    dvi_out/encode_ch2/o_clk_1x
    SLICE_X109Y72        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/C
                         clock pessimism              0.327    23.519    
                         clock uncertainty           -0.042    23.477    
    SLICE_X109Y72        FDRE (Setup_fdre_C_D)       -0.206    23.271    dvi_out/encode_ch2/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         23.271    
                         arrival time                         -16.775    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.039ns  (logic 1.888ns (17.104%)  route 9.151ns (82.896%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 23.126 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.569    13.864    test_card_inst/bias[1]_i_8_0
    SLICE_X99Y70         LUT4 (Prop_lut4_I3_O)        0.105    13.969 r  test_card_inst/o_tmds[1]_i_2__1/O
                         net (fo=9, routed)           0.849    14.818    test_card_inst/o_tmds[1]_i_2__1_n_0
    SLICE_X101Y71        LUT6 (Prop_lut6_I1_O)        0.105    14.923 r  test_card_inst/bias[4]_i_29__0/O
                         net (fo=3, routed)           0.346    15.270    test_card_inst/bias[4]_i_33_0
    SLICE_X100Y71        LUT6 (Prop_lut6_I1_O)        0.105    15.375 r  test_card_inst/bias[4]_i_10__0/O
                         net (fo=3, routed)           0.464    15.838    test_card_inst/bias[4]_i_10__0_n_0
    SLICE_X99Y71         LUT5 (Prop_lut5_I0_O)        0.108    15.946 r  test_card_inst/bias[2]_i_2/O
                         net (fo=1, routed)           0.548    16.495    test_card_inst/bias[2]_i_2_n_0
    SLICE_X100Y73        LUT5 (Prop_lut5_I0_O)        0.267    16.762 r  test_card_inst/bias[2]_i_1/O
                         net (fo=1, routed)           0.000    16.762    dvi_out/encode_ch1/bias_reg[4]_2[1]
    SLICE_X100Y73        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.334    23.126    dvi_out/encode_ch1/o_clk_1x
    SLICE_X100Y73        FDRE                                         r  dvi_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.327    23.452    
                         clock uncertainty           -0.042    23.410    
    SLICE_X100Y73        FDRE (Setup_fdre_C_D)        0.072    23.482    dvi_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         23.482    
                         arrival time                         -16.762    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.989ns  (logic 1.723ns (15.679%)  route 9.266ns (84.321%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 23.128 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.569    13.864    test_card_inst/bias[1]_i_8_0
    SLICE_X99Y70         LUT4 (Prop_lut4_I3_O)        0.105    13.969 r  test_card_inst/o_tmds[1]_i_2__1/O
                         net (fo=9, routed)           0.830    14.799    test_card_inst/o_tmds[1]_i_2__1_n_0
    SLICE_X103Y71        LUT6 (Prop_lut6_I1_O)        0.105    14.904 r  test_card_inst/bias[4]_i_17__0/O
                         net (fo=6, routed)           0.550    15.454    test_card_inst/bias[4]_i_17__0_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105    15.559 r  test_card_inst/bias[4]_i_12__0/O
                         net (fo=2, routed)           0.458    16.018    test_card_inst/bias[4]_i_12__0_n_0
    SLICE_X101Y71        LUT2 (Prop_lut2_I1_O)        0.105    16.123 r  test_card_inst/bias[3]_i_3__0/O
                         net (fo=1, routed)           0.485    16.607    test_card_inst/bias[3]_i_3__0_n_0
    SLICE_X101Y72        LUT6 (Prop_lut6_I1_O)        0.105    16.712 r  test_card_inst/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.712    dvi_out/encode_ch1/bias_reg[4]_2[2]
    SLICE_X101Y72        FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.336    23.128    dvi_out/encode_ch1/o_clk_1x
    SLICE_X101Y72        FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.327    23.454    
                         clock uncertainty           -0.042    23.412    
    SLICE_X101Y72        FDRE (Setup_fdre_C_D)        0.032    23.444    dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         23.444    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 1.618ns (15.027%)  route 9.149ns (84.973%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 23.198 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.444    13.739    test_card_inst/bias[1]_i_8_0
    SLICE_X99Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.844 r  test_card_inst/bias[4]_i_34__0/O
                         net (fo=9, routed)           0.832    14.677    test_card_inst/bias[4]_i_34__0_n_0
    SLICE_X103Y71        LUT6 (Prop_lut6_I0_O)        0.105    14.782 r  test_card_inst/bias[4]_i_15__1/O
                         net (fo=5, routed)           0.550    15.332    test_card_inst/o_tmds[3]_i_2__0_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105    15.437 r  test_card_inst/o_tmds[7]_i_3__0/O
                         net (fo=9, routed)           0.948    16.385    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.105    16.490 r  display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.000    16.490    dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.406    23.198    dvi_out/encode_ch1/o_clk_1x
    SLICE_X111Y69        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.327    23.524    
                         clock uncertainty           -0.042    23.482    
    SLICE_X111Y69        FDRE (Setup_fdre_C_D)        0.030    23.512    dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         23.512    
                         arrival time                         -16.490    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.857ns  (clk_1x_pre rise@17.857ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        10.552ns  (logic 1.618ns (15.334%)  route 8.934ns (84.666%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.338ns = ( 23.195 - 17.857 ) 
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     4.261 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.462     5.723    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y49         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.433     6.156 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.305     8.461    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X24Y34         LUT6 (Prop_lut6_I4_O)        0.105     8.566 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.566    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X24Y34         MUXF7 (Prop_muxf7_I1_O)      0.206     8.772 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.772    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X24Y34         MUXF8 (Prop_muxf8_I0_O)      0.085     8.857 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=11, routed)          3.402    12.259    test_card_inst/dprocess[15]
    SLICE_X96Y69         LUT6 (Prop_lut6_I4_O)        0.264    12.523 r  test_card_inst/bias[1]_i_4__0/O
                         net (fo=1, routed)           0.667    13.191    test_card_inst/bias[1]_i_4__0_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I1_O)        0.105    13.296 r  test_card_inst/bias[1]_i_2__1/O
                         net (fo=31, routed)          0.444    13.739    test_card_inst/bias[1]_i_8_0
    SLICE_X99Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.844 r  test_card_inst/bias[4]_i_34__0/O
                         net (fo=9, routed)           0.832    14.677    test_card_inst/bias[4]_i_34__0_n_0
    SLICE_X103Y71        LUT6 (Prop_lut6_I0_O)        0.105    14.782 r  test_card_inst/bias[4]_i_15__1/O
                         net (fo=5, routed)           0.550    15.332    test_card_inst/o_tmds[3]_i_2__0_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I0_O)        0.105    15.437 r  test_card_inst/o_tmds[7]_i_3__0/O
                         net (fo=9, routed)           0.733    16.170    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X106Y70        LUT4 (Prop_lut4_I3_O)        0.105    16.275 r  display_timings_inst/o_tmds[5]_i_1__1/O
                         net (fo=1, routed)           0.000    16.275    dvi_out/encode_ch1/o_tmds_reg[5]_0
    SLICE_X106Y70        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     17.857    17.857 r  
    N18                                               0.000    17.857 r  CLK (IN)
                         net (fo=0)                   0.000    17.857    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.327    19.184 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.004    20.187    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.260 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.454    21.715    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.792 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         1.403    23.195    dvi_out/encode_ch1/o_clk_1x
    SLICE_X106Y70        FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[5]/C
                         clock pessimism              0.327    23.521    
                         clock uncertainty           -0.042    23.479    
    SLICE_X106Y70        FDRE (Setup_fdre_C_D)        0.032    23.511    dvi_out/encode_ch1/o_tmds_reg[5]
  -------------------------------------------------------------------
                         required time                         23.511    
                         arrival time                         -16.275    
  -------------------------------------------------------------------
                         slack                                  7.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.015%)  route 0.472ns (76.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.608     1.882    test_card_inst/o_clk_1x
    SLICE_X103Y56        FDRE                                         r  test_card_inst/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  test_card_inst/rd_addr_reg[6]/Q
                         net (fo=46, routed)          0.472     2.495    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X5Y9          RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.924     2.479    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     2.198    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.381    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.572%)  route 0.284ns (63.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.579     1.853    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y53         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     2.017 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.284     2.302    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X66Y48         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.854     2.409    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y48         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.281     2.128    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.059     2.187    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.686%)  route 0.283ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.579     1.853    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y53         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     2.017 r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=33, routed)          0.283     2.300    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X66Y48         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.854     2.409    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y48         FDRE                                         r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.281     2.128    
    SLICE_X66Y48         FDRE (Hold_fdre_C_D)         0.052     2.180    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.626     1.900    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X113Y71        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141     2.041 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.055     2.096    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X113Y71        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.896     2.451    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X113Y71        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.551     1.900    
    SLICE_X113Y71        FDPE (Hold_fdpe_C_D)         0.075     1.975    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.919%)  route 0.241ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.608     1.882    test_card_inst/o_clk_1x
    SLICE_X103Y56        FDRE                                         r  test_card_inst/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  test_card_inst/rd_addr_reg[5]/Q
                         net (fo=46, routed)          0.241     2.264    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.917     2.472    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     1.957    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.140    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.688%)  route 0.243ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.607     1.881    test_card_inst/o_clk_1x
    SLICE_X103Y57        FDRE                                         r  test_card_inst/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDRE (Prop_fdre_C_Q)         0.141     2.022 r  test_card_inst/rd_addr_reg[11]/Q
                         net (fo=46, routed)          0.243     2.265    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[11]
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.917     2.472    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     1.957    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.140    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.503%)  route 0.256ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.607     1.881    test_card_inst/o_clk_1x
    SLICE_X103Y57        FDRE                                         r  test_card_inst/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDRE (Prop_fdre_C_Q)         0.141     2.022 r  test_card_inst/rd_addr_reg[10]/Q
                         net (fo=46, routed)          0.256     2.278    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.917     2.472    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     1.957    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.140    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.194%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.608     1.882    test_card_inst/o_clk_1x
    SLICE_X103Y56        FDRE                                         r  test_card_inst/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  test_card_inst/rd_addr_reg[6]/Q
                         net (fo=46, routed)          0.260     2.283    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[6]
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.917     2.472    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     1.957    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.140    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.608     1.882    test_card_inst/o_clk_1x
    SLICE_X103Y56        FDRE                                         r  test_card_inst/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  test_card_inst/rd_addr_reg[7]/Q
                         net (fo=46, routed)          0.265     2.288    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.917     2.472    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515     1.957    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.140    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 test_card_inst/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Destination:            test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@8.929ns period=17.857ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.629%)  route 0.511ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.607     1.881    test_card_inst/o_clk_1x
    SLICE_X103Y57        FDRE                                         r  test_card_inst/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDRE (Prop_fdre_C_Q)         0.141     2.022 r  test_card_inst/rd_addr_reg[9]/Q
                         net (fo=46, routed)          0.511     2.533    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X5Y9          RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    display_clocks_inst/i_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.555 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=215, routed)         0.924     2.479    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     2.198    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.381    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 8.929 }
Period(ns):         17.857
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X4Y15     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y12     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y6      test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y14     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y3      test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y13     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y7      test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y15     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y4      test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         17.857      15.468     RAMB36_X5Y5      test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       17.857      195.503    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X66Y46     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_40_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X105Y61    test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X111Y63    display_timings_inst/o_sx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X111Y63    display_timings_inst/o_sx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X111Y63    display_timings_inst/o_sx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X111Y63    display_timings_inst/o_sx_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X111Y63    display_timings_inst/o_sx_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.929       8.429      SLICE_X104Y61    display_timings_inst/o_sy_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.929       8.429      SLICE_X104Y61    display_timings_inst/o_sy_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.929       8.429      SLICE_X104Y61    display_timings_inst/o_sy_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X67Y48     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X62Y55     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X62Y55     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X56Y56     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_70_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X54Y51     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_85_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X62Y53     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X62Y53     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X66Y46     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_40_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X54Y41     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_50_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.929       8.429      SLICE_X68Y34     test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/test_card_inst/inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_75_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.571
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         3.571       1.979      BUFGCTRL_X0Y17   display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y68     dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y67     dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y70     dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y69     dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y72     dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y71     dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y76     dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.571       2.100      OLOGIC_X1Y75     dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.571       2.322      MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.571       209.789    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



