8:51:27 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:51:51 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@W: CG1249 :"D:\AmigaPCI\U110\U110_TOP.v":90:5:90:12|Redeclaration of implicit signal ATA_TACK
Verilog syntax check successful!
File D:\AmigaPCI\U110\U110_BUFFERS.v changed - recompiling
File D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v changed - recompiling
File D:\AmigaPCI\U110\U110_TOP.v changed - recompiling
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@E: CG389 :"D:\AmigaPCI\U110\U110_TOP.v":91:9:91:16|Reference to undefined module U110_ATA
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:51:52 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:51:52 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:53:27 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@E: CG389 :"D:\AmigaPCI\U110\U110_TOP.v":91:9:91:16|Reference to undefined module U110_ATA
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:53:27 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:53:27 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:54:51 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
@E: CG243 :"D:\AmigaPCI\U110\U110_ATA.v":37:4:37:9|Expecting ) or comma delimiter
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:54:51 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:54:51 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:55:12 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":78:8:78:16|Assignment target DIOR_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":79:8:79:16|Assignment target DIOW_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":80:8:80:16|Assignment target DIOR_SECn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":81:8:81:16|Assignment target DIOW_SECn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":96:16:96:24|Assignment target DIOR_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":97:16:97:24|Assignment target DIOW_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":100:16:100:24|Assignment target DIOR_SECn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":101:16:101:24|Assignment target DIOW_SECn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":111:16:111:24|Assignment target DIOR_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":112:16:112:24|Assignment target DIOW_PRIn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":113:16:113:24|Assignment target DIOR_SECn must be of type reg or genvar
@E: CG426 :"D:\AmigaPCI\U110\U110_ATA.v":114:16:114:24|Assignment target DIOW_SECn must be of type reg or genvar
12 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:55:12 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:55:12 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:57:06 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
@E: CS179 :"D:\AmigaPCI\U110\U110_ATA.v":71:7:71:14|Assignment target CS0_PRIn must be a net type
@E: CS179 :"D:\AmigaPCI\U110\U110_ATA.v":72:7:72:14|Assignment target CS1_PRIn must be a net type
@E: CS179 :"D:\AmigaPCI\U110\U110_ATA.v":73:7:73:14|Assignment target CS0_SECn must be a net type
@E: CS179 :"D:\AmigaPCI\U110\U110_ATA.v":74:7:74:14|Assignment target CS1_SECn must be a net type
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:57:06 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:57:06 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:57:49 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@E: CG906 :"D:\AmigaPCI\U110\U110_ATA.v":100:31:100:33|Reference to unknown variable RnW.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:57:49 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:57:49 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 20:58:20 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":76:14:76:20|*Input ATA_ENn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":77:10:77:12|*Input RnW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":76:14:76:20|*Input ATA_ENn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":77:10:77:12|*Input RnW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL159 :"D:\AmigaPCI\U110\U110_BUFFERS.v":3:10:3:15|Input RESETn is unused.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 20:58:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 20:58:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 20:58:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 20:58:22 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 20:58:22 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":73:13:73:24|Removing instance U110_BUFFERS (in view: work.U110_TOP(verilog)) of type view:work.U110_BUFFERS(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
U110_TOP|CLK40     4.1 MHz       241.717       inferred     Autoconstr_clkgroup_0     16   
===========================================================================================

@W: MT529 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Found inferred clock U110_TOP|CLK40 which controls 16 sequential elements including U110_ATA.CYCLE_COUNT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:58:22 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 20:58:22 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  40 /        15
   2		0h:00m:00s		    -2.05ns		  40 /        15
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[2] (in view: work.U110_TOP(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[3] (in view: work.U110_TOP(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[1] (in view: work.U110_TOP(verilog)) with 13 loads 2 times to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[4] (in view: work.U110_TOP(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[5] (in view: work.U110_TOP(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   3		0h:00m:00s		    -1.30ns		  55 /        21


   4		0h:00m:00s		    -1.30ns		  56 /        21
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               21         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock U110_TOP|CLK40 with period 6.60ns. Please declare a user-defined clock on object "p:CLK40"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 20:58:23 2025
#


Top view:               U110_TOP
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40     151.4 MHz     119.0 MHz     6.604         8.400         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40  U110_TOP|CLK40  |  6.604       -1.165  |  6.604       0.704  |  3.302       -0.898  |  No paths    -    
========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U110_TOP|CLK40
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference          Type         Pin     Net                     Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[6]          0.540       -1.165
U110_ATA.CYCLE_COUNT[0]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[0]          0.540       -1.116
U110_ATA.CYCLE_COUNT[7]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[7]          0.540       -1.116
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[2]     0.540       -1.102
U110_ATA.CYCLE_COUNT_fast[4]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[4]     0.540       -1.095
U110_ATA.CYCLE_COUNT[2]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[2]          0.540       -1.067
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[3]     0.540       -1.053
U110_ATA.CYCLE_COUNT[1]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[1]          0.540       -1.046
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[1]     0.540       -1.046
U110_ATA.CYCLE_COUNT_fast[5]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[5]     0.540       -1.046
===================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                            Required           
Instance                         Reference          Type         Pin     Net                         Time         Slack 
                                 Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[1]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[2]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[3]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_1_rep1      U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI6OHC4[5]     6.499        -1.165
U110_ATA.DIOR_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOR_PRIn_0                 6.499        -1.116
U110_ATA.ATA_TACK                U110_TOP|CLK40     SB_DFFSR     D       ATA_TACK_0                  6.499        -1.095
U110_ATA.DIOW_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOW_PRIn_0                 6.499        -1.095
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           9         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI6OHC4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT[1]                   SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_1_rep1 / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           9         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI6OHC4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_1_rep1               SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           9         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI6OHC4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[1]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[3] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           9         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI6OHC4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[3]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[2] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           9         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNI0HDV1[2]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI6OHC4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI6OHC4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[2]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          8 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        9 uses
VCC             2 uses
SB_LUT4         55 uses

I/O ports: 24
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   U110_TOP|CLK40: 1

@S |Mapping Summary:
Total  LUTs: 55 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 20:58:23 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:02:27 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U110\U110_TOP.v changed - recompiling
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":76:14:76:20|*Input ATA_ENn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U110\U110_TOP.v":76:14:76:20|*Input ATA_ENn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\AmigaPCI\U110\U110_TOP.v":32:20:32:25|Input ATA_EN is unused.
@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL159 :"D:\AmigaPCI\U110\U110_BUFFERS.v":3:10:3:15|Input RESETn is unused.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:02:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:02:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:02:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:02:29 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:02:29 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":73:13:73:24|Removing instance U110_BUFFERS (in view: work.U110_TOP(verilog)) of type view:work.U110_BUFFERS(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
U110_TOP|CLK40     4.1 MHz       241.717       inferred     Autoconstr_clkgroup_0     16   
===========================================================================================

@W: MT529 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Found inferred clock U110_TOP|CLK40 which controls 16 sequential elements including U110_ATA.CYCLE_COUNT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:02:29 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:02:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  43 /        15
   2		0h:00m:00s		    -2.05ns		  43 /        15
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[2] (in view: work.U110_TOP(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[3] (in view: work.U110_TOP(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[4] (in view: work.U110_TOP(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[1] (in view: work.U110_TOP(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[5] (in view: work.U110_TOP(verilog)) with 11 loads 2 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   3		0h:00m:00s		    -1.30ns		  61 /        22


   4		0h:00m:00s		    -1.30ns		  62 /        22
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               22         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock U110_TOP|CLK40 with period 6.60ns. Please declare a user-defined clock on object "p:CLK40"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:02:30 2025
#


Top view:               U110_TOP
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40     151.4 MHz     119.0 MHz     6.604         8.400         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40  U110_TOP|CLK40  |  6.604       -1.165  |  6.604       0.704  |  3.302       -0.898  |  No paths    -    
========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U110_TOP|CLK40
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference          Type         Pin     Net                     Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[6]          0.540       -1.165
U110_ATA.CYCLE_COUNT[0]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[0]          0.540       -1.116
U110_ATA.CYCLE_COUNT[7]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[7]          0.540       -1.116
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[2]     0.540       -1.102
U110_ATA.CYCLE_COUNT_fast[4]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[4]     0.540       -1.095
U110_ATA.CYCLE_COUNT[3]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[3]          0.540       -1.067
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[1]     0.540       -1.067
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[3]     0.540       -1.053
U110_ATA.CYCLE_COUNT_1_rep1      U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_1_rep1      0.540       -1.046
U110_ATA.CYCLE_COUNT_fast[5]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[5]     0.540       -1.032
===================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                            Required           
Instance                         Reference          Type         Pin     Net                         Time         Slack 
                                 Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[1]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[2]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[3]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_1_rep1      U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNI40IF4[5]     6.499        -1.165
U110_ATA.DIOR_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOR_PRIn_0                 6.499        -1.116
U110_ATA.DIOW_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOW_PRIn_0                 6.499        -1.116
U110_ATA.ATA_TACK                U110_TOP|CLK40     SB_DFFSR     D       ATA_TACK_0                  6.499        -1.102
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI40IF4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT[1]                   SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_1_rep1 / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI40IF4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_1_rep1               SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI40IF4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[1]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[3] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI40IF4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[3]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[2] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNI40IF4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNI40IF4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[2]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             2 uses
SB_DFF          9 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        9 uses
VCC             2 uses
SB_LUT4         62 uses

I/O ports: 26
I/O primitives: 25
SB_GB_IO       1 use
SB_IO          24 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (0%)
Total load per clock:
   U110_TOP|CLK40: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:02:30 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:03:44 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U110\U110_TOP.v changed - recompiling
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL159 :"D:\AmigaPCI\U110\U110_BUFFERS.v":3:10:3:15|Input RESETn is unused.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:03:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:03:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:03:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:03:46 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:03:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                     Clock
Clock              Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------
U110_TOP|CLK40     4.1 MHz       241.717       inferred     Autoconstr_clkgroup_0     16   
===========================================================================================

@W: MT529 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Found inferred clock U110_TOP|CLK40 which controls 16 sequential elements including U110_ATA.CYCLE_COUNT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:03:46 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:03:46 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  47 /        15
   2		0h:00m:00s		    -2.05ns		  47 /        15
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[2] (in view: work.U110_TOP(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[3] (in view: work.U110_TOP(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[4] (in view: work.U110_TOP(verilog)) with 11 loads 2 times to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[1] (in view: work.U110_TOP(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Replicating instance U110_ATA.CYCLE_COUNT[5] (in view: work.U110_TOP(verilog)) with 11 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   3		0h:00m:00s		    -1.30ns		  66 /        23


   4		0h:00m:00s		    -1.30ns		  67 /        23
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               23         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock U110_TOP|CLK40 with period 6.60ns. Please declare a user-defined clock on object "p:CLK40"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:03:47 2025
#


Top view:               U110_TOP
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40     151.4 MHz     119.0 MHz     6.604         8.400         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------
U110_TOP|CLK40  U110_TOP|CLK40  |  6.604       -1.165  |  6.604       0.704  |  3.302       -0.898  |  No paths    -    
========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U110_TOP|CLK40
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference          Type         Pin     Net                     Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[6]          0.540       -1.165
U110_ATA.CYCLE_COUNT[0]          U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT[0]          0.540       -1.116
U110_ATA.CYCLE_COUNT[7]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[7]          0.540       -1.116
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[2]     0.540       -1.102
U110_ATA.CYCLE_COUNT_fast[4]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[4]     0.540       -1.095
U110_ATA.CYCLE_COUNT[3]          U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT[3]          0.540       -1.067
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[1]     0.540       -1.067
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_fast[3]     0.540       -1.053
U110_ATA.CYCLE_COUNT_1_rep1      U110_TOP|CLK40     SB_DFFSR     Q       CYCLE_COUNT_1_rep1      0.540       -1.046
U110_ATA.CYCLE_COUNT_fast[5]     U110_TOP|CLK40     SB_DFF       Q       CYCLE_COUNT_fast[5]     0.540       -1.032
===================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                            Required           
Instance                         Reference          Type         Pin     Net                         Time         Slack 
                                 Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[1]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[2]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT[3]          U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_1_rep1      U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[1]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[2]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.CYCLE_COUNT_fast[3]     U110_TOP|CLK40     SB_DFFSR     R       CYCLE_COUNT_RNIV2TI4[5]     6.499        -1.165
U110_ATA.DIOR_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOR_PRIn_0                 6.499        -1.116
U110_ATA.DIOW_PRIn               U110_TOP|CLK40     SB_DFF       D       DIOW_PRIn_0                 6.499        -1.116
U110_ATA.ATA_TACK                U110_TOP|CLK40     SB_DFFSR     D       ATA_TACK_0                  6.499        -1.102
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNIV2TI4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT[1]                   SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_1_rep1 / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNIV2TI4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_1_rep1               SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[1] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNIV2TI4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[1]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[3] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNIV2TI4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[3]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          U110_ATA.CYCLE_COUNT[6] / Q
    Ending point:                            U110_ATA.CYCLE_COUNT_fast[2] / R
    The start point is clocked by            U110_TOP|CLK40 [rising] on pin C
    The end   point is clocked by            U110_TOP|CLK40 [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.CYCLE_COUNT[6]                   SB_DFF       Q        Out     0.540     0.540       -         
CYCLE_COUNT[6]                            Net          -        -       1.599     -           10        
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      I0       In      -         2.139       -         
U110_ATA.CYCLE_COUNT_fast_RNIO0NV[5]      SB_LUT4      O        Out     0.449     2.588       -         
CYCLE_COUNT22_6                           Net          -        -       1.371     -           2         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      I0       In      -         3.959       -         
U110_ATA.CYCLE_COUNT_fast_RNIUOD22[3]     SB_LUT4      O        Out     0.449     4.408       -         
CYCLE_COUNT22                             Net          -        -       1.371     -           1         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      I2       In      -         5.779       -         
U110_ATA.CYCLE_COUNT_RNIV2TI4[5]          SB_LUT4      O        Out     0.379     6.157       -         
CYCLE_COUNT_RNIV2TI4[5]                   Net          -        -       1.507     -           7         
U110_ATA.CYCLE_COUNT_fast[2]              SB_DFFSR     R        In      -         7.664       -         
========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFF          10 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        9 uses
VCC             3 uses
SB_LUT4         67 uses

I/O ports: 26
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   23 (0%)
Total load per clock:
   U110_TOP|CLK40: 1

@S |Mapping Summary:
Total  LUTs: 67 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:03:47 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:05:55 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL159 :"D:\AmigaPCI\U110\U110_BUFFERS.v":3:10:3:15|Input RESETn is unused.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:05:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:05:56 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:05:56 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:05:57 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:05:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     16   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:05:57 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:05:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		  53 /        15
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               15         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:05:58 2025
#


Top view:               U110_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      84.0 MHz      25.000        11.899        6.550     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      15.481  |  25.000      19.099  |  12.500      6.550  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                              Arrival           
Instance                                 Reference     Type         Pin     Net                Time        Slack 
                                         Clock                                                                   
-----------------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                        CLK40         SB_DFFSR     Q       ATA_TACK           0.540       6.550 
U110_ATA.CYCLE_COUNT[2]                  CLK40         SB_DFF       Q       CYCLE_COUNT[2]     0.540       15.481
U110_ATA.CYCLE_COUNT[3]                  CLK40         SB_DFF       Q       CYCLE_COUNT[3]     0.540       15.530
U110_ATA.CYCLE_COUNT[4]                  CLK40         SB_DFF       Q       CYCLE_COUNT[4]     0.540       15.530
U110_ATA.CYCLE_COUNT[0]                  CLK40         SB_DFF       Q       CYCLE_COUNT[0]     0.540       15.579
U110_ATA.CYCLE_COUNT[5]                  CLK40         SB_DFF       Q       CYCLE_COUNT[5]     0.540       15.579
U110_ATA.CYCLE_COUNT[6]                  CLK40         SB_DFF       Q       CYCLE_COUNT[6]     0.540       15.600
U110_ATA.CYCLE_COUNT[1]                  CLK40         SB_DFF       Q       CYCLE_COUNT[1]     0.540       15.628
U110_ATA.CYCLE_COUNT[7]                  CLK40         SB_DFF       Q       CYCLE_COUNT[7]     0.540       15.663
U110_CYCLE_TERMINATION.TACK_COUNT[0]     CLK40         SB_DFFN      Q       TACK_COUNT[0]      0.540       19.099
=================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                        Required           
Instance                                  Reference     Type           Pin     Net                        Time         Slack 
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
U110_CYCLE_TERMINATION.TACK_OUT           CLK40         SB_DFFN        D       TACK_OUT_0                 12.395       6.550 
U110_CYCLE_TERMINATION.TACK_COUNT[0]      CLK40         SB_DFFN        D       TACK_COUNT_nss[0]          12.395       8.300 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     E       TACK_COUNT_nss_en_0[0]     12.500       8.405 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     D       TACK_COUNT_nss_i[0]        12.395       8.433 
U110_ATA.CYCLE_COUNT[0]                   CLK40         SB_DFF         D       CYCLE_COUNT                24.895       15.481
U110_ATA.DIOR_PRIn                        CLK40         SB_DFF         D       DIOR_PRIn_0                24.895       15.509
U110_ATA.DIOW_PRIn                        CLK40         SB_DFF         D       DIOW_PRIn_0                24.895       15.509
U110_ATA.CYCLE_COUNT[1]                   CLK40         SB_DFF         D       CYCLE_COUNT_0              24.895       15.544
U110_ATA.CYCLE_COUNT[2]                   CLK40         SB_DFF         D       CYCLE_COUNT_1              24.895       15.544
U110_ATA.CYCLE_COUNT[3]                   CLK40         SB_DFF         D       CYCLE_COUNT_2              24.895       15.544
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U110_ATA.ATA_TACK / Q
    Ending point:                            U110_CYCLE_TERMINATION.TACK_OUT / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                         SB_DFFSR     Q        Out     0.540     0.540       -         
ATA_TACK                                  Net          -        -       1.599     -           5         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      I0       In      -         2.139       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
N_30_0                                    Net          -        -       1.371     -           1         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      I2       In      -         3.959       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      O        Out     0.379     4.338       -         
TACK_OUT_0                                Net          -        -       1.507     -           1         
U110_CYCLE_TERMINATION.TACK_OUT           SB_DFFN      D        In      -         5.845       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          10 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        1 use
VCC             3 uses
SB_LUT4         46 uses

I/O ports: 26
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 46 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:05:58 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:07:24 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U110\U110_BUFFERS.v changed - recompiling
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:07:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:07:24 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:07:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:07:25 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:07:25 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     16   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:07:26 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:07:26 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		  53 /        15
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               15         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:07:27 2025
#


Top view:               U110_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      84.0 MHz      25.000        11.899        6.550     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      15.481  |  25.000      19.099  |  12.500      6.550  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                              Arrival           
Instance                                 Reference     Type         Pin     Net                Time        Slack 
                                         Clock                                                                   
-----------------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                        CLK40         SB_DFFSR     Q       ATA_TACK           0.540       6.550 
U110_ATA.CYCLE_COUNT[2]                  CLK40         SB_DFF       Q       CYCLE_COUNT[2]     0.540       15.481
U110_ATA.CYCLE_COUNT[3]                  CLK40         SB_DFF       Q       CYCLE_COUNT[3]     0.540       15.530
U110_ATA.CYCLE_COUNT[4]                  CLK40         SB_DFF       Q       CYCLE_COUNT[4]     0.540       15.530
U110_ATA.CYCLE_COUNT[0]                  CLK40         SB_DFF       Q       CYCLE_COUNT[0]     0.540       15.579
U110_ATA.CYCLE_COUNT[5]                  CLK40         SB_DFF       Q       CYCLE_COUNT[5]     0.540       15.579
U110_ATA.CYCLE_COUNT[6]                  CLK40         SB_DFF       Q       CYCLE_COUNT[6]     0.540       15.600
U110_ATA.CYCLE_COUNT[1]                  CLK40         SB_DFF       Q       CYCLE_COUNT[1]     0.540       15.628
U110_ATA.CYCLE_COUNT[7]                  CLK40         SB_DFF       Q       CYCLE_COUNT[7]     0.540       15.663
U110_CYCLE_TERMINATION.TACK_COUNT[0]     CLK40         SB_DFFN      Q       TACK_COUNT[0]      0.540       19.099
=================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                        Required           
Instance                                  Reference     Type           Pin     Net                        Time         Slack 
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
U110_CYCLE_TERMINATION.TACK_OUT           CLK40         SB_DFFN        D       TACK_OUT_0                 12.395       6.550 
U110_CYCLE_TERMINATION.TACK_COUNT[0]      CLK40         SB_DFFN        D       TACK_COUNT_nss[0]          12.395       8.300 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     E       TACK_COUNT_nss_en_0[0]     12.500       8.405 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     D       TACK_COUNT_nss_i[0]        12.395       8.433 
U110_ATA.CYCLE_COUNT[0]                   CLK40         SB_DFF         D       CYCLE_COUNT                24.895       15.481
U110_ATA.DIOR_PRIn                        CLK40         SB_DFF         D       DIOR_PRIn_0                24.895       15.509
U110_ATA.DIOW_PRIn                        CLK40         SB_DFF         D       DIOW_PRIn_0                24.895       15.509
U110_ATA.CYCLE_COUNT[1]                   CLK40         SB_DFF         D       CYCLE_COUNT_0              24.895       15.544
U110_ATA.CYCLE_COUNT[2]                   CLK40         SB_DFF         D       CYCLE_COUNT_1              24.895       15.544
U110_ATA.CYCLE_COUNT[3]                   CLK40         SB_DFF         D       CYCLE_COUNT_2              24.895       15.544
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U110_ATA.ATA_TACK / Q
    Ending point:                            U110_CYCLE_TERMINATION.TACK_OUT / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                         SB_DFFSR     Q        Out     0.540     0.540       -         
ATA_TACK                                  Net          -        -       1.599     -           5         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      I0       In      -         2.139       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
N_30_0                                    Net          -        -       1.371     -           1         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      I2       In      -         3.959       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      O        Out     0.379     4.338       -         
TACK_OUT_0                                Net          -        -       1.507     -           1         
U110_CYCLE_TERMINATION.TACK_OUT           SB_DFFN      D        In      -         5.845       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          10 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        1 use
VCC             3 uses
SB_LUT4         46 uses

I/O ports: 26
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 46 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:07:27 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:10:06 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:10:06 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:10:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:10:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:10:08 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:10:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     16   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:10:08 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:10:08 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		  53 /        15
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               15         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:10:09 2025
#


Top view:               U110_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      84.0 MHz      25.000        11.899        6.550     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      15.481  |  25.000      19.099  |  12.500      6.550  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                              Arrival           
Instance                                 Reference     Type         Pin     Net                Time        Slack 
                                         Clock                                                                   
-----------------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                        CLK40         SB_DFFSR     Q       ATA_TACK           0.540       6.550 
U110_ATA.CYCLE_COUNT[2]                  CLK40         SB_DFF       Q       CYCLE_COUNT[2]     0.540       15.481
U110_ATA.CYCLE_COUNT[3]                  CLK40         SB_DFF       Q       CYCLE_COUNT[3]     0.540       15.530
U110_ATA.CYCLE_COUNT[4]                  CLK40         SB_DFF       Q       CYCLE_COUNT[4]     0.540       15.530
U110_ATA.CYCLE_COUNT[0]                  CLK40         SB_DFF       Q       CYCLE_COUNT[0]     0.540       15.579
U110_ATA.CYCLE_COUNT[5]                  CLK40         SB_DFF       Q       CYCLE_COUNT[5]     0.540       15.579
U110_ATA.CYCLE_COUNT[6]                  CLK40         SB_DFF       Q       CYCLE_COUNT[6]     0.540       15.600
U110_ATA.CYCLE_COUNT[1]                  CLK40         SB_DFF       Q       CYCLE_COUNT[1]     0.540       15.628
U110_ATA.CYCLE_COUNT[7]                  CLK40         SB_DFF       Q       CYCLE_COUNT[7]     0.540       15.663
U110_CYCLE_TERMINATION.TACK_COUNT[0]     CLK40         SB_DFFN      Q       TACK_COUNT[0]      0.540       19.099
=================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                        Required           
Instance                                  Reference     Type           Pin     Net                        Time         Slack 
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
U110_CYCLE_TERMINATION.TACK_OUT           CLK40         SB_DFFN        D       TACK_OUT_0                 12.395       6.550 
U110_CYCLE_TERMINATION.TACK_COUNT[0]      CLK40         SB_DFFN        D       TACK_COUNT_nss[0]          12.395       8.300 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     E       TACK_COUNT_nss_en_0[0]     12.500       8.405 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     D       TACK_COUNT_nss_i[0]        12.395       8.433 
U110_ATA.CYCLE_COUNT[0]                   CLK40         SB_DFF         D       CYCLE_COUNT                24.895       15.481
U110_ATA.DIOR_PRIn                        CLK40         SB_DFF         D       DIOR_PRIn_0                24.895       15.509
U110_ATA.DIOW_PRIn                        CLK40         SB_DFF         D       DIOW_PRIn_0                24.895       15.509
U110_ATA.CYCLE_COUNT[1]                   CLK40         SB_DFF         D       CYCLE_COUNT_0              24.895       15.544
U110_ATA.CYCLE_COUNT[2]                   CLK40         SB_DFF         D       CYCLE_COUNT_1              24.895       15.544
U110_ATA.CYCLE_COUNT[3]                   CLK40         SB_DFF         D       CYCLE_COUNT_2              24.895       15.544
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U110_ATA.ATA_TACK / Q
    Ending point:                            U110_CYCLE_TERMINATION.TACK_OUT / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                         SB_DFFSR     Q        Out     0.540     0.540       -         
ATA_TACK                                  Net          -        -       1.599     -           5         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      I0       In      -         2.139       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
N_30_0                                    Net          -        -       1.371     -           1         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      I2       In      -         3.959       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      O        Out     0.379     4.338       -         
TACK_OUT_0                                Net          -        -       1.507     -           1         
U110_CYCLE_TERMINATION.TACK_OUT           SB_DFFN      D        In      -         5.845       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          10 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        1 use
VCC             3 uses
SB_LUT4         46 uses

I/O ports: 26
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 46 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:10:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.edf " "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U110/U110_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.edf...
Parsing constraint file: D:/AmigaPCI/U110/U110_TOP.pcf ...
start to read sdc/scf file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.scf
sdc_reader OK D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.scf
Stored edif netlist at D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP...

write Timing Constraint to D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U110_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP --outdir D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP
SDC file             - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	50
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	3
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	50/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	26/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.8 (sec)

Final Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	50/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	26/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 164.52 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 50
Translating sdc file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --outdir "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc --outdir D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U110_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U110_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.v" --vhdl "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/sbt/outputs/simulation_netlist\U110_TOP_sbt.vhd" --lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.v
Writing D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/sbt/outputs/simulation_netlist\U110_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\timer\U110_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf --report-file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\timer\U110_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U110_syn.prj" -log "APCI_U110_Implmnt/APCI_U110.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U110_Implmnt/APCI_U110.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sat Jun 07 21:16:21 2025

#Implementation: APCI_U110_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U110\U110_ARBITOR.v" (library work)
@I::"D:\AmigaPCI\U110\U110_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v" (library work)
@I::"D:\AmigaPCI\U110\U110_INTERRUPT.v" (library work)
@I::"D:\AmigaPCI\U110\U110_TOP.v" (library work)
@I::"D:\AmigaPCI\U110\U110_ATA.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U110\U110_BUFFERS.v changed - recompiling
Selecting top level module U110_TOP
@N: CG364 :"D:\AmigaPCI\U110\U110_INTERRUPT.v":1:7:1:20|Synthesizing module U110_INTERRUPT in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":31:7:31:28|Synthesizing module U110_CYCLE_TERMINATION in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_BUFFERS.v":1:7:1:18|Synthesizing module U110_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ATA.v":31:7:31:14|Synthesizing module U110_ATA in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_ARBITOR.v":1:7:1:18|Synthesizing module U110_ARBITOR in library work.

@N: CG364 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Synthesizing module U110_TOP in library work.

@N: CL189 :"D:\AmigaPCI\U110\U110_ATA.v":79:0:79:5|Register bit IDELATCH is always 1.
@N: CL201 :"D:\AmigaPCI\U110\U110_CYCLE_TERMINATION.v":46:0:46:5|Trying to extract state machine for register TACK_COUNT.
Extracted state machine for register TACK_COUNT
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:16:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:16:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:16:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U110\U110_TOP.v":29:7:29:14|Selected library: work cell: U110_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 07 21:16:22 2025

###########################################################]
Pre-mapping Report

# Sat Jun 07 21:16:22 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U110\U110_TOP.sdc
@L: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOW_SECn because it is equivalent to instance U110_ATA.DIOW_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\amigapci\u110\u110_ata.v":79:0:79:5|Removing sequential instance U110_ATA.DIOR_SECn because it is equivalent to instance U110_ATA.DIOR_PRIn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"d:\amigapci\u110\u110_top.v":45:15:45:28|Removing instance U110_INTERRUPT (in view: work.U110_TOP(verilog)) of type view:work.U110_INTERRUPT(verilog) because it does not drive other instances.
@N: BN115 :"d:\amigapci\u110\u110_top.v":121:13:121:24|Removing instance U110_ARBITOR (in view: work.U110_TOP(verilog)) of type view:work.U110_ARBITOR(verilog) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U110_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     16   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:16:23 2025

###########################################################]
Map & Optimize Report

# Sat Jun 07 21:16:23 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Encoding state machine TACK_COUNT[2:0] (in view: work.U110_CYCLE_TERMINATION(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		  53 /        15
@N: FX1016 :"d:\amigapci\u110\u110_top.v":31:10:31:14|SB_GB_IO inserted on the port CLK40.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_ibuf_gb_io     SB_GB_IO               15         U110_CYCLE_TERMINATION.TACK_OUT
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\synwork\APCI_U110_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\APCI_U110.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 07 21:16:24 2025
#


Top view:               U110_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U110\U110_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.550

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      84.0 MHz      25.000        11.899        6.550     declared     default_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
CLK40     CLK40   |  25.000      15.481  |  25.000      19.099  |  12.500      6.550  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                              Arrival           
Instance                                 Reference     Type         Pin     Net                Time        Slack 
                                         Clock                                                                   
-----------------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                        CLK40         SB_DFFSR     Q       ATA_TACK           0.540       6.550 
U110_ATA.CYCLE_COUNT[2]                  CLK40         SB_DFF       Q       CYCLE_COUNT[2]     0.540       15.481
U110_ATA.CYCLE_COUNT[3]                  CLK40         SB_DFF       Q       CYCLE_COUNT[3]     0.540       15.530
U110_ATA.CYCLE_COUNT[4]                  CLK40         SB_DFF       Q       CYCLE_COUNT[4]     0.540       15.530
U110_ATA.CYCLE_COUNT[0]                  CLK40         SB_DFF       Q       CYCLE_COUNT[0]     0.540       15.579
U110_ATA.CYCLE_COUNT[5]                  CLK40         SB_DFF       Q       CYCLE_COUNT[5]     0.540       15.579
U110_ATA.CYCLE_COUNT[6]                  CLK40         SB_DFF       Q       CYCLE_COUNT[6]     0.540       15.600
U110_ATA.CYCLE_COUNT[1]                  CLK40         SB_DFF       Q       CYCLE_COUNT[1]     0.540       15.628
U110_ATA.CYCLE_COUNT[7]                  CLK40         SB_DFF       Q       CYCLE_COUNT[7]     0.540       15.663
U110_CYCLE_TERMINATION.TACK_COUNT[0]     CLK40         SB_DFFN      Q       TACK_COUNT[0]      0.540       19.099
=================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                        Required           
Instance                                  Reference     Type           Pin     Net                        Time         Slack 
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
U110_CYCLE_TERMINATION.TACK_OUT           CLK40         SB_DFFN        D       TACK_OUT_0                 12.395       6.550 
U110_CYCLE_TERMINATION.TACK_COUNT[0]      CLK40         SB_DFFN        D       TACK_COUNT_nss[0]          12.395       8.300 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     E       TACK_COUNT_nss_en_0[0]     12.500       8.405 
U110_CYCLE_TERMINATION.TACK_EN_i_ness     CLK40         SB_DFFNESS     D       TACK_COUNT_nss_i[0]        12.395       8.433 
U110_ATA.CYCLE_COUNT[0]                   CLK40         SB_DFF         D       CYCLE_COUNT                24.895       15.481
U110_ATA.DIOR_PRIn                        CLK40         SB_DFF         D       DIOR_PRIn_0                24.895       15.509
U110_ATA.DIOW_PRIn                        CLK40         SB_DFF         D       DIOW_PRIn_0                24.895       15.509
U110_ATA.CYCLE_COUNT[1]                   CLK40         SB_DFF         D       CYCLE_COUNT_0              24.895       15.544
U110_ATA.CYCLE_COUNT[2]                   CLK40         SB_DFF         D       CYCLE_COUNT_1              24.895       15.544
U110_ATA.CYCLE_COUNT[3]                   CLK40         SB_DFF         D       CYCLE_COUNT_2              24.895       15.544
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.550

    Number of logic level(s):                2
    Starting point:                          U110_ATA.ATA_TACK / Q
    Ending point:                            U110_CYCLE_TERMINATION.TACK_OUT / D
    The start point is clocked by            CLK40 [rising] on pin C
    The end   point is clocked by            CLK40 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U110_ATA.ATA_TACK                         SB_DFFSR     Q        Out     0.540     0.540       -         
ATA_TACK                                  Net          -        -       1.599     -           5         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      I0       In      -         2.139       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
N_30_0                                    Net          -        -       1.371     -           1         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      I2       In      -         3.959       -         
U110_CYCLE_TERMINATION.TACK_OUT_RNO       SB_LUT4      O        Out     0.379     4.338       -         
TACK_OUT_0                                Net          -        -       1.507     -           1         
U110_CYCLE_TERMINATION.TACK_OUT           SB_DFFN      D        In      -         5.845       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U110_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          10 uses
SB_DFFN         3 uses
SB_DFFNESS      1 use
SB_DFFSR        1 use
VCC             3 uses
SB_LUT4         46 uses

I/O ports: 26
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   15 (0%)
Total load per clock:
   CLK40: 1

@S |Mapping Summary:
Total  LUTs: 46 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 07 21:16:24 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U110_Implmnt its sbt path: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.edf " "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U110/U110_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.edf...
Parsing constraint file: D:/AmigaPCI/U110/U110_TOP.pcf ...
start to read sdc/scf file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.scf
sdc_reader OK D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/APCI_U110.scf
Stored edif netlist at D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP...

write Timing Constraint to D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U110_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP --outdir D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP
SDC file             - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	50
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	3
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	50/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	26/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.8 (sec)

Final Design Statistics
    Number of LUTs      	:	50
    Number of DFFs      	:	15
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	50/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	26/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK40 | Frequency: 164.52 MHz | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 50
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 329
used logic cells: 50
Translating sdc file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\placer\U110_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --outdir "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc --outdir D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U110_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U110_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.v" --vhdl "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/sbt/outputs/simulation_netlist\U110_TOP_sbt.vhd" --lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\packer\U110_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.v
Writing D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt/sbt/outputs/simulation_netlist\U110_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\timer\U110_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\netlister\U110_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\simulation_netlist\U110_TOP_sbt.sdf --report-file D:\AmigaPCI\U110\APCI_U110\APCI_U110_Implmnt\sbt\outputs\timer\U110_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\netlist\oadb-U110_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U110/APCI_U110/APCI_U110_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
9:25:02 PM
