# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: BOOT_CLOCK
desc: Internal BOOT_CLK connection
detailed_desc: Allows connection of BOOT_CLK to any PLL or directly drive clock tree
category: periphery

ports:
   O:
     dir: output
     desc: Clock output
     detailed_desc: BOOT_CLK output.  Connect this clock source to a PLL CLK_IN input or clocking network.

parameters:
    PERIOD:
      desc: Clock period for simulation purposes (nS)
      detailed_desc: Specification of the clock period for clock generation during simulation.  This shoudl generally be 25 nS (40 MHaz)
      range: 16.0 .. 30.0
      default: 25.0
      type: real
      
