
I2c_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc04  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e8  0800bcc8  0800bcc8  0000ccc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2b0  0800c2b0  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2b0  0800c2b0  0000d2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2b8  0800c2b8  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2b8  0800c2b8  0000d2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2bc  0800c2bc  0000d2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800c2c0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  200001d4  0800c494  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  0800c494  0000e4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c63f  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec6  00000000  00000000  0001a83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0001c708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000886  00000000  00000000  0001d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150e3  00000000  00000000  0001da86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2be  00000000  00000000  00032b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e8d3  00000000  00000000  00040e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf6fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cc0  00000000  00000000  000bf740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000c3400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bcac 	.word	0x0800bcac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800bcac 	.word	0x0800bcac

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fd35 	bl	8001eac <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fc75 	bl	8001d3c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fd27 	bl	8001eac <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fd1d 	bl	8001eac <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc9f 	bl	8001dc4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc95 	bl	8001dc4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a2 	bl	8000620 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1824      	adds	r4, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	42a3      	cmp	r3, r4
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c23      	lsrs	r3, r4, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0424      	lsls	r4, r4, #16
 8000536:	1960      	adds	r0, r4, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			@ (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f002 fb9f 	bl	8002c9c <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	@ (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 ffda 	bl	8002520 <__aeabi_dsub>
 800056c:	f002 fb96 	bl	8002c9c <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	@ 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0004      	movs	r4, r0
 8000588:	000d      	movs	r5, r1
 800058a:	f7ff ff65 	bl	8000458 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x24>
 8000592:	0020      	movs	r0, r4
 8000594:	0029      	movs	r1, r5
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e9      	adds	r1, r5, r3
 80005aa:	0020      	movs	r0, r4
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x1e>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	@ (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 fce5 	bl	8001f90 <__aeabi_dmul>
 80005c6:	f7ff ffbd 	bl	8000544 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f002 fbd0 	bl	8002d70 <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	@ (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 fcdc 	bl	8001f90 <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 ff9e 	bl	8002520 <__aeabi_dsub>
 80005e4:	f7ff ffae 	bl	8000544 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f002 fb8b 	bl	8002d14 <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	@ (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 fcc5 	bl	8001f90 <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f002 fbb0 	bl	8002d70 <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 fd14 	bl	8001040 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f002 fca4 	bl	8002f8c <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f002 fc9f 	bl	8002f8c <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_fdiv>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0244      	lsls	r4, r0, #9
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	0047      	lsls	r7, r0, #1
 80007c6:	1c0e      	adds	r6, r1, #0
 80007c8:	0a64      	lsrs	r4, r4, #9
 80007ca:	0e3f      	lsrs	r7, r7, #24
 80007cc:	0fc5      	lsrs	r5, r0, #31
 80007ce:	2f00      	cmp	r7, #0
 80007d0:	d03c      	beq.n	800084c <__aeabi_fdiv+0x94>
 80007d2:	2fff      	cmp	r7, #255	@ 0xff
 80007d4:	d042      	beq.n	800085c <__aeabi_fdiv+0xa4>
 80007d6:	2300      	movs	r3, #0
 80007d8:	2280      	movs	r2, #128	@ 0x80
 80007da:	4699      	mov	r9, r3
 80007dc:	469a      	mov	sl, r3
 80007de:	00e4      	lsls	r4, r4, #3
 80007e0:	04d2      	lsls	r2, r2, #19
 80007e2:	4314      	orrs	r4, r2
 80007e4:	3f7f      	subs	r7, #127	@ 0x7f
 80007e6:	0273      	lsls	r3, r6, #9
 80007e8:	0a5b      	lsrs	r3, r3, #9
 80007ea:	4698      	mov	r8, r3
 80007ec:	0073      	lsls	r3, r6, #1
 80007ee:	0e1b      	lsrs	r3, r3, #24
 80007f0:	0ff6      	lsrs	r6, r6, #31
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d01b      	beq.n	800082e <__aeabi_fdiv+0x76>
 80007f6:	2bff      	cmp	r3, #255	@ 0xff
 80007f8:	d013      	beq.n	8000822 <__aeabi_fdiv+0x6a>
 80007fa:	4642      	mov	r2, r8
 80007fc:	2180      	movs	r1, #128	@ 0x80
 80007fe:	00d2      	lsls	r2, r2, #3
 8000800:	04c9      	lsls	r1, r1, #19
 8000802:	4311      	orrs	r1, r2
 8000804:	4688      	mov	r8, r1
 8000806:	2000      	movs	r0, #0
 8000808:	3b7f      	subs	r3, #127	@ 0x7f
 800080a:	0029      	movs	r1, r5
 800080c:	1aff      	subs	r7, r7, r3
 800080e:	464b      	mov	r3, r9
 8000810:	4071      	eors	r1, r6
 8000812:	b2c9      	uxtb	r1, r1
 8000814:	2b0f      	cmp	r3, #15
 8000816:	d900      	bls.n	800081a <__aeabi_fdiv+0x62>
 8000818:	e0b5      	b.n	8000986 <__aeabi_fdiv+0x1ce>
 800081a:	4a74      	ldr	r2, [pc, #464]	@ (80009ec <__aeabi_fdiv+0x234>)
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	58d3      	ldr	r3, [r2, r3]
 8000820:	469f      	mov	pc, r3
 8000822:	4643      	mov	r3, r8
 8000824:	2b00      	cmp	r3, #0
 8000826:	d13f      	bne.n	80008a8 <__aeabi_fdiv+0xf0>
 8000828:	3fff      	subs	r7, #255	@ 0xff
 800082a:	3302      	adds	r3, #2
 800082c:	e003      	b.n	8000836 <__aeabi_fdiv+0x7e>
 800082e:	4643      	mov	r3, r8
 8000830:	2b00      	cmp	r3, #0
 8000832:	d12d      	bne.n	8000890 <__aeabi_fdiv+0xd8>
 8000834:	2301      	movs	r3, #1
 8000836:	0029      	movs	r1, r5
 8000838:	464a      	mov	r2, r9
 800083a:	4071      	eors	r1, r6
 800083c:	b2c9      	uxtb	r1, r1
 800083e:	431a      	orrs	r2, r3
 8000840:	2a0e      	cmp	r2, #14
 8000842:	d838      	bhi.n	80008b6 <__aeabi_fdiv+0xfe>
 8000844:	486a      	ldr	r0, [pc, #424]	@ (80009f0 <__aeabi_fdiv+0x238>)
 8000846:	0092      	lsls	r2, r2, #2
 8000848:	5882      	ldr	r2, [r0, r2]
 800084a:	4697      	mov	pc, r2
 800084c:	2c00      	cmp	r4, #0
 800084e:	d113      	bne.n	8000878 <__aeabi_fdiv+0xc0>
 8000850:	2304      	movs	r3, #4
 8000852:	4699      	mov	r9, r3
 8000854:	3b03      	subs	r3, #3
 8000856:	2700      	movs	r7, #0
 8000858:	469a      	mov	sl, r3
 800085a:	e7c4      	b.n	80007e6 <__aeabi_fdiv+0x2e>
 800085c:	2c00      	cmp	r4, #0
 800085e:	d105      	bne.n	800086c <__aeabi_fdiv+0xb4>
 8000860:	2308      	movs	r3, #8
 8000862:	4699      	mov	r9, r3
 8000864:	3b06      	subs	r3, #6
 8000866:	27ff      	movs	r7, #255	@ 0xff
 8000868:	469a      	mov	sl, r3
 800086a:	e7bc      	b.n	80007e6 <__aeabi_fdiv+0x2e>
 800086c:	230c      	movs	r3, #12
 800086e:	4699      	mov	r9, r3
 8000870:	3b09      	subs	r3, #9
 8000872:	27ff      	movs	r7, #255	@ 0xff
 8000874:	469a      	mov	sl, r3
 8000876:	e7b6      	b.n	80007e6 <__aeabi_fdiv+0x2e>
 8000878:	0020      	movs	r0, r4
 800087a:	f002 fb69 	bl	8002f50 <__clzsi2>
 800087e:	2776      	movs	r7, #118	@ 0x76
 8000880:	1f43      	subs	r3, r0, #5
 8000882:	409c      	lsls	r4, r3
 8000884:	2300      	movs	r3, #0
 8000886:	427f      	negs	r7, r7
 8000888:	4699      	mov	r9, r3
 800088a:	469a      	mov	sl, r3
 800088c:	1a3f      	subs	r7, r7, r0
 800088e:	e7aa      	b.n	80007e6 <__aeabi_fdiv+0x2e>
 8000890:	4640      	mov	r0, r8
 8000892:	f002 fb5d 	bl	8002f50 <__clzsi2>
 8000896:	4642      	mov	r2, r8
 8000898:	1f43      	subs	r3, r0, #5
 800089a:	409a      	lsls	r2, r3
 800089c:	2376      	movs	r3, #118	@ 0x76
 800089e:	425b      	negs	r3, r3
 80008a0:	1a1b      	subs	r3, r3, r0
 80008a2:	4690      	mov	r8, r2
 80008a4:	2000      	movs	r0, #0
 80008a6:	e7b0      	b.n	800080a <__aeabi_fdiv+0x52>
 80008a8:	2303      	movs	r3, #3
 80008aa:	464a      	mov	r2, r9
 80008ac:	431a      	orrs	r2, r3
 80008ae:	4691      	mov	r9, r2
 80008b0:	2003      	movs	r0, #3
 80008b2:	33fc      	adds	r3, #252	@ 0xfc
 80008b4:	e7a9      	b.n	800080a <__aeabi_fdiv+0x52>
 80008b6:	000d      	movs	r5, r1
 80008b8:	20ff      	movs	r0, #255	@ 0xff
 80008ba:	2200      	movs	r2, #0
 80008bc:	05c0      	lsls	r0, r0, #23
 80008be:	07ed      	lsls	r5, r5, #31
 80008c0:	4310      	orrs	r0, r2
 80008c2:	4328      	orrs	r0, r5
 80008c4:	bce0      	pop	{r5, r6, r7}
 80008c6:	46ba      	mov	sl, r7
 80008c8:	46b1      	mov	r9, r6
 80008ca:	46a8      	mov	r8, r5
 80008cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ce:	000d      	movs	r5, r1
 80008d0:	2000      	movs	r0, #0
 80008d2:	2200      	movs	r2, #0
 80008d4:	e7f2      	b.n	80008bc <__aeabi_fdiv+0x104>
 80008d6:	4653      	mov	r3, sl
 80008d8:	2b02      	cmp	r3, #2
 80008da:	d0ed      	beq.n	80008b8 <__aeabi_fdiv+0x100>
 80008dc:	2b03      	cmp	r3, #3
 80008de:	d033      	beq.n	8000948 <__aeabi_fdiv+0x190>
 80008e0:	46a0      	mov	r8, r4
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d105      	bne.n	80008f2 <__aeabi_fdiv+0x13a>
 80008e6:	2000      	movs	r0, #0
 80008e8:	2200      	movs	r2, #0
 80008ea:	e7e7      	b.n	80008bc <__aeabi_fdiv+0x104>
 80008ec:	0035      	movs	r5, r6
 80008ee:	2803      	cmp	r0, #3
 80008f0:	d07a      	beq.n	80009e8 <__aeabi_fdiv+0x230>
 80008f2:	003b      	movs	r3, r7
 80008f4:	337f      	adds	r3, #127	@ 0x7f
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	dd2d      	ble.n	8000956 <__aeabi_fdiv+0x19e>
 80008fa:	4642      	mov	r2, r8
 80008fc:	0752      	lsls	r2, r2, #29
 80008fe:	d007      	beq.n	8000910 <__aeabi_fdiv+0x158>
 8000900:	220f      	movs	r2, #15
 8000902:	4641      	mov	r1, r8
 8000904:	400a      	ands	r2, r1
 8000906:	2a04      	cmp	r2, #4
 8000908:	d002      	beq.n	8000910 <__aeabi_fdiv+0x158>
 800090a:	2204      	movs	r2, #4
 800090c:	4694      	mov	ip, r2
 800090e:	44e0      	add	r8, ip
 8000910:	4642      	mov	r2, r8
 8000912:	0112      	lsls	r2, r2, #4
 8000914:	d505      	bpl.n	8000922 <__aeabi_fdiv+0x16a>
 8000916:	4642      	mov	r2, r8
 8000918:	4b36      	ldr	r3, [pc, #216]	@ (80009f4 <__aeabi_fdiv+0x23c>)
 800091a:	401a      	ands	r2, r3
 800091c:	003b      	movs	r3, r7
 800091e:	4690      	mov	r8, r2
 8000920:	3380      	adds	r3, #128	@ 0x80
 8000922:	2bfe      	cmp	r3, #254	@ 0xfe
 8000924:	dcc8      	bgt.n	80008b8 <__aeabi_fdiv+0x100>
 8000926:	4642      	mov	r2, r8
 8000928:	0192      	lsls	r2, r2, #6
 800092a:	0a52      	lsrs	r2, r2, #9
 800092c:	b2d8      	uxtb	r0, r3
 800092e:	e7c5      	b.n	80008bc <__aeabi_fdiv+0x104>
 8000930:	2280      	movs	r2, #128	@ 0x80
 8000932:	2500      	movs	r5, #0
 8000934:	20ff      	movs	r0, #255	@ 0xff
 8000936:	03d2      	lsls	r2, r2, #15
 8000938:	e7c0      	b.n	80008bc <__aeabi_fdiv+0x104>
 800093a:	2280      	movs	r2, #128	@ 0x80
 800093c:	03d2      	lsls	r2, r2, #15
 800093e:	4214      	tst	r4, r2
 8000940:	d002      	beq.n	8000948 <__aeabi_fdiv+0x190>
 8000942:	4643      	mov	r3, r8
 8000944:	4213      	tst	r3, r2
 8000946:	d049      	beq.n	80009dc <__aeabi_fdiv+0x224>
 8000948:	2280      	movs	r2, #128	@ 0x80
 800094a:	03d2      	lsls	r2, r2, #15
 800094c:	4322      	orrs	r2, r4
 800094e:	0252      	lsls	r2, r2, #9
 8000950:	20ff      	movs	r0, #255	@ 0xff
 8000952:	0a52      	lsrs	r2, r2, #9
 8000954:	e7b2      	b.n	80008bc <__aeabi_fdiv+0x104>
 8000956:	2201      	movs	r2, #1
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	2b1b      	cmp	r3, #27
 800095c:	dcc3      	bgt.n	80008e6 <__aeabi_fdiv+0x12e>
 800095e:	4642      	mov	r2, r8
 8000960:	40da      	lsrs	r2, r3
 8000962:	4643      	mov	r3, r8
 8000964:	379e      	adds	r7, #158	@ 0x9e
 8000966:	40bb      	lsls	r3, r7
 8000968:	1e59      	subs	r1, r3, #1
 800096a:	418b      	sbcs	r3, r1
 800096c:	431a      	orrs	r2, r3
 800096e:	0753      	lsls	r3, r2, #29
 8000970:	d004      	beq.n	800097c <__aeabi_fdiv+0x1c4>
 8000972:	230f      	movs	r3, #15
 8000974:	4013      	ands	r3, r2
 8000976:	2b04      	cmp	r3, #4
 8000978:	d000      	beq.n	800097c <__aeabi_fdiv+0x1c4>
 800097a:	3204      	adds	r2, #4
 800097c:	0153      	lsls	r3, r2, #5
 800097e:	d529      	bpl.n	80009d4 <__aeabi_fdiv+0x21c>
 8000980:	2001      	movs	r0, #1
 8000982:	2200      	movs	r2, #0
 8000984:	e79a      	b.n	80008bc <__aeabi_fdiv+0x104>
 8000986:	4642      	mov	r2, r8
 8000988:	0163      	lsls	r3, r4, #5
 800098a:	0155      	lsls	r5, r2, #5
 800098c:	42ab      	cmp	r3, r5
 800098e:	d215      	bcs.n	80009bc <__aeabi_fdiv+0x204>
 8000990:	201b      	movs	r0, #27
 8000992:	2200      	movs	r2, #0
 8000994:	3f01      	subs	r7, #1
 8000996:	2601      	movs	r6, #1
 8000998:	001c      	movs	r4, r3
 800099a:	0052      	lsls	r2, r2, #1
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	2c00      	cmp	r4, #0
 80009a0:	db01      	blt.n	80009a6 <__aeabi_fdiv+0x1ee>
 80009a2:	429d      	cmp	r5, r3
 80009a4:	d801      	bhi.n	80009aa <__aeabi_fdiv+0x1f2>
 80009a6:	1b5b      	subs	r3, r3, r5
 80009a8:	4332      	orrs	r2, r6
 80009aa:	3801      	subs	r0, #1
 80009ac:	2800      	cmp	r0, #0
 80009ae:	d1f3      	bne.n	8000998 <__aeabi_fdiv+0x1e0>
 80009b0:	1e58      	subs	r0, r3, #1
 80009b2:	4183      	sbcs	r3, r0
 80009b4:	4313      	orrs	r3, r2
 80009b6:	4698      	mov	r8, r3
 80009b8:	000d      	movs	r5, r1
 80009ba:	e79a      	b.n	80008f2 <__aeabi_fdiv+0x13a>
 80009bc:	201a      	movs	r0, #26
 80009be:	2201      	movs	r2, #1
 80009c0:	1b5b      	subs	r3, r3, r5
 80009c2:	e7e8      	b.n	8000996 <__aeabi_fdiv+0x1de>
 80009c4:	3b02      	subs	r3, #2
 80009c6:	425a      	negs	r2, r3
 80009c8:	4153      	adcs	r3, r2
 80009ca:	425b      	negs	r3, r3
 80009cc:	0035      	movs	r5, r6
 80009ce:	2200      	movs	r2, #0
 80009d0:	b2d8      	uxtb	r0, r3
 80009d2:	e773      	b.n	80008bc <__aeabi_fdiv+0x104>
 80009d4:	0192      	lsls	r2, r2, #6
 80009d6:	2000      	movs	r0, #0
 80009d8:	0a52      	lsrs	r2, r2, #9
 80009da:	e76f      	b.n	80008bc <__aeabi_fdiv+0x104>
 80009dc:	431a      	orrs	r2, r3
 80009de:	0252      	lsls	r2, r2, #9
 80009e0:	0035      	movs	r5, r6
 80009e2:	20ff      	movs	r0, #255	@ 0xff
 80009e4:	0a52      	lsrs	r2, r2, #9
 80009e6:	e769      	b.n	80008bc <__aeabi_fdiv+0x104>
 80009e8:	4644      	mov	r4, r8
 80009ea:	e7ad      	b.n	8000948 <__aeabi_fdiv+0x190>
 80009ec:	0800bd5c 	.word	0x0800bd5c
 80009f0:	0800bd9c 	.word	0x0800bd9c
 80009f4:	f7ffffff 	.word	0xf7ffffff

080009f8 <__aeabi_fmul>:
 80009f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fa:	464f      	mov	r7, r9
 80009fc:	4646      	mov	r6, r8
 80009fe:	46d6      	mov	lr, sl
 8000a00:	0243      	lsls	r3, r0, #9
 8000a02:	0a5b      	lsrs	r3, r3, #9
 8000a04:	0045      	lsls	r5, r0, #1
 8000a06:	b5c0      	push	{r6, r7, lr}
 8000a08:	4699      	mov	r9, r3
 8000a0a:	1c0f      	adds	r7, r1, #0
 8000a0c:	0e2d      	lsrs	r5, r5, #24
 8000a0e:	0fc6      	lsrs	r6, r0, #31
 8000a10:	2d00      	cmp	r5, #0
 8000a12:	d100      	bne.n	8000a16 <__aeabi_fmul+0x1e>
 8000a14:	e088      	b.n	8000b28 <__aeabi_fmul+0x130>
 8000a16:	2dff      	cmp	r5, #255	@ 0xff
 8000a18:	d100      	bne.n	8000a1c <__aeabi_fmul+0x24>
 8000a1a:	e08d      	b.n	8000b38 <__aeabi_fmul+0x140>
 8000a1c:	2280      	movs	r2, #128	@ 0x80
 8000a1e:	00db      	lsls	r3, r3, #3
 8000a20:	04d2      	lsls	r2, r2, #19
 8000a22:	431a      	orrs	r2, r3
 8000a24:	2300      	movs	r3, #0
 8000a26:	4691      	mov	r9, r2
 8000a28:	4698      	mov	r8, r3
 8000a2a:	469a      	mov	sl, r3
 8000a2c:	3d7f      	subs	r5, #127	@ 0x7f
 8000a2e:	027c      	lsls	r4, r7, #9
 8000a30:	007b      	lsls	r3, r7, #1
 8000a32:	0a64      	lsrs	r4, r4, #9
 8000a34:	0e1b      	lsrs	r3, r3, #24
 8000a36:	0fff      	lsrs	r7, r7, #31
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d068      	beq.n	8000b0e <__aeabi_fmul+0x116>
 8000a3c:	2bff      	cmp	r3, #255	@ 0xff
 8000a3e:	d021      	beq.n	8000a84 <__aeabi_fmul+0x8c>
 8000a40:	2280      	movs	r2, #128	@ 0x80
 8000a42:	00e4      	lsls	r4, r4, #3
 8000a44:	04d2      	lsls	r2, r2, #19
 8000a46:	4314      	orrs	r4, r2
 8000a48:	4642      	mov	r2, r8
 8000a4a:	3b7f      	subs	r3, #127	@ 0x7f
 8000a4c:	195b      	adds	r3, r3, r5
 8000a4e:	2100      	movs	r1, #0
 8000a50:	1c5d      	adds	r5, r3, #1
 8000a52:	2a0a      	cmp	r2, #10
 8000a54:	dc2e      	bgt.n	8000ab4 <__aeabi_fmul+0xbc>
 8000a56:	407e      	eors	r6, r7
 8000a58:	4642      	mov	r2, r8
 8000a5a:	2a02      	cmp	r2, #2
 8000a5c:	dc23      	bgt.n	8000aa6 <__aeabi_fmul+0xae>
 8000a5e:	3a01      	subs	r2, #1
 8000a60:	2a01      	cmp	r2, #1
 8000a62:	d900      	bls.n	8000a66 <__aeabi_fmul+0x6e>
 8000a64:	e0bd      	b.n	8000be2 <__aeabi_fmul+0x1ea>
 8000a66:	2902      	cmp	r1, #2
 8000a68:	d06e      	beq.n	8000b48 <__aeabi_fmul+0x150>
 8000a6a:	2901      	cmp	r1, #1
 8000a6c:	d12c      	bne.n	8000ac8 <__aeabi_fmul+0xd0>
 8000a6e:	2000      	movs	r0, #0
 8000a70:	2200      	movs	r2, #0
 8000a72:	05c0      	lsls	r0, r0, #23
 8000a74:	07f6      	lsls	r6, r6, #31
 8000a76:	4310      	orrs	r0, r2
 8000a78:	4330      	orrs	r0, r6
 8000a7a:	bce0      	pop	{r5, r6, r7}
 8000a7c:	46ba      	mov	sl, r7
 8000a7e:	46b1      	mov	r9, r6
 8000a80:	46a8      	mov	r8, r5
 8000a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a84:	002b      	movs	r3, r5
 8000a86:	33ff      	adds	r3, #255	@ 0xff
 8000a88:	2c00      	cmp	r4, #0
 8000a8a:	d065      	beq.n	8000b58 <__aeabi_fmul+0x160>
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	4641      	mov	r1, r8
 8000a90:	4311      	orrs	r1, r2
 8000a92:	0032      	movs	r2, r6
 8000a94:	3501      	adds	r5, #1
 8000a96:	4688      	mov	r8, r1
 8000a98:	407a      	eors	r2, r7
 8000a9a:	35ff      	adds	r5, #255	@ 0xff
 8000a9c:	290a      	cmp	r1, #10
 8000a9e:	dd00      	ble.n	8000aa2 <__aeabi_fmul+0xaa>
 8000aa0:	e0d8      	b.n	8000c54 <__aeabi_fmul+0x25c>
 8000aa2:	0016      	movs	r6, r2
 8000aa4:	2103      	movs	r1, #3
 8000aa6:	4640      	mov	r0, r8
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	4082      	lsls	r2, r0
 8000aac:	20a6      	movs	r0, #166	@ 0xa6
 8000aae:	00c0      	lsls	r0, r0, #3
 8000ab0:	4202      	tst	r2, r0
 8000ab2:	d020      	beq.n	8000af6 <__aeabi_fmul+0xfe>
 8000ab4:	4653      	mov	r3, sl
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d046      	beq.n	8000b48 <__aeabi_fmul+0x150>
 8000aba:	2b03      	cmp	r3, #3
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fmul+0xc8>
 8000abe:	e0bb      	b.n	8000c38 <__aeabi_fmul+0x240>
 8000ac0:	4651      	mov	r1, sl
 8000ac2:	464c      	mov	r4, r9
 8000ac4:	2901      	cmp	r1, #1
 8000ac6:	d0d2      	beq.n	8000a6e <__aeabi_fmul+0x76>
 8000ac8:	002b      	movs	r3, r5
 8000aca:	337f      	adds	r3, #127	@ 0x7f
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dd70      	ble.n	8000bb2 <__aeabi_fmul+0x1ba>
 8000ad0:	0762      	lsls	r2, r4, #29
 8000ad2:	d004      	beq.n	8000ade <__aeabi_fmul+0xe6>
 8000ad4:	220f      	movs	r2, #15
 8000ad6:	4022      	ands	r2, r4
 8000ad8:	2a04      	cmp	r2, #4
 8000ada:	d000      	beq.n	8000ade <__aeabi_fmul+0xe6>
 8000adc:	3404      	adds	r4, #4
 8000ade:	0122      	lsls	r2, r4, #4
 8000ae0:	d503      	bpl.n	8000aea <__aeabi_fmul+0xf2>
 8000ae2:	4b63      	ldr	r3, [pc, #396]	@ (8000c70 <__aeabi_fmul+0x278>)
 8000ae4:	401c      	ands	r4, r3
 8000ae6:	002b      	movs	r3, r5
 8000ae8:	3380      	adds	r3, #128	@ 0x80
 8000aea:	2bfe      	cmp	r3, #254	@ 0xfe
 8000aec:	dc2c      	bgt.n	8000b48 <__aeabi_fmul+0x150>
 8000aee:	01a2      	lsls	r2, r4, #6
 8000af0:	0a52      	lsrs	r2, r2, #9
 8000af2:	b2d8      	uxtb	r0, r3
 8000af4:	e7bd      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000af6:	2090      	movs	r0, #144	@ 0x90
 8000af8:	0080      	lsls	r0, r0, #2
 8000afa:	4202      	tst	r2, r0
 8000afc:	d127      	bne.n	8000b4e <__aeabi_fmul+0x156>
 8000afe:	38b9      	subs	r0, #185	@ 0xb9
 8000b00:	38ff      	subs	r0, #255	@ 0xff
 8000b02:	4210      	tst	r0, r2
 8000b04:	d06d      	beq.n	8000be2 <__aeabi_fmul+0x1ea>
 8000b06:	003e      	movs	r6, r7
 8000b08:	46a1      	mov	r9, r4
 8000b0a:	468a      	mov	sl, r1
 8000b0c:	e7d2      	b.n	8000ab4 <__aeabi_fmul+0xbc>
 8000b0e:	2c00      	cmp	r4, #0
 8000b10:	d141      	bne.n	8000b96 <__aeabi_fmul+0x19e>
 8000b12:	2301      	movs	r3, #1
 8000b14:	4642      	mov	r2, r8
 8000b16:	431a      	orrs	r2, r3
 8000b18:	4690      	mov	r8, r2
 8000b1a:	002b      	movs	r3, r5
 8000b1c:	4642      	mov	r2, r8
 8000b1e:	2101      	movs	r1, #1
 8000b20:	1c5d      	adds	r5, r3, #1
 8000b22:	2a0a      	cmp	r2, #10
 8000b24:	dd97      	ble.n	8000a56 <__aeabi_fmul+0x5e>
 8000b26:	e7c5      	b.n	8000ab4 <__aeabi_fmul+0xbc>
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d126      	bne.n	8000b7a <__aeabi_fmul+0x182>
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	4698      	mov	r8, r3
 8000b30:	3b03      	subs	r3, #3
 8000b32:	2500      	movs	r5, #0
 8000b34:	469a      	mov	sl, r3
 8000b36:	e77a      	b.n	8000a2e <__aeabi_fmul+0x36>
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d118      	bne.n	8000b6e <__aeabi_fmul+0x176>
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	4698      	mov	r8, r3
 8000b40:	3b06      	subs	r3, #6
 8000b42:	25ff      	movs	r5, #255	@ 0xff
 8000b44:	469a      	mov	sl, r3
 8000b46:	e772      	b.n	8000a2e <__aeabi_fmul+0x36>
 8000b48:	20ff      	movs	r0, #255	@ 0xff
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	e791      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000b4e:	2280      	movs	r2, #128	@ 0x80
 8000b50:	2600      	movs	r6, #0
 8000b52:	20ff      	movs	r0, #255	@ 0xff
 8000b54:	03d2      	lsls	r2, r2, #15
 8000b56:	e78c      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000b58:	4641      	mov	r1, r8
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	3501      	adds	r5, #1
 8000b5e:	4311      	orrs	r1, r2
 8000b60:	4688      	mov	r8, r1
 8000b62:	35ff      	adds	r5, #255	@ 0xff
 8000b64:	290a      	cmp	r1, #10
 8000b66:	dca5      	bgt.n	8000ab4 <__aeabi_fmul+0xbc>
 8000b68:	2102      	movs	r1, #2
 8000b6a:	407e      	eors	r6, r7
 8000b6c:	e774      	b.n	8000a58 <__aeabi_fmul+0x60>
 8000b6e:	230c      	movs	r3, #12
 8000b70:	4698      	mov	r8, r3
 8000b72:	3b09      	subs	r3, #9
 8000b74:	25ff      	movs	r5, #255	@ 0xff
 8000b76:	469a      	mov	sl, r3
 8000b78:	e759      	b.n	8000a2e <__aeabi_fmul+0x36>
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f002 f9e8 	bl	8002f50 <__clzsi2>
 8000b80:	464a      	mov	r2, r9
 8000b82:	1f43      	subs	r3, r0, #5
 8000b84:	2576      	movs	r5, #118	@ 0x76
 8000b86:	409a      	lsls	r2, r3
 8000b88:	2300      	movs	r3, #0
 8000b8a:	426d      	negs	r5, r5
 8000b8c:	4691      	mov	r9, r2
 8000b8e:	4698      	mov	r8, r3
 8000b90:	469a      	mov	sl, r3
 8000b92:	1a2d      	subs	r5, r5, r0
 8000b94:	e74b      	b.n	8000a2e <__aeabi_fmul+0x36>
 8000b96:	0020      	movs	r0, r4
 8000b98:	f002 f9da 	bl	8002f50 <__clzsi2>
 8000b9c:	4642      	mov	r2, r8
 8000b9e:	1f43      	subs	r3, r0, #5
 8000ba0:	409c      	lsls	r4, r3
 8000ba2:	1a2b      	subs	r3, r5, r0
 8000ba4:	3b76      	subs	r3, #118	@ 0x76
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	1c5d      	adds	r5, r3, #1
 8000baa:	2a0a      	cmp	r2, #10
 8000bac:	dc00      	bgt.n	8000bb0 <__aeabi_fmul+0x1b8>
 8000bae:	e752      	b.n	8000a56 <__aeabi_fmul+0x5e>
 8000bb0:	e780      	b.n	8000ab4 <__aeabi_fmul+0xbc>
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	2b1b      	cmp	r3, #27
 8000bb8:	dd00      	ble.n	8000bbc <__aeabi_fmul+0x1c4>
 8000bba:	e758      	b.n	8000a6e <__aeabi_fmul+0x76>
 8000bbc:	359e      	adds	r5, #158	@ 0x9e
 8000bbe:	0022      	movs	r2, r4
 8000bc0:	40ac      	lsls	r4, r5
 8000bc2:	40da      	lsrs	r2, r3
 8000bc4:	1e63      	subs	r3, r4, #1
 8000bc6:	419c      	sbcs	r4, r3
 8000bc8:	4322      	orrs	r2, r4
 8000bca:	0753      	lsls	r3, r2, #29
 8000bcc:	d004      	beq.n	8000bd8 <__aeabi_fmul+0x1e0>
 8000bce:	230f      	movs	r3, #15
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	2b04      	cmp	r3, #4
 8000bd4:	d000      	beq.n	8000bd8 <__aeabi_fmul+0x1e0>
 8000bd6:	3204      	adds	r2, #4
 8000bd8:	0153      	lsls	r3, r2, #5
 8000bda:	d537      	bpl.n	8000c4c <__aeabi_fmul+0x254>
 8000bdc:	2001      	movs	r0, #1
 8000bde:	2200      	movs	r2, #0
 8000be0:	e747      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000be2:	0c21      	lsrs	r1, r4, #16
 8000be4:	464a      	mov	r2, r9
 8000be6:	0424      	lsls	r4, r4, #16
 8000be8:	0c24      	lsrs	r4, r4, #16
 8000bea:	0027      	movs	r7, r4
 8000bec:	0c10      	lsrs	r0, r2, #16
 8000bee:	0412      	lsls	r2, r2, #16
 8000bf0:	0c12      	lsrs	r2, r2, #16
 8000bf2:	4344      	muls	r4, r0
 8000bf4:	4357      	muls	r7, r2
 8000bf6:	4348      	muls	r0, r1
 8000bf8:	4351      	muls	r1, r2
 8000bfa:	0c3a      	lsrs	r2, r7, #16
 8000bfc:	1909      	adds	r1, r1, r4
 8000bfe:	1852      	adds	r2, r2, r1
 8000c00:	4294      	cmp	r4, r2
 8000c02:	d903      	bls.n	8000c0c <__aeabi_fmul+0x214>
 8000c04:	2180      	movs	r1, #128	@ 0x80
 8000c06:	0249      	lsls	r1, r1, #9
 8000c08:	468c      	mov	ip, r1
 8000c0a:	4460      	add	r0, ip
 8000c0c:	043f      	lsls	r7, r7, #16
 8000c0e:	0411      	lsls	r1, r2, #16
 8000c10:	0c3f      	lsrs	r7, r7, #16
 8000c12:	19c9      	adds	r1, r1, r7
 8000c14:	018c      	lsls	r4, r1, #6
 8000c16:	1e67      	subs	r7, r4, #1
 8000c18:	41bc      	sbcs	r4, r7
 8000c1a:	0c12      	lsrs	r2, r2, #16
 8000c1c:	0e89      	lsrs	r1, r1, #26
 8000c1e:	1812      	adds	r2, r2, r0
 8000c20:	430c      	orrs	r4, r1
 8000c22:	0192      	lsls	r2, r2, #6
 8000c24:	4314      	orrs	r4, r2
 8000c26:	0112      	lsls	r2, r2, #4
 8000c28:	d50e      	bpl.n	8000c48 <__aeabi_fmul+0x250>
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	0862      	lsrs	r2, r4, #1
 8000c2e:	401c      	ands	r4, r3
 8000c30:	4314      	orrs	r4, r2
 8000c32:	e749      	b.n	8000ac8 <__aeabi_fmul+0xd0>
 8000c34:	003e      	movs	r6, r7
 8000c36:	46a1      	mov	r9, r4
 8000c38:	2280      	movs	r2, #128	@ 0x80
 8000c3a:	464b      	mov	r3, r9
 8000c3c:	03d2      	lsls	r2, r2, #15
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	0252      	lsls	r2, r2, #9
 8000c42:	20ff      	movs	r0, #255	@ 0xff
 8000c44:	0a52      	lsrs	r2, r2, #9
 8000c46:	e714      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000c48:	001d      	movs	r5, r3
 8000c4a:	e73d      	b.n	8000ac8 <__aeabi_fmul+0xd0>
 8000c4c:	0192      	lsls	r2, r2, #6
 8000c4e:	2000      	movs	r0, #0
 8000c50:	0a52      	lsrs	r2, r2, #9
 8000c52:	e70e      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000c54:	290f      	cmp	r1, #15
 8000c56:	d1ed      	bne.n	8000c34 <__aeabi_fmul+0x23c>
 8000c58:	2280      	movs	r2, #128	@ 0x80
 8000c5a:	464b      	mov	r3, r9
 8000c5c:	03d2      	lsls	r2, r2, #15
 8000c5e:	4213      	tst	r3, r2
 8000c60:	d0ea      	beq.n	8000c38 <__aeabi_fmul+0x240>
 8000c62:	4214      	tst	r4, r2
 8000c64:	d1e8      	bne.n	8000c38 <__aeabi_fmul+0x240>
 8000c66:	003e      	movs	r6, r7
 8000c68:	20ff      	movs	r0, #255	@ 0xff
 8000c6a:	4322      	orrs	r2, r4
 8000c6c:	e701      	b.n	8000a72 <__aeabi_fmul+0x7a>
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	f7ffffff 	.word	0xf7ffffff

08000c74 <__aeabi_fsub>:
 8000c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c76:	4647      	mov	r7, r8
 8000c78:	46ce      	mov	lr, r9
 8000c7a:	024e      	lsls	r6, r1, #9
 8000c7c:	0243      	lsls	r3, r0, #9
 8000c7e:	0045      	lsls	r5, r0, #1
 8000c80:	0a72      	lsrs	r2, r6, #9
 8000c82:	0fc4      	lsrs	r4, r0, #31
 8000c84:	0048      	lsls	r0, r1, #1
 8000c86:	b580      	push	{r7, lr}
 8000c88:	4694      	mov	ip, r2
 8000c8a:	0a5f      	lsrs	r7, r3, #9
 8000c8c:	0e2d      	lsrs	r5, r5, #24
 8000c8e:	099b      	lsrs	r3, r3, #6
 8000c90:	0e00      	lsrs	r0, r0, #24
 8000c92:	0fc9      	lsrs	r1, r1, #31
 8000c94:	09b6      	lsrs	r6, r6, #6
 8000c96:	28ff      	cmp	r0, #255	@ 0xff
 8000c98:	d024      	beq.n	8000ce4 <__aeabi_fsub+0x70>
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	4051      	eors	r1, r2
 8000c9e:	1a2a      	subs	r2, r5, r0
 8000ca0:	428c      	cmp	r4, r1
 8000ca2:	d00f      	beq.n	8000cc4 <__aeabi_fsub+0x50>
 8000ca4:	2a00      	cmp	r2, #0
 8000ca6:	dc00      	bgt.n	8000caa <__aeabi_fsub+0x36>
 8000ca8:	e16a      	b.n	8000f80 <__aeabi_fsub+0x30c>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d135      	bne.n	8000d1a <__aeabi_fsub+0xa6>
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_fsub+0x40>
 8000cb2:	e0a2      	b.n	8000dfa <__aeabi_fsub+0x186>
 8000cb4:	1e51      	subs	r1, r2, #1
 8000cb6:	2a01      	cmp	r2, #1
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_fsub+0x48>
 8000cba:	e124      	b.n	8000f06 <__aeabi_fsub+0x292>
 8000cbc:	2aff      	cmp	r2, #255	@ 0xff
 8000cbe:	d021      	beq.n	8000d04 <__aeabi_fsub+0x90>
 8000cc0:	000a      	movs	r2, r1
 8000cc2:	e02f      	b.n	8000d24 <__aeabi_fsub+0xb0>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	dc00      	bgt.n	8000cca <__aeabi_fsub+0x56>
 8000cc8:	e167      	b.n	8000f9a <__aeabi_fsub+0x326>
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	d05e      	beq.n	8000d8c <__aeabi_fsub+0x118>
 8000cce:	2dff      	cmp	r5, #255	@ 0xff
 8000cd0:	d018      	beq.n	8000d04 <__aeabi_fsub+0x90>
 8000cd2:	2180      	movs	r1, #128	@ 0x80
 8000cd4:	04c9      	lsls	r1, r1, #19
 8000cd6:	430e      	orrs	r6, r1
 8000cd8:	2a1b      	cmp	r2, #27
 8000cda:	dc00      	bgt.n	8000cde <__aeabi_fsub+0x6a>
 8000cdc:	e076      	b.n	8000dcc <__aeabi_fsub+0x158>
 8000cde:	002a      	movs	r2, r5
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	e032      	b.n	8000d4a <__aeabi_fsub+0xd6>
 8000ce4:	002a      	movs	r2, r5
 8000ce6:	3aff      	subs	r2, #255	@ 0xff
 8000ce8:	4691      	mov	r9, r2
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d042      	beq.n	8000d74 <__aeabi_fsub+0x100>
 8000cee:	428c      	cmp	r4, r1
 8000cf0:	d055      	beq.n	8000d9e <__aeabi_fsub+0x12a>
 8000cf2:	464a      	mov	r2, r9
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fsub+0x86>
 8000cf8:	e09c      	b.n	8000e34 <__aeabi_fsub+0x1c0>
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_fsub+0x8c>
 8000cfe:	e077      	b.n	8000df0 <__aeabi_fsub+0x17c>
 8000d00:	000c      	movs	r4, r1
 8000d02:	0033      	movs	r3, r6
 8000d04:	08db      	lsrs	r3, r3, #3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d100      	bne.n	8000d0c <__aeabi_fsub+0x98>
 8000d0a:	e06e      	b.n	8000dea <__aeabi_fsub+0x176>
 8000d0c:	2280      	movs	r2, #128	@ 0x80
 8000d0e:	03d2      	lsls	r2, r2, #15
 8000d10:	4313      	orrs	r3, r2
 8000d12:	025b      	lsls	r3, r3, #9
 8000d14:	20ff      	movs	r0, #255	@ 0xff
 8000d16:	0a5b      	lsrs	r3, r3, #9
 8000d18:	e024      	b.n	8000d64 <__aeabi_fsub+0xf0>
 8000d1a:	2dff      	cmp	r5, #255	@ 0xff
 8000d1c:	d0f2      	beq.n	8000d04 <__aeabi_fsub+0x90>
 8000d1e:	2180      	movs	r1, #128	@ 0x80
 8000d20:	04c9      	lsls	r1, r1, #19
 8000d22:	430e      	orrs	r6, r1
 8000d24:	2101      	movs	r1, #1
 8000d26:	2a1b      	cmp	r2, #27
 8000d28:	dc08      	bgt.n	8000d3c <__aeabi_fsub+0xc8>
 8000d2a:	0031      	movs	r1, r6
 8000d2c:	2020      	movs	r0, #32
 8000d2e:	40d1      	lsrs	r1, r2
 8000d30:	1a82      	subs	r2, r0, r2
 8000d32:	4096      	lsls	r6, r2
 8000d34:	0032      	movs	r2, r6
 8000d36:	1e50      	subs	r0, r2, #1
 8000d38:	4182      	sbcs	r2, r0
 8000d3a:	4311      	orrs	r1, r2
 8000d3c:	1a5b      	subs	r3, r3, r1
 8000d3e:	015a      	lsls	r2, r3, #5
 8000d40:	d460      	bmi.n	8000e04 <__aeabi_fsub+0x190>
 8000d42:	2107      	movs	r1, #7
 8000d44:	002a      	movs	r2, r5
 8000d46:	4019      	ands	r1, r3
 8000d48:	d057      	beq.n	8000dfa <__aeabi_fsub+0x186>
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	4019      	ands	r1, r3
 8000d4e:	2904      	cmp	r1, #4
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fsub+0xe0>
 8000d52:	3304      	adds	r3, #4
 8000d54:	0159      	lsls	r1, r3, #5
 8000d56:	d550      	bpl.n	8000dfa <__aeabi_fsub+0x186>
 8000d58:	1c50      	adds	r0, r2, #1
 8000d5a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d5c:	d045      	beq.n	8000dea <__aeabi_fsub+0x176>
 8000d5e:	019b      	lsls	r3, r3, #6
 8000d60:	b2c0      	uxtb	r0, r0
 8000d62:	0a5b      	lsrs	r3, r3, #9
 8000d64:	05c0      	lsls	r0, r0, #23
 8000d66:	4318      	orrs	r0, r3
 8000d68:	07e4      	lsls	r4, r4, #31
 8000d6a:	4320      	orrs	r0, r4
 8000d6c:	bcc0      	pop	{r6, r7}
 8000d6e:	46b9      	mov	r9, r7
 8000d70:	46b0      	mov	r8, r6
 8000d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d74:	2201      	movs	r2, #1
 8000d76:	4051      	eors	r1, r2
 8000d78:	428c      	cmp	r4, r1
 8000d7a:	d1ba      	bne.n	8000cf2 <__aeabi_fsub+0x7e>
 8000d7c:	464a      	mov	r2, r9
 8000d7e:	2a00      	cmp	r2, #0
 8000d80:	d010      	beq.n	8000da4 <__aeabi_fsub+0x130>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	d100      	bne.n	8000d88 <__aeabi_fsub+0x114>
 8000d86:	e098      	b.n	8000eba <__aeabi_fsub+0x246>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e7bb      	b.n	8000d04 <__aeabi_fsub+0x90>
 8000d8c:	2e00      	cmp	r6, #0
 8000d8e:	d034      	beq.n	8000dfa <__aeabi_fsub+0x186>
 8000d90:	1e51      	subs	r1, r2, #1
 8000d92:	2a01      	cmp	r2, #1
 8000d94:	d06e      	beq.n	8000e74 <__aeabi_fsub+0x200>
 8000d96:	2aff      	cmp	r2, #255	@ 0xff
 8000d98:	d0b4      	beq.n	8000d04 <__aeabi_fsub+0x90>
 8000d9a:	000a      	movs	r2, r1
 8000d9c:	e79c      	b.n	8000cd8 <__aeabi_fsub+0x64>
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d000      	beq.n	8000da4 <__aeabi_fsub+0x130>
 8000da2:	e088      	b.n	8000eb6 <__aeabi_fsub+0x242>
 8000da4:	20fe      	movs	r0, #254	@ 0xfe
 8000da6:	1c6a      	adds	r2, r5, #1
 8000da8:	4210      	tst	r0, r2
 8000daa:	d000      	beq.n	8000dae <__aeabi_fsub+0x13a>
 8000dac:	e092      	b.n	8000ed4 <__aeabi_fsub+0x260>
 8000dae:	2d00      	cmp	r5, #0
 8000db0:	d000      	beq.n	8000db4 <__aeabi_fsub+0x140>
 8000db2:	e0a4      	b.n	8000efe <__aeabi_fsub+0x28a>
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d100      	bne.n	8000dba <__aeabi_fsub+0x146>
 8000db8:	e0cb      	b.n	8000f52 <__aeabi_fsub+0x2de>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d000      	beq.n	8000dc0 <__aeabi_fsub+0x14c>
 8000dbe:	e0ca      	b.n	8000f56 <__aeabi_fsub+0x2e2>
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	08db      	lsrs	r3, r3, #3
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	0a5b      	lsrs	r3, r3, #9
 8000dc8:	b2d0      	uxtb	r0, r2
 8000dca:	e7cb      	b.n	8000d64 <__aeabi_fsub+0xf0>
 8000dcc:	0031      	movs	r1, r6
 8000dce:	2020      	movs	r0, #32
 8000dd0:	40d1      	lsrs	r1, r2
 8000dd2:	1a82      	subs	r2, r0, r2
 8000dd4:	4096      	lsls	r6, r2
 8000dd6:	0032      	movs	r2, r6
 8000dd8:	1e50      	subs	r0, r2, #1
 8000dda:	4182      	sbcs	r2, r0
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	189b      	adds	r3, r3, r2
 8000de0:	015a      	lsls	r2, r3, #5
 8000de2:	d5ae      	bpl.n	8000d42 <__aeabi_fsub+0xce>
 8000de4:	1c6a      	adds	r2, r5, #1
 8000de6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000de8:	d14a      	bne.n	8000e80 <__aeabi_fsub+0x20c>
 8000dea:	20ff      	movs	r0, #255	@ 0xff
 8000dec:	2300      	movs	r3, #0
 8000dee:	e7b9      	b.n	8000d64 <__aeabi_fsub+0xf0>
 8000df0:	22ff      	movs	r2, #255	@ 0xff
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d14b      	bne.n	8000e8e <__aeabi_fsub+0x21a>
 8000df6:	000c      	movs	r4, r1
 8000df8:	0033      	movs	r3, r6
 8000dfa:	08db      	lsrs	r3, r3, #3
 8000dfc:	2aff      	cmp	r2, #255	@ 0xff
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_fsub+0x18e>
 8000e00:	e781      	b.n	8000d06 <__aeabi_fsub+0x92>
 8000e02:	e7df      	b.n	8000dc4 <__aeabi_fsub+0x150>
 8000e04:	019f      	lsls	r7, r3, #6
 8000e06:	09bf      	lsrs	r7, r7, #6
 8000e08:	0038      	movs	r0, r7
 8000e0a:	f002 f8a1 	bl	8002f50 <__clzsi2>
 8000e0e:	3805      	subs	r0, #5
 8000e10:	4087      	lsls	r7, r0
 8000e12:	4285      	cmp	r5, r0
 8000e14:	dc21      	bgt.n	8000e5a <__aeabi_fsub+0x1e6>
 8000e16:	003b      	movs	r3, r7
 8000e18:	2120      	movs	r1, #32
 8000e1a:	1b42      	subs	r2, r0, r5
 8000e1c:	3201      	adds	r2, #1
 8000e1e:	40d3      	lsrs	r3, r2
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	4097      	lsls	r7, r2
 8000e24:	1e7a      	subs	r2, r7, #1
 8000e26:	4197      	sbcs	r7, r2
 8000e28:	2200      	movs	r2, #0
 8000e2a:	433b      	orrs	r3, r7
 8000e2c:	0759      	lsls	r1, r3, #29
 8000e2e:	d000      	beq.n	8000e32 <__aeabi_fsub+0x1be>
 8000e30:	e78b      	b.n	8000d4a <__aeabi_fsub+0xd6>
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fsub+0xe0>
 8000e34:	20fe      	movs	r0, #254	@ 0xfe
 8000e36:	1c6a      	adds	r2, r5, #1
 8000e38:	4210      	tst	r0, r2
 8000e3a:	d112      	bne.n	8000e62 <__aeabi_fsub+0x1ee>
 8000e3c:	2d00      	cmp	r5, #0
 8000e3e:	d152      	bne.n	8000ee6 <__aeabi_fsub+0x272>
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d07c      	beq.n	8000f3e <__aeabi_fsub+0x2ca>
 8000e44:	2e00      	cmp	r6, #0
 8000e46:	d0bb      	beq.n	8000dc0 <__aeabi_fsub+0x14c>
 8000e48:	1b9a      	subs	r2, r3, r6
 8000e4a:	0150      	lsls	r0, r2, #5
 8000e4c:	d400      	bmi.n	8000e50 <__aeabi_fsub+0x1dc>
 8000e4e:	e08b      	b.n	8000f68 <__aeabi_fsub+0x2f4>
 8000e50:	2401      	movs	r4, #1
 8000e52:	2200      	movs	r2, #0
 8000e54:	1af3      	subs	r3, r6, r3
 8000e56:	400c      	ands	r4, r1
 8000e58:	e7e8      	b.n	8000e2c <__aeabi_fsub+0x1b8>
 8000e5a:	4b56      	ldr	r3, [pc, #344]	@ (8000fb4 <__aeabi_fsub+0x340>)
 8000e5c:	1a2a      	subs	r2, r5, r0
 8000e5e:	403b      	ands	r3, r7
 8000e60:	e7e4      	b.n	8000e2c <__aeabi_fsub+0x1b8>
 8000e62:	1b9f      	subs	r7, r3, r6
 8000e64:	017a      	lsls	r2, r7, #5
 8000e66:	d446      	bmi.n	8000ef6 <__aeabi_fsub+0x282>
 8000e68:	2f00      	cmp	r7, #0
 8000e6a:	d1cd      	bne.n	8000e08 <__aeabi_fsub+0x194>
 8000e6c:	2400      	movs	r4, #0
 8000e6e:	2000      	movs	r0, #0
 8000e70:	2300      	movs	r3, #0
 8000e72:	e777      	b.n	8000d64 <__aeabi_fsub+0xf0>
 8000e74:	199b      	adds	r3, r3, r6
 8000e76:	2501      	movs	r5, #1
 8000e78:	3201      	adds	r2, #1
 8000e7a:	0159      	lsls	r1, r3, #5
 8000e7c:	d400      	bmi.n	8000e80 <__aeabi_fsub+0x20c>
 8000e7e:	e760      	b.n	8000d42 <__aeabi_fsub+0xce>
 8000e80:	2101      	movs	r1, #1
 8000e82:	484d      	ldr	r0, [pc, #308]	@ (8000fb8 <__aeabi_fsub+0x344>)
 8000e84:	4019      	ands	r1, r3
 8000e86:	085b      	lsrs	r3, r3, #1
 8000e88:	4003      	ands	r3, r0
 8000e8a:	430b      	orrs	r3, r1
 8000e8c:	e7ce      	b.n	8000e2c <__aeabi_fsub+0x1b8>
 8000e8e:	1e57      	subs	r7, r2, #1
 8000e90:	2a01      	cmp	r2, #1
 8000e92:	d05a      	beq.n	8000f4a <__aeabi_fsub+0x2d6>
 8000e94:	000c      	movs	r4, r1
 8000e96:	2aff      	cmp	r2, #255	@ 0xff
 8000e98:	d033      	beq.n	8000f02 <__aeabi_fsub+0x28e>
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2f1b      	cmp	r7, #27
 8000e9e:	dc07      	bgt.n	8000eb0 <__aeabi_fsub+0x23c>
 8000ea0:	2120      	movs	r1, #32
 8000ea2:	1bc9      	subs	r1, r1, r7
 8000ea4:	001a      	movs	r2, r3
 8000ea6:	408b      	lsls	r3, r1
 8000ea8:	40fa      	lsrs	r2, r7
 8000eaa:	1e59      	subs	r1, r3, #1
 8000eac:	418b      	sbcs	r3, r1
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	0005      	movs	r5, r0
 8000eb2:	1ab3      	subs	r3, r6, r2
 8000eb4:	e743      	b.n	8000d3e <__aeabi_fsub+0xca>
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d123      	bne.n	8000f02 <__aeabi_fsub+0x28e>
 8000eba:	22ff      	movs	r2, #255	@ 0xff
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d09b      	beq.n	8000df8 <__aeabi_fsub+0x184>
 8000ec0:	1e51      	subs	r1, r2, #1
 8000ec2:	2a01      	cmp	r2, #1
 8000ec4:	d0d6      	beq.n	8000e74 <__aeabi_fsub+0x200>
 8000ec6:	2aff      	cmp	r2, #255	@ 0xff
 8000ec8:	d01b      	beq.n	8000f02 <__aeabi_fsub+0x28e>
 8000eca:	291b      	cmp	r1, #27
 8000ecc:	dd2c      	ble.n	8000f28 <__aeabi_fsub+0x2b4>
 8000ece:	0002      	movs	r2, r0
 8000ed0:	1c73      	adds	r3, r6, #1
 8000ed2:	e73a      	b.n	8000d4a <__aeabi_fsub+0xd6>
 8000ed4:	2aff      	cmp	r2, #255	@ 0xff
 8000ed6:	d088      	beq.n	8000dea <__aeabi_fsub+0x176>
 8000ed8:	199b      	adds	r3, r3, r6
 8000eda:	085b      	lsrs	r3, r3, #1
 8000edc:	0759      	lsls	r1, r3, #29
 8000ede:	d000      	beq.n	8000ee2 <__aeabi_fsub+0x26e>
 8000ee0:	e733      	b.n	8000d4a <__aeabi_fsub+0xd6>
 8000ee2:	08db      	lsrs	r3, r3, #3
 8000ee4:	e76e      	b.n	8000dc4 <__aeabi_fsub+0x150>
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d110      	bne.n	8000f0c <__aeabi_fsub+0x298>
 8000eea:	2e00      	cmp	r6, #0
 8000eec:	d043      	beq.n	8000f76 <__aeabi_fsub+0x302>
 8000eee:	2401      	movs	r4, #1
 8000ef0:	0033      	movs	r3, r6
 8000ef2:	400c      	ands	r4, r1
 8000ef4:	e706      	b.n	8000d04 <__aeabi_fsub+0x90>
 8000ef6:	2401      	movs	r4, #1
 8000ef8:	1af7      	subs	r7, r6, r3
 8000efa:	400c      	ands	r4, r1
 8000efc:	e784      	b.n	8000e08 <__aeabi_fsub+0x194>
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d104      	bne.n	8000f0c <__aeabi_fsub+0x298>
 8000f02:	0033      	movs	r3, r6
 8000f04:	e6fe      	b.n	8000d04 <__aeabi_fsub+0x90>
 8000f06:	2501      	movs	r5, #1
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	e718      	b.n	8000d3e <__aeabi_fsub+0xca>
 8000f0c:	2e00      	cmp	r6, #0
 8000f0e:	d100      	bne.n	8000f12 <__aeabi_fsub+0x29e>
 8000f10:	e6f8      	b.n	8000d04 <__aeabi_fsub+0x90>
 8000f12:	2280      	movs	r2, #128	@ 0x80
 8000f14:	03d2      	lsls	r2, r2, #15
 8000f16:	4297      	cmp	r7, r2
 8000f18:	d304      	bcc.n	8000f24 <__aeabi_fsub+0x2b0>
 8000f1a:	4594      	cmp	ip, r2
 8000f1c:	d202      	bcs.n	8000f24 <__aeabi_fsub+0x2b0>
 8000f1e:	2401      	movs	r4, #1
 8000f20:	0033      	movs	r3, r6
 8000f22:	400c      	ands	r4, r1
 8000f24:	08db      	lsrs	r3, r3, #3
 8000f26:	e6f1      	b.n	8000d0c <__aeabi_fsub+0x98>
 8000f28:	001a      	movs	r2, r3
 8000f2a:	2520      	movs	r5, #32
 8000f2c:	40ca      	lsrs	r2, r1
 8000f2e:	1a69      	subs	r1, r5, r1
 8000f30:	408b      	lsls	r3, r1
 8000f32:	1e59      	subs	r1, r3, #1
 8000f34:	418b      	sbcs	r3, r1
 8000f36:	4313      	orrs	r3, r2
 8000f38:	0005      	movs	r5, r0
 8000f3a:	199b      	adds	r3, r3, r6
 8000f3c:	e750      	b.n	8000de0 <__aeabi_fsub+0x16c>
 8000f3e:	2e00      	cmp	r6, #0
 8000f40:	d094      	beq.n	8000e6c <__aeabi_fsub+0x1f8>
 8000f42:	2401      	movs	r4, #1
 8000f44:	0033      	movs	r3, r6
 8000f46:	400c      	ands	r4, r1
 8000f48:	e73a      	b.n	8000dc0 <__aeabi_fsub+0x14c>
 8000f4a:	000c      	movs	r4, r1
 8000f4c:	2501      	movs	r5, #1
 8000f4e:	1af3      	subs	r3, r6, r3
 8000f50:	e6f5      	b.n	8000d3e <__aeabi_fsub+0xca>
 8000f52:	0033      	movs	r3, r6
 8000f54:	e734      	b.n	8000dc0 <__aeabi_fsub+0x14c>
 8000f56:	199b      	adds	r3, r3, r6
 8000f58:	2200      	movs	r2, #0
 8000f5a:	0159      	lsls	r1, r3, #5
 8000f5c:	d5c1      	bpl.n	8000ee2 <__aeabi_fsub+0x26e>
 8000f5e:	4a15      	ldr	r2, [pc, #84]	@ (8000fb4 <__aeabi_fsub+0x340>)
 8000f60:	4013      	ands	r3, r2
 8000f62:	08db      	lsrs	r3, r3, #3
 8000f64:	2201      	movs	r2, #1
 8000f66:	e72d      	b.n	8000dc4 <__aeabi_fsub+0x150>
 8000f68:	2a00      	cmp	r2, #0
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_fsub+0x2fa>
 8000f6c:	e77e      	b.n	8000e6c <__aeabi_fsub+0x1f8>
 8000f6e:	0013      	movs	r3, r2
 8000f70:	2200      	movs	r2, #0
 8000f72:	08db      	lsrs	r3, r3, #3
 8000f74:	e726      	b.n	8000dc4 <__aeabi_fsub+0x150>
 8000f76:	2380      	movs	r3, #128	@ 0x80
 8000f78:	2400      	movs	r4, #0
 8000f7a:	20ff      	movs	r0, #255	@ 0xff
 8000f7c:	03db      	lsls	r3, r3, #15
 8000f7e:	e6f1      	b.n	8000d64 <__aeabi_fsub+0xf0>
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	d100      	bne.n	8000f86 <__aeabi_fsub+0x312>
 8000f84:	e756      	b.n	8000e34 <__aeabi_fsub+0x1c0>
 8000f86:	1b47      	subs	r7, r0, r5
 8000f88:	003a      	movs	r2, r7
 8000f8a:	2d00      	cmp	r5, #0
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_fsub+0x31c>
 8000f8e:	e730      	b.n	8000df2 <__aeabi_fsub+0x17e>
 8000f90:	2280      	movs	r2, #128	@ 0x80
 8000f92:	04d2      	lsls	r2, r2, #19
 8000f94:	000c      	movs	r4, r1
 8000f96:	4313      	orrs	r3, r2
 8000f98:	e77f      	b.n	8000e9a <__aeabi_fsub+0x226>
 8000f9a:	2a00      	cmp	r2, #0
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fsub+0x32c>
 8000f9e:	e701      	b.n	8000da4 <__aeabi_fsub+0x130>
 8000fa0:	1b41      	subs	r1, r0, r5
 8000fa2:	2d00      	cmp	r5, #0
 8000fa4:	d101      	bne.n	8000faa <__aeabi_fsub+0x336>
 8000fa6:	000a      	movs	r2, r1
 8000fa8:	e788      	b.n	8000ebc <__aeabi_fsub+0x248>
 8000faa:	2280      	movs	r2, #128	@ 0x80
 8000fac:	04d2      	lsls	r2, r2, #19
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	e78b      	b.n	8000eca <__aeabi_fsub+0x256>
 8000fb2:	46c0      	nop			@ (mov r8, r8)
 8000fb4:	fbffffff 	.word	0xfbffffff
 8000fb8:	7dffffff 	.word	0x7dffffff

08000fbc <__aeabi_ui2f>:
 8000fbc:	b570      	push	{r4, r5, r6, lr}
 8000fbe:	1e04      	subs	r4, r0, #0
 8000fc0:	d00e      	beq.n	8000fe0 <__aeabi_ui2f+0x24>
 8000fc2:	f001 ffc5 	bl	8002f50 <__clzsi2>
 8000fc6:	239e      	movs	r3, #158	@ 0x9e
 8000fc8:	0001      	movs	r1, r0
 8000fca:	1a1b      	subs	r3, r3, r0
 8000fcc:	2b96      	cmp	r3, #150	@ 0x96
 8000fce:	dc0c      	bgt.n	8000fea <__aeabi_ui2f+0x2e>
 8000fd0:	2808      	cmp	r0, #8
 8000fd2:	d02f      	beq.n	8001034 <__aeabi_ui2f+0x78>
 8000fd4:	3908      	subs	r1, #8
 8000fd6:	408c      	lsls	r4, r1
 8000fd8:	0264      	lsls	r4, r4, #9
 8000fda:	0a64      	lsrs	r4, r4, #9
 8000fdc:	b2d8      	uxtb	r0, r3
 8000fde:	e001      	b.n	8000fe4 <__aeabi_ui2f+0x28>
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	2400      	movs	r4, #0
 8000fe4:	05c0      	lsls	r0, r0, #23
 8000fe6:	4320      	orrs	r0, r4
 8000fe8:	bd70      	pop	{r4, r5, r6, pc}
 8000fea:	2b99      	cmp	r3, #153	@ 0x99
 8000fec:	dc16      	bgt.n	800101c <__aeabi_ui2f+0x60>
 8000fee:	1f42      	subs	r2, r0, #5
 8000ff0:	2805      	cmp	r0, #5
 8000ff2:	d000      	beq.n	8000ff6 <__aeabi_ui2f+0x3a>
 8000ff4:	4094      	lsls	r4, r2
 8000ff6:	0022      	movs	r2, r4
 8000ff8:	4810      	ldr	r0, [pc, #64]	@ (800103c <__aeabi_ui2f+0x80>)
 8000ffa:	4002      	ands	r2, r0
 8000ffc:	0765      	lsls	r5, r4, #29
 8000ffe:	d009      	beq.n	8001014 <__aeabi_ui2f+0x58>
 8001000:	250f      	movs	r5, #15
 8001002:	402c      	ands	r4, r5
 8001004:	2c04      	cmp	r4, #4
 8001006:	d005      	beq.n	8001014 <__aeabi_ui2f+0x58>
 8001008:	3204      	adds	r2, #4
 800100a:	0154      	lsls	r4, r2, #5
 800100c:	d502      	bpl.n	8001014 <__aeabi_ui2f+0x58>
 800100e:	239f      	movs	r3, #159	@ 0x9f
 8001010:	4002      	ands	r2, r0
 8001012:	1a5b      	subs	r3, r3, r1
 8001014:	0192      	lsls	r2, r2, #6
 8001016:	0a54      	lsrs	r4, r2, #9
 8001018:	b2d8      	uxtb	r0, r3
 800101a:	e7e3      	b.n	8000fe4 <__aeabi_ui2f+0x28>
 800101c:	0002      	movs	r2, r0
 800101e:	0020      	movs	r0, r4
 8001020:	321b      	adds	r2, #27
 8001022:	4090      	lsls	r0, r2
 8001024:	0002      	movs	r2, r0
 8001026:	1e50      	subs	r0, r2, #1
 8001028:	4182      	sbcs	r2, r0
 800102a:	2005      	movs	r0, #5
 800102c:	1a40      	subs	r0, r0, r1
 800102e:	40c4      	lsrs	r4, r0
 8001030:	4314      	orrs	r4, r2
 8001032:	e7e0      	b.n	8000ff6 <__aeabi_ui2f+0x3a>
 8001034:	0264      	lsls	r4, r4, #9
 8001036:	2096      	movs	r0, #150	@ 0x96
 8001038:	0a64      	lsrs	r4, r4, #9
 800103a:	e7d3      	b.n	8000fe4 <__aeabi_ui2f+0x28>
 800103c:	fbffffff 	.word	0xfbffffff

08001040 <__aeabi_dadd>:
 8001040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001042:	4657      	mov	r7, sl
 8001044:	464e      	mov	r6, r9
 8001046:	4645      	mov	r5, r8
 8001048:	46de      	mov	lr, fp
 800104a:	b5e0      	push	{r5, r6, r7, lr}
 800104c:	b083      	sub	sp, #12
 800104e:	9000      	str	r0, [sp, #0]
 8001050:	9101      	str	r1, [sp, #4]
 8001052:	030c      	lsls	r4, r1, #12
 8001054:	004f      	lsls	r7, r1, #1
 8001056:	0fce      	lsrs	r6, r1, #31
 8001058:	0a61      	lsrs	r1, r4, #9
 800105a:	9c00      	ldr	r4, [sp, #0]
 800105c:	031d      	lsls	r5, r3, #12
 800105e:	0f64      	lsrs	r4, r4, #29
 8001060:	430c      	orrs	r4, r1
 8001062:	9900      	ldr	r1, [sp, #0]
 8001064:	9200      	str	r2, [sp, #0]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	00c8      	lsls	r0, r1, #3
 800106a:	0059      	lsls	r1, r3, #1
 800106c:	0d4b      	lsrs	r3, r1, #21
 800106e:	4699      	mov	r9, r3
 8001070:	9a00      	ldr	r2, [sp, #0]
 8001072:	9b01      	ldr	r3, [sp, #4]
 8001074:	0a6d      	lsrs	r5, r5, #9
 8001076:	0fd9      	lsrs	r1, r3, #31
 8001078:	0f53      	lsrs	r3, r2, #29
 800107a:	432b      	orrs	r3, r5
 800107c:	469a      	mov	sl, r3
 800107e:	9b00      	ldr	r3, [sp, #0]
 8001080:	0d7f      	lsrs	r7, r7, #21
 8001082:	00da      	lsls	r2, r3, #3
 8001084:	4694      	mov	ip, r2
 8001086:	464a      	mov	r2, r9
 8001088:	46b0      	mov	r8, r6
 800108a:	1aba      	subs	r2, r7, r2
 800108c:	428e      	cmp	r6, r1
 800108e:	d100      	bne.n	8001092 <__aeabi_dadd+0x52>
 8001090:	e0b0      	b.n	80011f4 <__aeabi_dadd+0x1b4>
 8001092:	2a00      	cmp	r2, #0
 8001094:	dc00      	bgt.n	8001098 <__aeabi_dadd+0x58>
 8001096:	e078      	b.n	800118a <__aeabi_dadd+0x14a>
 8001098:	4649      	mov	r1, r9
 800109a:	2900      	cmp	r1, #0
 800109c:	d100      	bne.n	80010a0 <__aeabi_dadd+0x60>
 800109e:	e0e9      	b.n	8001274 <__aeabi_dadd+0x234>
 80010a0:	49c9      	ldr	r1, [pc, #804]	@ (80013c8 <__aeabi_dadd+0x388>)
 80010a2:	428f      	cmp	r7, r1
 80010a4:	d100      	bne.n	80010a8 <__aeabi_dadd+0x68>
 80010a6:	e195      	b.n	80013d4 <__aeabi_dadd+0x394>
 80010a8:	2501      	movs	r5, #1
 80010aa:	2a38      	cmp	r2, #56	@ 0x38
 80010ac:	dc16      	bgt.n	80010dc <__aeabi_dadd+0x9c>
 80010ae:	2180      	movs	r1, #128	@ 0x80
 80010b0:	4653      	mov	r3, sl
 80010b2:	0409      	lsls	r1, r1, #16
 80010b4:	430b      	orrs	r3, r1
 80010b6:	469a      	mov	sl, r3
 80010b8:	2a1f      	cmp	r2, #31
 80010ba:	dd00      	ble.n	80010be <__aeabi_dadd+0x7e>
 80010bc:	e1e7      	b.n	800148e <__aeabi_dadd+0x44e>
 80010be:	2120      	movs	r1, #32
 80010c0:	4655      	mov	r5, sl
 80010c2:	1a8b      	subs	r3, r1, r2
 80010c4:	4661      	mov	r1, ip
 80010c6:	409d      	lsls	r5, r3
 80010c8:	40d1      	lsrs	r1, r2
 80010ca:	430d      	orrs	r5, r1
 80010cc:	4661      	mov	r1, ip
 80010ce:	4099      	lsls	r1, r3
 80010d0:	1e4b      	subs	r3, r1, #1
 80010d2:	4199      	sbcs	r1, r3
 80010d4:	4653      	mov	r3, sl
 80010d6:	40d3      	lsrs	r3, r2
 80010d8:	430d      	orrs	r5, r1
 80010da:	1ae4      	subs	r4, r4, r3
 80010dc:	1b45      	subs	r5, r0, r5
 80010de:	42a8      	cmp	r0, r5
 80010e0:	4180      	sbcs	r0, r0
 80010e2:	4240      	negs	r0, r0
 80010e4:	1a24      	subs	r4, r4, r0
 80010e6:	0223      	lsls	r3, r4, #8
 80010e8:	d400      	bmi.n	80010ec <__aeabi_dadd+0xac>
 80010ea:	e10f      	b.n	800130c <__aeabi_dadd+0x2cc>
 80010ec:	0264      	lsls	r4, r4, #9
 80010ee:	0a64      	lsrs	r4, r4, #9
 80010f0:	2c00      	cmp	r4, #0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_dadd+0xb6>
 80010f4:	e139      	b.n	800136a <__aeabi_dadd+0x32a>
 80010f6:	0020      	movs	r0, r4
 80010f8:	f001 ff2a 	bl	8002f50 <__clzsi2>
 80010fc:	0003      	movs	r3, r0
 80010fe:	3b08      	subs	r3, #8
 8001100:	2120      	movs	r1, #32
 8001102:	0028      	movs	r0, r5
 8001104:	1aca      	subs	r2, r1, r3
 8001106:	40d0      	lsrs	r0, r2
 8001108:	409c      	lsls	r4, r3
 800110a:	0002      	movs	r2, r0
 800110c:	409d      	lsls	r5, r3
 800110e:	4322      	orrs	r2, r4
 8001110:	429f      	cmp	r7, r3
 8001112:	dd00      	ble.n	8001116 <__aeabi_dadd+0xd6>
 8001114:	e173      	b.n	80013fe <__aeabi_dadd+0x3be>
 8001116:	1bd8      	subs	r0, r3, r7
 8001118:	3001      	adds	r0, #1
 800111a:	1a09      	subs	r1, r1, r0
 800111c:	002c      	movs	r4, r5
 800111e:	408d      	lsls	r5, r1
 8001120:	40c4      	lsrs	r4, r0
 8001122:	1e6b      	subs	r3, r5, #1
 8001124:	419d      	sbcs	r5, r3
 8001126:	0013      	movs	r3, r2
 8001128:	40c2      	lsrs	r2, r0
 800112a:	408b      	lsls	r3, r1
 800112c:	4325      	orrs	r5, r4
 800112e:	2700      	movs	r7, #0
 8001130:	0014      	movs	r4, r2
 8001132:	431d      	orrs	r5, r3
 8001134:	076b      	lsls	r3, r5, #29
 8001136:	d009      	beq.n	800114c <__aeabi_dadd+0x10c>
 8001138:	230f      	movs	r3, #15
 800113a:	402b      	ands	r3, r5
 800113c:	2b04      	cmp	r3, #4
 800113e:	d005      	beq.n	800114c <__aeabi_dadd+0x10c>
 8001140:	1d2b      	adds	r3, r5, #4
 8001142:	42ab      	cmp	r3, r5
 8001144:	41ad      	sbcs	r5, r5
 8001146:	426d      	negs	r5, r5
 8001148:	1964      	adds	r4, r4, r5
 800114a:	001d      	movs	r5, r3
 800114c:	0223      	lsls	r3, r4, #8
 800114e:	d400      	bmi.n	8001152 <__aeabi_dadd+0x112>
 8001150:	e12d      	b.n	80013ae <__aeabi_dadd+0x36e>
 8001152:	4a9d      	ldr	r2, [pc, #628]	@ (80013c8 <__aeabi_dadd+0x388>)
 8001154:	3701      	adds	r7, #1
 8001156:	4297      	cmp	r7, r2
 8001158:	d100      	bne.n	800115c <__aeabi_dadd+0x11c>
 800115a:	e0d3      	b.n	8001304 <__aeabi_dadd+0x2c4>
 800115c:	4646      	mov	r6, r8
 800115e:	499b      	ldr	r1, [pc, #620]	@ (80013cc <__aeabi_dadd+0x38c>)
 8001160:	08ed      	lsrs	r5, r5, #3
 8001162:	4021      	ands	r1, r4
 8001164:	074a      	lsls	r2, r1, #29
 8001166:	432a      	orrs	r2, r5
 8001168:	057c      	lsls	r4, r7, #21
 800116a:	024d      	lsls	r5, r1, #9
 800116c:	0b2d      	lsrs	r5, r5, #12
 800116e:	0d64      	lsrs	r4, r4, #21
 8001170:	0524      	lsls	r4, r4, #20
 8001172:	432c      	orrs	r4, r5
 8001174:	07f6      	lsls	r6, r6, #31
 8001176:	4334      	orrs	r4, r6
 8001178:	0010      	movs	r0, r2
 800117a:	0021      	movs	r1, r4
 800117c:	b003      	add	sp, #12
 800117e:	bcf0      	pop	{r4, r5, r6, r7}
 8001180:	46bb      	mov	fp, r7
 8001182:	46b2      	mov	sl, r6
 8001184:	46a9      	mov	r9, r5
 8001186:	46a0      	mov	r8, r4
 8001188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800118a:	2a00      	cmp	r2, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_dadd+0x150>
 800118e:	e084      	b.n	800129a <__aeabi_dadd+0x25a>
 8001190:	464a      	mov	r2, r9
 8001192:	1bd2      	subs	r2, r2, r7
 8001194:	2f00      	cmp	r7, #0
 8001196:	d000      	beq.n	800119a <__aeabi_dadd+0x15a>
 8001198:	e16d      	b.n	8001476 <__aeabi_dadd+0x436>
 800119a:	0025      	movs	r5, r4
 800119c:	4305      	orrs	r5, r0
 800119e:	d100      	bne.n	80011a2 <__aeabi_dadd+0x162>
 80011a0:	e127      	b.n	80013f2 <__aeabi_dadd+0x3b2>
 80011a2:	1e56      	subs	r6, r2, #1
 80011a4:	2a01      	cmp	r2, #1
 80011a6:	d100      	bne.n	80011aa <__aeabi_dadd+0x16a>
 80011a8:	e23b      	b.n	8001622 <__aeabi_dadd+0x5e2>
 80011aa:	4d87      	ldr	r5, [pc, #540]	@ (80013c8 <__aeabi_dadd+0x388>)
 80011ac:	42aa      	cmp	r2, r5
 80011ae:	d100      	bne.n	80011b2 <__aeabi_dadd+0x172>
 80011b0:	e26a      	b.n	8001688 <__aeabi_dadd+0x648>
 80011b2:	2501      	movs	r5, #1
 80011b4:	2e38      	cmp	r6, #56	@ 0x38
 80011b6:	dc12      	bgt.n	80011de <__aeabi_dadd+0x19e>
 80011b8:	0032      	movs	r2, r6
 80011ba:	2a1f      	cmp	r2, #31
 80011bc:	dd00      	ble.n	80011c0 <__aeabi_dadd+0x180>
 80011be:	e1f8      	b.n	80015b2 <__aeabi_dadd+0x572>
 80011c0:	2620      	movs	r6, #32
 80011c2:	0025      	movs	r5, r4
 80011c4:	1ab6      	subs	r6, r6, r2
 80011c6:	0007      	movs	r7, r0
 80011c8:	4653      	mov	r3, sl
 80011ca:	40b0      	lsls	r0, r6
 80011cc:	40d4      	lsrs	r4, r2
 80011ce:	40b5      	lsls	r5, r6
 80011d0:	40d7      	lsrs	r7, r2
 80011d2:	1e46      	subs	r6, r0, #1
 80011d4:	41b0      	sbcs	r0, r6
 80011d6:	1b1b      	subs	r3, r3, r4
 80011d8:	469a      	mov	sl, r3
 80011da:	433d      	orrs	r5, r7
 80011dc:	4305      	orrs	r5, r0
 80011de:	4662      	mov	r2, ip
 80011e0:	1b55      	subs	r5, r2, r5
 80011e2:	45ac      	cmp	ip, r5
 80011e4:	4192      	sbcs	r2, r2
 80011e6:	4653      	mov	r3, sl
 80011e8:	4252      	negs	r2, r2
 80011ea:	000e      	movs	r6, r1
 80011ec:	464f      	mov	r7, r9
 80011ee:	4688      	mov	r8, r1
 80011f0:	1a9c      	subs	r4, r3, r2
 80011f2:	e778      	b.n	80010e6 <__aeabi_dadd+0xa6>
 80011f4:	2a00      	cmp	r2, #0
 80011f6:	dc00      	bgt.n	80011fa <__aeabi_dadd+0x1ba>
 80011f8:	e08e      	b.n	8001318 <__aeabi_dadd+0x2d8>
 80011fa:	4649      	mov	r1, r9
 80011fc:	2900      	cmp	r1, #0
 80011fe:	d175      	bne.n	80012ec <__aeabi_dadd+0x2ac>
 8001200:	4661      	mov	r1, ip
 8001202:	4653      	mov	r3, sl
 8001204:	4319      	orrs	r1, r3
 8001206:	d100      	bne.n	800120a <__aeabi_dadd+0x1ca>
 8001208:	e0f6      	b.n	80013f8 <__aeabi_dadd+0x3b8>
 800120a:	1e51      	subs	r1, r2, #1
 800120c:	2a01      	cmp	r2, #1
 800120e:	d100      	bne.n	8001212 <__aeabi_dadd+0x1d2>
 8001210:	e191      	b.n	8001536 <__aeabi_dadd+0x4f6>
 8001212:	4d6d      	ldr	r5, [pc, #436]	@ (80013c8 <__aeabi_dadd+0x388>)
 8001214:	42aa      	cmp	r2, r5
 8001216:	d100      	bne.n	800121a <__aeabi_dadd+0x1da>
 8001218:	e0dc      	b.n	80013d4 <__aeabi_dadd+0x394>
 800121a:	2501      	movs	r5, #1
 800121c:	2938      	cmp	r1, #56	@ 0x38
 800121e:	dc14      	bgt.n	800124a <__aeabi_dadd+0x20a>
 8001220:	000a      	movs	r2, r1
 8001222:	2a1f      	cmp	r2, #31
 8001224:	dd00      	ble.n	8001228 <__aeabi_dadd+0x1e8>
 8001226:	e1a2      	b.n	800156e <__aeabi_dadd+0x52e>
 8001228:	2120      	movs	r1, #32
 800122a:	4653      	mov	r3, sl
 800122c:	1a89      	subs	r1, r1, r2
 800122e:	408b      	lsls	r3, r1
 8001230:	001d      	movs	r5, r3
 8001232:	4663      	mov	r3, ip
 8001234:	40d3      	lsrs	r3, r2
 8001236:	431d      	orrs	r5, r3
 8001238:	4663      	mov	r3, ip
 800123a:	408b      	lsls	r3, r1
 800123c:	0019      	movs	r1, r3
 800123e:	1e4b      	subs	r3, r1, #1
 8001240:	4199      	sbcs	r1, r3
 8001242:	4653      	mov	r3, sl
 8001244:	40d3      	lsrs	r3, r2
 8001246:	430d      	orrs	r5, r1
 8001248:	18e4      	adds	r4, r4, r3
 800124a:	182d      	adds	r5, r5, r0
 800124c:	4285      	cmp	r5, r0
 800124e:	4180      	sbcs	r0, r0
 8001250:	4240      	negs	r0, r0
 8001252:	1824      	adds	r4, r4, r0
 8001254:	0223      	lsls	r3, r4, #8
 8001256:	d559      	bpl.n	800130c <__aeabi_dadd+0x2cc>
 8001258:	4b5b      	ldr	r3, [pc, #364]	@ (80013c8 <__aeabi_dadd+0x388>)
 800125a:	3701      	adds	r7, #1
 800125c:	429f      	cmp	r7, r3
 800125e:	d051      	beq.n	8001304 <__aeabi_dadd+0x2c4>
 8001260:	2101      	movs	r1, #1
 8001262:	4b5a      	ldr	r3, [pc, #360]	@ (80013cc <__aeabi_dadd+0x38c>)
 8001264:	086a      	lsrs	r2, r5, #1
 8001266:	401c      	ands	r4, r3
 8001268:	4029      	ands	r1, r5
 800126a:	430a      	orrs	r2, r1
 800126c:	07e5      	lsls	r5, r4, #31
 800126e:	4315      	orrs	r5, r2
 8001270:	0864      	lsrs	r4, r4, #1
 8001272:	e75f      	b.n	8001134 <__aeabi_dadd+0xf4>
 8001274:	4661      	mov	r1, ip
 8001276:	4653      	mov	r3, sl
 8001278:	4319      	orrs	r1, r3
 800127a:	d100      	bne.n	800127e <__aeabi_dadd+0x23e>
 800127c:	e0bc      	b.n	80013f8 <__aeabi_dadd+0x3b8>
 800127e:	1e51      	subs	r1, r2, #1
 8001280:	2a01      	cmp	r2, #1
 8001282:	d100      	bne.n	8001286 <__aeabi_dadd+0x246>
 8001284:	e164      	b.n	8001550 <__aeabi_dadd+0x510>
 8001286:	4d50      	ldr	r5, [pc, #320]	@ (80013c8 <__aeabi_dadd+0x388>)
 8001288:	42aa      	cmp	r2, r5
 800128a:	d100      	bne.n	800128e <__aeabi_dadd+0x24e>
 800128c:	e16a      	b.n	8001564 <__aeabi_dadd+0x524>
 800128e:	2501      	movs	r5, #1
 8001290:	2938      	cmp	r1, #56	@ 0x38
 8001292:	dd00      	ble.n	8001296 <__aeabi_dadd+0x256>
 8001294:	e722      	b.n	80010dc <__aeabi_dadd+0x9c>
 8001296:	000a      	movs	r2, r1
 8001298:	e70e      	b.n	80010b8 <__aeabi_dadd+0x78>
 800129a:	4a4d      	ldr	r2, [pc, #308]	@ (80013d0 <__aeabi_dadd+0x390>)
 800129c:	1c7d      	adds	r5, r7, #1
 800129e:	4215      	tst	r5, r2
 80012a0:	d000      	beq.n	80012a4 <__aeabi_dadd+0x264>
 80012a2:	e0d0      	b.n	8001446 <__aeabi_dadd+0x406>
 80012a4:	0025      	movs	r5, r4
 80012a6:	4662      	mov	r2, ip
 80012a8:	4653      	mov	r3, sl
 80012aa:	4305      	orrs	r5, r0
 80012ac:	431a      	orrs	r2, r3
 80012ae:	2f00      	cmp	r7, #0
 80012b0:	d000      	beq.n	80012b4 <__aeabi_dadd+0x274>
 80012b2:	e137      	b.n	8001524 <__aeabi_dadd+0x4e4>
 80012b4:	2d00      	cmp	r5, #0
 80012b6:	d100      	bne.n	80012ba <__aeabi_dadd+0x27a>
 80012b8:	e1a8      	b.n	800160c <__aeabi_dadd+0x5cc>
 80012ba:	2a00      	cmp	r2, #0
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dadd+0x280>
 80012be:	e16a      	b.n	8001596 <__aeabi_dadd+0x556>
 80012c0:	4663      	mov	r3, ip
 80012c2:	1ac5      	subs	r5, r0, r3
 80012c4:	4653      	mov	r3, sl
 80012c6:	1ae2      	subs	r2, r4, r3
 80012c8:	42a8      	cmp	r0, r5
 80012ca:	419b      	sbcs	r3, r3
 80012cc:	425b      	negs	r3, r3
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	021a      	lsls	r2, r3, #8
 80012d2:	d400      	bmi.n	80012d6 <__aeabi_dadd+0x296>
 80012d4:	e203      	b.n	80016de <__aeabi_dadd+0x69e>
 80012d6:	4663      	mov	r3, ip
 80012d8:	1a1d      	subs	r5, r3, r0
 80012da:	45ac      	cmp	ip, r5
 80012dc:	4192      	sbcs	r2, r2
 80012de:	4653      	mov	r3, sl
 80012e0:	4252      	negs	r2, r2
 80012e2:	1b1c      	subs	r4, r3, r4
 80012e4:	000e      	movs	r6, r1
 80012e6:	4688      	mov	r8, r1
 80012e8:	1aa4      	subs	r4, r4, r2
 80012ea:	e723      	b.n	8001134 <__aeabi_dadd+0xf4>
 80012ec:	4936      	ldr	r1, [pc, #216]	@ (80013c8 <__aeabi_dadd+0x388>)
 80012ee:	428f      	cmp	r7, r1
 80012f0:	d070      	beq.n	80013d4 <__aeabi_dadd+0x394>
 80012f2:	2501      	movs	r5, #1
 80012f4:	2a38      	cmp	r2, #56	@ 0x38
 80012f6:	dca8      	bgt.n	800124a <__aeabi_dadd+0x20a>
 80012f8:	2180      	movs	r1, #128	@ 0x80
 80012fa:	4653      	mov	r3, sl
 80012fc:	0409      	lsls	r1, r1, #16
 80012fe:	430b      	orrs	r3, r1
 8001300:	469a      	mov	sl, r3
 8001302:	e78e      	b.n	8001222 <__aeabi_dadd+0x1e2>
 8001304:	003c      	movs	r4, r7
 8001306:	2500      	movs	r5, #0
 8001308:	2200      	movs	r2, #0
 800130a:	e731      	b.n	8001170 <__aeabi_dadd+0x130>
 800130c:	2307      	movs	r3, #7
 800130e:	402b      	ands	r3, r5
 8001310:	2b00      	cmp	r3, #0
 8001312:	d000      	beq.n	8001316 <__aeabi_dadd+0x2d6>
 8001314:	e710      	b.n	8001138 <__aeabi_dadd+0xf8>
 8001316:	e093      	b.n	8001440 <__aeabi_dadd+0x400>
 8001318:	2a00      	cmp	r2, #0
 800131a:	d074      	beq.n	8001406 <__aeabi_dadd+0x3c6>
 800131c:	464a      	mov	r2, r9
 800131e:	1bd2      	subs	r2, r2, r7
 8001320:	2f00      	cmp	r7, #0
 8001322:	d100      	bne.n	8001326 <__aeabi_dadd+0x2e6>
 8001324:	e0c7      	b.n	80014b6 <__aeabi_dadd+0x476>
 8001326:	4928      	ldr	r1, [pc, #160]	@ (80013c8 <__aeabi_dadd+0x388>)
 8001328:	4589      	cmp	r9, r1
 800132a:	d100      	bne.n	800132e <__aeabi_dadd+0x2ee>
 800132c:	e185      	b.n	800163a <__aeabi_dadd+0x5fa>
 800132e:	2501      	movs	r5, #1
 8001330:	2a38      	cmp	r2, #56	@ 0x38
 8001332:	dc12      	bgt.n	800135a <__aeabi_dadd+0x31a>
 8001334:	2180      	movs	r1, #128	@ 0x80
 8001336:	0409      	lsls	r1, r1, #16
 8001338:	430c      	orrs	r4, r1
 800133a:	2a1f      	cmp	r2, #31
 800133c:	dd00      	ble.n	8001340 <__aeabi_dadd+0x300>
 800133e:	e1ab      	b.n	8001698 <__aeabi_dadd+0x658>
 8001340:	2120      	movs	r1, #32
 8001342:	0025      	movs	r5, r4
 8001344:	1a89      	subs	r1, r1, r2
 8001346:	0007      	movs	r7, r0
 8001348:	4088      	lsls	r0, r1
 800134a:	408d      	lsls	r5, r1
 800134c:	40d7      	lsrs	r7, r2
 800134e:	1e41      	subs	r1, r0, #1
 8001350:	4188      	sbcs	r0, r1
 8001352:	40d4      	lsrs	r4, r2
 8001354:	433d      	orrs	r5, r7
 8001356:	4305      	orrs	r5, r0
 8001358:	44a2      	add	sl, r4
 800135a:	4465      	add	r5, ip
 800135c:	4565      	cmp	r5, ip
 800135e:	4192      	sbcs	r2, r2
 8001360:	4252      	negs	r2, r2
 8001362:	4452      	add	r2, sl
 8001364:	0014      	movs	r4, r2
 8001366:	464f      	mov	r7, r9
 8001368:	e774      	b.n	8001254 <__aeabi_dadd+0x214>
 800136a:	0028      	movs	r0, r5
 800136c:	f001 fdf0 	bl	8002f50 <__clzsi2>
 8001370:	0003      	movs	r3, r0
 8001372:	3318      	adds	r3, #24
 8001374:	2b1f      	cmp	r3, #31
 8001376:	dc00      	bgt.n	800137a <__aeabi_dadd+0x33a>
 8001378:	e6c2      	b.n	8001100 <__aeabi_dadd+0xc0>
 800137a:	002a      	movs	r2, r5
 800137c:	3808      	subs	r0, #8
 800137e:	4082      	lsls	r2, r0
 8001380:	429f      	cmp	r7, r3
 8001382:	dd00      	ble.n	8001386 <__aeabi_dadd+0x346>
 8001384:	e0a9      	b.n	80014da <__aeabi_dadd+0x49a>
 8001386:	1bdb      	subs	r3, r3, r7
 8001388:	1c58      	adds	r0, r3, #1
 800138a:	281f      	cmp	r0, #31
 800138c:	dc00      	bgt.n	8001390 <__aeabi_dadd+0x350>
 800138e:	e1ac      	b.n	80016ea <__aeabi_dadd+0x6aa>
 8001390:	0015      	movs	r5, r2
 8001392:	3b1f      	subs	r3, #31
 8001394:	40dd      	lsrs	r5, r3
 8001396:	2820      	cmp	r0, #32
 8001398:	d005      	beq.n	80013a6 <__aeabi_dadd+0x366>
 800139a:	2340      	movs	r3, #64	@ 0x40
 800139c:	1a1b      	subs	r3, r3, r0
 800139e:	409a      	lsls	r2, r3
 80013a0:	1e53      	subs	r3, r2, #1
 80013a2:	419a      	sbcs	r2, r3
 80013a4:	4315      	orrs	r5, r2
 80013a6:	2307      	movs	r3, #7
 80013a8:	2700      	movs	r7, #0
 80013aa:	402b      	ands	r3, r5
 80013ac:	e7b0      	b.n	8001310 <__aeabi_dadd+0x2d0>
 80013ae:	08ed      	lsrs	r5, r5, #3
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <__aeabi_dadd+0x388>)
 80013b2:	0762      	lsls	r2, r4, #29
 80013b4:	432a      	orrs	r2, r5
 80013b6:	08e4      	lsrs	r4, r4, #3
 80013b8:	429f      	cmp	r7, r3
 80013ba:	d00f      	beq.n	80013dc <__aeabi_dadd+0x39c>
 80013bc:	0324      	lsls	r4, r4, #12
 80013be:	0b25      	lsrs	r5, r4, #12
 80013c0:	057c      	lsls	r4, r7, #21
 80013c2:	0d64      	lsrs	r4, r4, #21
 80013c4:	e6d4      	b.n	8001170 <__aeabi_dadd+0x130>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	000007ff 	.word	0x000007ff
 80013cc:	ff7fffff 	.word	0xff7fffff
 80013d0:	000007fe 	.word	0x000007fe
 80013d4:	08c0      	lsrs	r0, r0, #3
 80013d6:	0762      	lsls	r2, r4, #29
 80013d8:	4302      	orrs	r2, r0
 80013da:	08e4      	lsrs	r4, r4, #3
 80013dc:	0013      	movs	r3, r2
 80013de:	4323      	orrs	r3, r4
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dadd+0x3a4>
 80013e2:	e186      	b.n	80016f2 <__aeabi_dadd+0x6b2>
 80013e4:	2580      	movs	r5, #128	@ 0x80
 80013e6:	032d      	lsls	r5, r5, #12
 80013e8:	4325      	orrs	r5, r4
 80013ea:	032d      	lsls	r5, r5, #12
 80013ec:	4cc3      	ldr	r4, [pc, #780]	@ (80016fc <__aeabi_dadd+0x6bc>)
 80013ee:	0b2d      	lsrs	r5, r5, #12
 80013f0:	e6be      	b.n	8001170 <__aeabi_dadd+0x130>
 80013f2:	4660      	mov	r0, ip
 80013f4:	4654      	mov	r4, sl
 80013f6:	000e      	movs	r6, r1
 80013f8:	0017      	movs	r7, r2
 80013fa:	08c5      	lsrs	r5, r0, #3
 80013fc:	e7d8      	b.n	80013b0 <__aeabi_dadd+0x370>
 80013fe:	4cc0      	ldr	r4, [pc, #768]	@ (8001700 <__aeabi_dadd+0x6c0>)
 8001400:	1aff      	subs	r7, r7, r3
 8001402:	4014      	ands	r4, r2
 8001404:	e696      	b.n	8001134 <__aeabi_dadd+0xf4>
 8001406:	4abf      	ldr	r2, [pc, #764]	@ (8001704 <__aeabi_dadd+0x6c4>)
 8001408:	1c79      	adds	r1, r7, #1
 800140a:	4211      	tst	r1, r2
 800140c:	d16b      	bne.n	80014e6 <__aeabi_dadd+0x4a6>
 800140e:	0022      	movs	r2, r4
 8001410:	4302      	orrs	r2, r0
 8001412:	2f00      	cmp	r7, #0
 8001414:	d000      	beq.n	8001418 <__aeabi_dadd+0x3d8>
 8001416:	e0db      	b.n	80015d0 <__aeabi_dadd+0x590>
 8001418:	2a00      	cmp	r2, #0
 800141a:	d100      	bne.n	800141e <__aeabi_dadd+0x3de>
 800141c:	e12d      	b.n	800167a <__aeabi_dadd+0x63a>
 800141e:	4662      	mov	r2, ip
 8001420:	4653      	mov	r3, sl
 8001422:	431a      	orrs	r2, r3
 8001424:	d100      	bne.n	8001428 <__aeabi_dadd+0x3e8>
 8001426:	e0b6      	b.n	8001596 <__aeabi_dadd+0x556>
 8001428:	4663      	mov	r3, ip
 800142a:	18c5      	adds	r5, r0, r3
 800142c:	4285      	cmp	r5, r0
 800142e:	4180      	sbcs	r0, r0
 8001430:	4454      	add	r4, sl
 8001432:	4240      	negs	r0, r0
 8001434:	1824      	adds	r4, r4, r0
 8001436:	0223      	lsls	r3, r4, #8
 8001438:	d502      	bpl.n	8001440 <__aeabi_dadd+0x400>
 800143a:	000f      	movs	r7, r1
 800143c:	4bb0      	ldr	r3, [pc, #704]	@ (8001700 <__aeabi_dadd+0x6c0>)
 800143e:	401c      	ands	r4, r3
 8001440:	003a      	movs	r2, r7
 8001442:	0028      	movs	r0, r5
 8001444:	e7d8      	b.n	80013f8 <__aeabi_dadd+0x3b8>
 8001446:	4662      	mov	r2, ip
 8001448:	1a85      	subs	r5, r0, r2
 800144a:	42a8      	cmp	r0, r5
 800144c:	4192      	sbcs	r2, r2
 800144e:	4653      	mov	r3, sl
 8001450:	4252      	negs	r2, r2
 8001452:	4691      	mov	r9, r2
 8001454:	1ae3      	subs	r3, r4, r3
 8001456:	001a      	movs	r2, r3
 8001458:	464b      	mov	r3, r9
 800145a:	1ad2      	subs	r2, r2, r3
 800145c:	0013      	movs	r3, r2
 800145e:	4691      	mov	r9, r2
 8001460:	021a      	lsls	r2, r3, #8
 8001462:	d454      	bmi.n	800150e <__aeabi_dadd+0x4ce>
 8001464:	464a      	mov	r2, r9
 8001466:	464c      	mov	r4, r9
 8001468:	432a      	orrs	r2, r5
 800146a:	d000      	beq.n	800146e <__aeabi_dadd+0x42e>
 800146c:	e640      	b.n	80010f0 <__aeabi_dadd+0xb0>
 800146e:	2600      	movs	r6, #0
 8001470:	2400      	movs	r4, #0
 8001472:	2500      	movs	r5, #0
 8001474:	e67c      	b.n	8001170 <__aeabi_dadd+0x130>
 8001476:	4da1      	ldr	r5, [pc, #644]	@ (80016fc <__aeabi_dadd+0x6bc>)
 8001478:	45a9      	cmp	r9, r5
 800147a:	d100      	bne.n	800147e <__aeabi_dadd+0x43e>
 800147c:	e090      	b.n	80015a0 <__aeabi_dadd+0x560>
 800147e:	2501      	movs	r5, #1
 8001480:	2a38      	cmp	r2, #56	@ 0x38
 8001482:	dd00      	ble.n	8001486 <__aeabi_dadd+0x446>
 8001484:	e6ab      	b.n	80011de <__aeabi_dadd+0x19e>
 8001486:	2580      	movs	r5, #128	@ 0x80
 8001488:	042d      	lsls	r5, r5, #16
 800148a:	432c      	orrs	r4, r5
 800148c:	e695      	b.n	80011ba <__aeabi_dadd+0x17a>
 800148e:	0011      	movs	r1, r2
 8001490:	4655      	mov	r5, sl
 8001492:	3920      	subs	r1, #32
 8001494:	40cd      	lsrs	r5, r1
 8001496:	46a9      	mov	r9, r5
 8001498:	2a20      	cmp	r2, #32
 800149a:	d006      	beq.n	80014aa <__aeabi_dadd+0x46a>
 800149c:	2140      	movs	r1, #64	@ 0x40
 800149e:	4653      	mov	r3, sl
 80014a0:	1a8a      	subs	r2, r1, r2
 80014a2:	4093      	lsls	r3, r2
 80014a4:	4662      	mov	r2, ip
 80014a6:	431a      	orrs	r2, r3
 80014a8:	4694      	mov	ip, r2
 80014aa:	4665      	mov	r5, ip
 80014ac:	1e6b      	subs	r3, r5, #1
 80014ae:	419d      	sbcs	r5, r3
 80014b0:	464b      	mov	r3, r9
 80014b2:	431d      	orrs	r5, r3
 80014b4:	e612      	b.n	80010dc <__aeabi_dadd+0x9c>
 80014b6:	0021      	movs	r1, r4
 80014b8:	4301      	orrs	r1, r0
 80014ba:	d100      	bne.n	80014be <__aeabi_dadd+0x47e>
 80014bc:	e0c4      	b.n	8001648 <__aeabi_dadd+0x608>
 80014be:	1e51      	subs	r1, r2, #1
 80014c0:	2a01      	cmp	r2, #1
 80014c2:	d100      	bne.n	80014c6 <__aeabi_dadd+0x486>
 80014c4:	e0fb      	b.n	80016be <__aeabi_dadd+0x67e>
 80014c6:	4d8d      	ldr	r5, [pc, #564]	@ (80016fc <__aeabi_dadd+0x6bc>)
 80014c8:	42aa      	cmp	r2, r5
 80014ca:	d100      	bne.n	80014ce <__aeabi_dadd+0x48e>
 80014cc:	e0b5      	b.n	800163a <__aeabi_dadd+0x5fa>
 80014ce:	2501      	movs	r5, #1
 80014d0:	2938      	cmp	r1, #56	@ 0x38
 80014d2:	dd00      	ble.n	80014d6 <__aeabi_dadd+0x496>
 80014d4:	e741      	b.n	800135a <__aeabi_dadd+0x31a>
 80014d6:	000a      	movs	r2, r1
 80014d8:	e72f      	b.n	800133a <__aeabi_dadd+0x2fa>
 80014da:	4c89      	ldr	r4, [pc, #548]	@ (8001700 <__aeabi_dadd+0x6c0>)
 80014dc:	1aff      	subs	r7, r7, r3
 80014de:	4014      	ands	r4, r2
 80014e0:	0762      	lsls	r2, r4, #29
 80014e2:	08e4      	lsrs	r4, r4, #3
 80014e4:	e76a      	b.n	80013bc <__aeabi_dadd+0x37c>
 80014e6:	4a85      	ldr	r2, [pc, #532]	@ (80016fc <__aeabi_dadd+0x6bc>)
 80014e8:	4291      	cmp	r1, r2
 80014ea:	d100      	bne.n	80014ee <__aeabi_dadd+0x4ae>
 80014ec:	e0e3      	b.n	80016b6 <__aeabi_dadd+0x676>
 80014ee:	4663      	mov	r3, ip
 80014f0:	18c2      	adds	r2, r0, r3
 80014f2:	4282      	cmp	r2, r0
 80014f4:	4180      	sbcs	r0, r0
 80014f6:	0023      	movs	r3, r4
 80014f8:	4240      	negs	r0, r0
 80014fa:	4453      	add	r3, sl
 80014fc:	181b      	adds	r3, r3, r0
 80014fe:	07dd      	lsls	r5, r3, #31
 8001500:	085c      	lsrs	r4, r3, #1
 8001502:	2307      	movs	r3, #7
 8001504:	0852      	lsrs	r2, r2, #1
 8001506:	4315      	orrs	r5, r2
 8001508:	000f      	movs	r7, r1
 800150a:	402b      	ands	r3, r5
 800150c:	e700      	b.n	8001310 <__aeabi_dadd+0x2d0>
 800150e:	4663      	mov	r3, ip
 8001510:	1a1d      	subs	r5, r3, r0
 8001512:	45ac      	cmp	ip, r5
 8001514:	4192      	sbcs	r2, r2
 8001516:	4653      	mov	r3, sl
 8001518:	4252      	negs	r2, r2
 800151a:	1b1c      	subs	r4, r3, r4
 800151c:	000e      	movs	r6, r1
 800151e:	4688      	mov	r8, r1
 8001520:	1aa4      	subs	r4, r4, r2
 8001522:	e5e5      	b.n	80010f0 <__aeabi_dadd+0xb0>
 8001524:	2d00      	cmp	r5, #0
 8001526:	d000      	beq.n	800152a <__aeabi_dadd+0x4ea>
 8001528:	e091      	b.n	800164e <__aeabi_dadd+0x60e>
 800152a:	2a00      	cmp	r2, #0
 800152c:	d138      	bne.n	80015a0 <__aeabi_dadd+0x560>
 800152e:	2480      	movs	r4, #128	@ 0x80
 8001530:	2600      	movs	r6, #0
 8001532:	0324      	lsls	r4, r4, #12
 8001534:	e756      	b.n	80013e4 <__aeabi_dadd+0x3a4>
 8001536:	4663      	mov	r3, ip
 8001538:	18c5      	adds	r5, r0, r3
 800153a:	4285      	cmp	r5, r0
 800153c:	4180      	sbcs	r0, r0
 800153e:	4454      	add	r4, sl
 8001540:	4240      	negs	r0, r0
 8001542:	1824      	adds	r4, r4, r0
 8001544:	2701      	movs	r7, #1
 8001546:	0223      	lsls	r3, r4, #8
 8001548:	d400      	bmi.n	800154c <__aeabi_dadd+0x50c>
 800154a:	e6df      	b.n	800130c <__aeabi_dadd+0x2cc>
 800154c:	2702      	movs	r7, #2
 800154e:	e687      	b.n	8001260 <__aeabi_dadd+0x220>
 8001550:	4663      	mov	r3, ip
 8001552:	1ac5      	subs	r5, r0, r3
 8001554:	42a8      	cmp	r0, r5
 8001556:	4180      	sbcs	r0, r0
 8001558:	4653      	mov	r3, sl
 800155a:	4240      	negs	r0, r0
 800155c:	1ae4      	subs	r4, r4, r3
 800155e:	2701      	movs	r7, #1
 8001560:	1a24      	subs	r4, r4, r0
 8001562:	e5c0      	b.n	80010e6 <__aeabi_dadd+0xa6>
 8001564:	0762      	lsls	r2, r4, #29
 8001566:	08c0      	lsrs	r0, r0, #3
 8001568:	4302      	orrs	r2, r0
 800156a:	08e4      	lsrs	r4, r4, #3
 800156c:	e736      	b.n	80013dc <__aeabi_dadd+0x39c>
 800156e:	0011      	movs	r1, r2
 8001570:	4653      	mov	r3, sl
 8001572:	3920      	subs	r1, #32
 8001574:	40cb      	lsrs	r3, r1
 8001576:	4699      	mov	r9, r3
 8001578:	2a20      	cmp	r2, #32
 800157a:	d006      	beq.n	800158a <__aeabi_dadd+0x54a>
 800157c:	2140      	movs	r1, #64	@ 0x40
 800157e:	4653      	mov	r3, sl
 8001580:	1a8a      	subs	r2, r1, r2
 8001582:	4093      	lsls	r3, r2
 8001584:	4662      	mov	r2, ip
 8001586:	431a      	orrs	r2, r3
 8001588:	4694      	mov	ip, r2
 800158a:	4665      	mov	r5, ip
 800158c:	1e6b      	subs	r3, r5, #1
 800158e:	419d      	sbcs	r5, r3
 8001590:	464b      	mov	r3, r9
 8001592:	431d      	orrs	r5, r3
 8001594:	e659      	b.n	800124a <__aeabi_dadd+0x20a>
 8001596:	0762      	lsls	r2, r4, #29
 8001598:	08c0      	lsrs	r0, r0, #3
 800159a:	4302      	orrs	r2, r0
 800159c:	08e4      	lsrs	r4, r4, #3
 800159e:	e70d      	b.n	80013bc <__aeabi_dadd+0x37c>
 80015a0:	4653      	mov	r3, sl
 80015a2:	075a      	lsls	r2, r3, #29
 80015a4:	4663      	mov	r3, ip
 80015a6:	08d8      	lsrs	r0, r3, #3
 80015a8:	4653      	mov	r3, sl
 80015aa:	000e      	movs	r6, r1
 80015ac:	4302      	orrs	r2, r0
 80015ae:	08dc      	lsrs	r4, r3, #3
 80015b0:	e714      	b.n	80013dc <__aeabi_dadd+0x39c>
 80015b2:	0015      	movs	r5, r2
 80015b4:	0026      	movs	r6, r4
 80015b6:	3d20      	subs	r5, #32
 80015b8:	40ee      	lsrs	r6, r5
 80015ba:	2a20      	cmp	r2, #32
 80015bc:	d003      	beq.n	80015c6 <__aeabi_dadd+0x586>
 80015be:	2540      	movs	r5, #64	@ 0x40
 80015c0:	1aaa      	subs	r2, r5, r2
 80015c2:	4094      	lsls	r4, r2
 80015c4:	4320      	orrs	r0, r4
 80015c6:	1e42      	subs	r2, r0, #1
 80015c8:	4190      	sbcs	r0, r2
 80015ca:	0005      	movs	r5, r0
 80015cc:	4335      	orrs	r5, r6
 80015ce:	e606      	b.n	80011de <__aeabi_dadd+0x19e>
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	d07c      	beq.n	80016ce <__aeabi_dadd+0x68e>
 80015d4:	4662      	mov	r2, ip
 80015d6:	4653      	mov	r3, sl
 80015d8:	08c0      	lsrs	r0, r0, #3
 80015da:	431a      	orrs	r2, r3
 80015dc:	d100      	bne.n	80015e0 <__aeabi_dadd+0x5a0>
 80015de:	e6fa      	b.n	80013d6 <__aeabi_dadd+0x396>
 80015e0:	0762      	lsls	r2, r4, #29
 80015e2:	4310      	orrs	r0, r2
 80015e4:	2280      	movs	r2, #128	@ 0x80
 80015e6:	08e4      	lsrs	r4, r4, #3
 80015e8:	0312      	lsls	r2, r2, #12
 80015ea:	4214      	tst	r4, r2
 80015ec:	d008      	beq.n	8001600 <__aeabi_dadd+0x5c0>
 80015ee:	08d9      	lsrs	r1, r3, #3
 80015f0:	4211      	tst	r1, r2
 80015f2:	d105      	bne.n	8001600 <__aeabi_dadd+0x5c0>
 80015f4:	4663      	mov	r3, ip
 80015f6:	08d8      	lsrs	r0, r3, #3
 80015f8:	4653      	mov	r3, sl
 80015fa:	000c      	movs	r4, r1
 80015fc:	075b      	lsls	r3, r3, #29
 80015fe:	4318      	orrs	r0, r3
 8001600:	0f42      	lsrs	r2, r0, #29
 8001602:	00c0      	lsls	r0, r0, #3
 8001604:	08c0      	lsrs	r0, r0, #3
 8001606:	0752      	lsls	r2, r2, #29
 8001608:	4302      	orrs	r2, r0
 800160a:	e6e7      	b.n	80013dc <__aeabi_dadd+0x39c>
 800160c:	2a00      	cmp	r2, #0
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x5d2>
 8001610:	e72d      	b.n	800146e <__aeabi_dadd+0x42e>
 8001612:	4663      	mov	r3, ip
 8001614:	08d8      	lsrs	r0, r3, #3
 8001616:	4653      	mov	r3, sl
 8001618:	075a      	lsls	r2, r3, #29
 800161a:	000e      	movs	r6, r1
 800161c:	4302      	orrs	r2, r0
 800161e:	08dc      	lsrs	r4, r3, #3
 8001620:	e6cc      	b.n	80013bc <__aeabi_dadd+0x37c>
 8001622:	4663      	mov	r3, ip
 8001624:	1a1d      	subs	r5, r3, r0
 8001626:	45ac      	cmp	ip, r5
 8001628:	4192      	sbcs	r2, r2
 800162a:	4653      	mov	r3, sl
 800162c:	4252      	negs	r2, r2
 800162e:	1b1c      	subs	r4, r3, r4
 8001630:	000e      	movs	r6, r1
 8001632:	4688      	mov	r8, r1
 8001634:	1aa4      	subs	r4, r4, r2
 8001636:	3701      	adds	r7, #1
 8001638:	e555      	b.n	80010e6 <__aeabi_dadd+0xa6>
 800163a:	4663      	mov	r3, ip
 800163c:	08d9      	lsrs	r1, r3, #3
 800163e:	4653      	mov	r3, sl
 8001640:	075a      	lsls	r2, r3, #29
 8001642:	430a      	orrs	r2, r1
 8001644:	08dc      	lsrs	r4, r3, #3
 8001646:	e6c9      	b.n	80013dc <__aeabi_dadd+0x39c>
 8001648:	4660      	mov	r0, ip
 800164a:	4654      	mov	r4, sl
 800164c:	e6d4      	b.n	80013f8 <__aeabi_dadd+0x3b8>
 800164e:	08c0      	lsrs	r0, r0, #3
 8001650:	2a00      	cmp	r2, #0
 8001652:	d100      	bne.n	8001656 <__aeabi_dadd+0x616>
 8001654:	e6bf      	b.n	80013d6 <__aeabi_dadd+0x396>
 8001656:	0762      	lsls	r2, r4, #29
 8001658:	4310      	orrs	r0, r2
 800165a:	2280      	movs	r2, #128	@ 0x80
 800165c:	08e4      	lsrs	r4, r4, #3
 800165e:	0312      	lsls	r2, r2, #12
 8001660:	4214      	tst	r4, r2
 8001662:	d0cd      	beq.n	8001600 <__aeabi_dadd+0x5c0>
 8001664:	08dd      	lsrs	r5, r3, #3
 8001666:	4215      	tst	r5, r2
 8001668:	d1ca      	bne.n	8001600 <__aeabi_dadd+0x5c0>
 800166a:	4663      	mov	r3, ip
 800166c:	08d8      	lsrs	r0, r3, #3
 800166e:	4653      	mov	r3, sl
 8001670:	075b      	lsls	r3, r3, #29
 8001672:	000e      	movs	r6, r1
 8001674:	002c      	movs	r4, r5
 8001676:	4318      	orrs	r0, r3
 8001678:	e7c2      	b.n	8001600 <__aeabi_dadd+0x5c0>
 800167a:	4663      	mov	r3, ip
 800167c:	08d9      	lsrs	r1, r3, #3
 800167e:	4653      	mov	r3, sl
 8001680:	075a      	lsls	r2, r3, #29
 8001682:	430a      	orrs	r2, r1
 8001684:	08dc      	lsrs	r4, r3, #3
 8001686:	e699      	b.n	80013bc <__aeabi_dadd+0x37c>
 8001688:	4663      	mov	r3, ip
 800168a:	08d8      	lsrs	r0, r3, #3
 800168c:	4653      	mov	r3, sl
 800168e:	075a      	lsls	r2, r3, #29
 8001690:	000e      	movs	r6, r1
 8001692:	4302      	orrs	r2, r0
 8001694:	08dc      	lsrs	r4, r3, #3
 8001696:	e6a1      	b.n	80013dc <__aeabi_dadd+0x39c>
 8001698:	0011      	movs	r1, r2
 800169a:	0027      	movs	r7, r4
 800169c:	3920      	subs	r1, #32
 800169e:	40cf      	lsrs	r7, r1
 80016a0:	2a20      	cmp	r2, #32
 80016a2:	d003      	beq.n	80016ac <__aeabi_dadd+0x66c>
 80016a4:	2140      	movs	r1, #64	@ 0x40
 80016a6:	1a8a      	subs	r2, r1, r2
 80016a8:	4094      	lsls	r4, r2
 80016aa:	4320      	orrs	r0, r4
 80016ac:	1e42      	subs	r2, r0, #1
 80016ae:	4190      	sbcs	r0, r2
 80016b0:	0005      	movs	r5, r0
 80016b2:	433d      	orrs	r5, r7
 80016b4:	e651      	b.n	800135a <__aeabi_dadd+0x31a>
 80016b6:	000c      	movs	r4, r1
 80016b8:	2500      	movs	r5, #0
 80016ba:	2200      	movs	r2, #0
 80016bc:	e558      	b.n	8001170 <__aeabi_dadd+0x130>
 80016be:	4460      	add	r0, ip
 80016c0:	4560      	cmp	r0, ip
 80016c2:	4192      	sbcs	r2, r2
 80016c4:	4454      	add	r4, sl
 80016c6:	4252      	negs	r2, r2
 80016c8:	0005      	movs	r5, r0
 80016ca:	18a4      	adds	r4, r4, r2
 80016cc:	e73a      	b.n	8001544 <__aeabi_dadd+0x504>
 80016ce:	4653      	mov	r3, sl
 80016d0:	075a      	lsls	r2, r3, #29
 80016d2:	4663      	mov	r3, ip
 80016d4:	08d9      	lsrs	r1, r3, #3
 80016d6:	4653      	mov	r3, sl
 80016d8:	430a      	orrs	r2, r1
 80016da:	08dc      	lsrs	r4, r3, #3
 80016dc:	e67e      	b.n	80013dc <__aeabi_dadd+0x39c>
 80016de:	001a      	movs	r2, r3
 80016e0:	001c      	movs	r4, r3
 80016e2:	432a      	orrs	r2, r5
 80016e4:	d000      	beq.n	80016e8 <__aeabi_dadd+0x6a8>
 80016e6:	e6ab      	b.n	8001440 <__aeabi_dadd+0x400>
 80016e8:	e6c1      	b.n	800146e <__aeabi_dadd+0x42e>
 80016ea:	2120      	movs	r1, #32
 80016ec:	2500      	movs	r5, #0
 80016ee:	1a09      	subs	r1, r1, r0
 80016f0:	e519      	b.n	8001126 <__aeabi_dadd+0xe6>
 80016f2:	2200      	movs	r2, #0
 80016f4:	2500      	movs	r5, #0
 80016f6:	4c01      	ldr	r4, [pc, #4]	@ (80016fc <__aeabi_dadd+0x6bc>)
 80016f8:	e53a      	b.n	8001170 <__aeabi_dadd+0x130>
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	000007ff 	.word	0x000007ff
 8001700:	ff7fffff 	.word	0xff7fffff
 8001704:	000007fe 	.word	0x000007fe

08001708 <__aeabi_ddiv>:
 8001708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800170a:	46de      	mov	lr, fp
 800170c:	4645      	mov	r5, r8
 800170e:	4657      	mov	r7, sl
 8001710:	464e      	mov	r6, r9
 8001712:	b5e0      	push	{r5, r6, r7, lr}
 8001714:	b087      	sub	sp, #28
 8001716:	9200      	str	r2, [sp, #0]
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	030b      	lsls	r3, r1, #12
 800171c:	0b1b      	lsrs	r3, r3, #12
 800171e:	469b      	mov	fp, r3
 8001720:	0fca      	lsrs	r2, r1, #31
 8001722:	004b      	lsls	r3, r1, #1
 8001724:	0004      	movs	r4, r0
 8001726:	4680      	mov	r8, r0
 8001728:	0d5b      	lsrs	r3, r3, #21
 800172a:	9202      	str	r2, [sp, #8]
 800172c:	d100      	bne.n	8001730 <__aeabi_ddiv+0x28>
 800172e:	e16a      	b.n	8001a06 <__aeabi_ddiv+0x2fe>
 8001730:	4ad4      	ldr	r2, [pc, #848]	@ (8001a84 <__aeabi_ddiv+0x37c>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d100      	bne.n	8001738 <__aeabi_ddiv+0x30>
 8001736:	e18c      	b.n	8001a52 <__aeabi_ddiv+0x34a>
 8001738:	4659      	mov	r1, fp
 800173a:	0f42      	lsrs	r2, r0, #29
 800173c:	00c9      	lsls	r1, r1, #3
 800173e:	430a      	orrs	r2, r1
 8001740:	2180      	movs	r1, #128	@ 0x80
 8001742:	0409      	lsls	r1, r1, #16
 8001744:	4311      	orrs	r1, r2
 8001746:	00c2      	lsls	r2, r0, #3
 8001748:	4690      	mov	r8, r2
 800174a:	4acf      	ldr	r2, [pc, #828]	@ (8001a88 <__aeabi_ddiv+0x380>)
 800174c:	4689      	mov	r9, r1
 800174e:	4692      	mov	sl, r2
 8001750:	449a      	add	sl, r3
 8001752:	2300      	movs	r3, #0
 8001754:	2400      	movs	r4, #0
 8001756:	9303      	str	r3, [sp, #12]
 8001758:	9e00      	ldr	r6, [sp, #0]
 800175a:	9f01      	ldr	r7, [sp, #4]
 800175c:	033b      	lsls	r3, r7, #12
 800175e:	0b1b      	lsrs	r3, r3, #12
 8001760:	469b      	mov	fp, r3
 8001762:	007b      	lsls	r3, r7, #1
 8001764:	0030      	movs	r0, r6
 8001766:	0d5b      	lsrs	r3, r3, #21
 8001768:	0ffd      	lsrs	r5, r7, #31
 800176a:	2b00      	cmp	r3, #0
 800176c:	d100      	bne.n	8001770 <__aeabi_ddiv+0x68>
 800176e:	e128      	b.n	80019c2 <__aeabi_ddiv+0x2ba>
 8001770:	4ac4      	ldr	r2, [pc, #784]	@ (8001a84 <__aeabi_ddiv+0x37c>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d100      	bne.n	8001778 <__aeabi_ddiv+0x70>
 8001776:	e177      	b.n	8001a68 <__aeabi_ddiv+0x360>
 8001778:	4659      	mov	r1, fp
 800177a:	0f72      	lsrs	r2, r6, #29
 800177c:	00c9      	lsls	r1, r1, #3
 800177e:	430a      	orrs	r2, r1
 8001780:	2180      	movs	r1, #128	@ 0x80
 8001782:	0409      	lsls	r1, r1, #16
 8001784:	4311      	orrs	r1, r2
 8001786:	468b      	mov	fp, r1
 8001788:	49bf      	ldr	r1, [pc, #764]	@ (8001a88 <__aeabi_ddiv+0x380>)
 800178a:	00f2      	lsls	r2, r6, #3
 800178c:	468c      	mov	ip, r1
 800178e:	4651      	mov	r1, sl
 8001790:	4463      	add	r3, ip
 8001792:	1acb      	subs	r3, r1, r3
 8001794:	469a      	mov	sl, r3
 8001796:	2300      	movs	r3, #0
 8001798:	9e02      	ldr	r6, [sp, #8]
 800179a:	406e      	eors	r6, r5
 800179c:	2c0f      	cmp	r4, #15
 800179e:	d827      	bhi.n	80017f0 <__aeabi_ddiv+0xe8>
 80017a0:	49ba      	ldr	r1, [pc, #744]	@ (8001a8c <__aeabi_ddiv+0x384>)
 80017a2:	00a4      	lsls	r4, r4, #2
 80017a4:	5909      	ldr	r1, [r1, r4]
 80017a6:	468f      	mov	pc, r1
 80017a8:	46cb      	mov	fp, r9
 80017aa:	4642      	mov	r2, r8
 80017ac:	9e02      	ldr	r6, [sp, #8]
 80017ae:	9b03      	ldr	r3, [sp, #12]
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d016      	beq.n	80017e2 <__aeabi_ddiv+0xda>
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d100      	bne.n	80017ba <__aeabi_ddiv+0xb2>
 80017b8:	e2a6      	b.n	8001d08 <__aeabi_ddiv+0x600>
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d000      	beq.n	80017c0 <__aeabi_ddiv+0xb8>
 80017be:	e0df      	b.n	8001980 <__aeabi_ddiv+0x278>
 80017c0:	2200      	movs	r2, #0
 80017c2:	2300      	movs	r3, #0
 80017c4:	2400      	movs	r4, #0
 80017c6:	4690      	mov	r8, r2
 80017c8:	051b      	lsls	r3, r3, #20
 80017ca:	4323      	orrs	r3, r4
 80017cc:	07f6      	lsls	r6, r6, #31
 80017ce:	4333      	orrs	r3, r6
 80017d0:	4640      	mov	r0, r8
 80017d2:	0019      	movs	r1, r3
 80017d4:	b007      	add	sp, #28
 80017d6:	bcf0      	pop	{r4, r5, r6, r7}
 80017d8:	46bb      	mov	fp, r7
 80017da:	46b2      	mov	sl, r6
 80017dc:	46a9      	mov	r9, r5
 80017de:	46a0      	mov	r8, r4
 80017e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017e2:	2200      	movs	r2, #0
 80017e4:	2400      	movs	r4, #0
 80017e6:	4690      	mov	r8, r2
 80017e8:	4ba6      	ldr	r3, [pc, #664]	@ (8001a84 <__aeabi_ddiv+0x37c>)
 80017ea:	e7ed      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 80017ec:	002e      	movs	r6, r5
 80017ee:	e7df      	b.n	80017b0 <__aeabi_ddiv+0xa8>
 80017f0:	45cb      	cmp	fp, r9
 80017f2:	d200      	bcs.n	80017f6 <__aeabi_ddiv+0xee>
 80017f4:	e1d4      	b.n	8001ba0 <__aeabi_ddiv+0x498>
 80017f6:	d100      	bne.n	80017fa <__aeabi_ddiv+0xf2>
 80017f8:	e1cf      	b.n	8001b9a <__aeabi_ddiv+0x492>
 80017fa:	2301      	movs	r3, #1
 80017fc:	425b      	negs	r3, r3
 80017fe:	469c      	mov	ip, r3
 8001800:	4644      	mov	r4, r8
 8001802:	4648      	mov	r0, r9
 8001804:	2700      	movs	r7, #0
 8001806:	44e2      	add	sl, ip
 8001808:	465b      	mov	r3, fp
 800180a:	0e15      	lsrs	r5, r2, #24
 800180c:	021b      	lsls	r3, r3, #8
 800180e:	431d      	orrs	r5, r3
 8001810:	0c19      	lsrs	r1, r3, #16
 8001812:	042b      	lsls	r3, r5, #16
 8001814:	0212      	lsls	r2, r2, #8
 8001816:	9500      	str	r5, [sp, #0]
 8001818:	0c1d      	lsrs	r5, r3, #16
 800181a:	4691      	mov	r9, r2
 800181c:	9102      	str	r1, [sp, #8]
 800181e:	9503      	str	r5, [sp, #12]
 8001820:	f7fe fd14 	bl	800024c <__aeabi_uidivmod>
 8001824:	0002      	movs	r2, r0
 8001826:	436a      	muls	r2, r5
 8001828:	040b      	lsls	r3, r1, #16
 800182a:	0c21      	lsrs	r1, r4, #16
 800182c:	4680      	mov	r8, r0
 800182e:	4319      	orrs	r1, r3
 8001830:	428a      	cmp	r2, r1
 8001832:	d909      	bls.n	8001848 <__aeabi_ddiv+0x140>
 8001834:	9d00      	ldr	r5, [sp, #0]
 8001836:	2301      	movs	r3, #1
 8001838:	46ac      	mov	ip, r5
 800183a:	425b      	negs	r3, r3
 800183c:	4461      	add	r1, ip
 800183e:	469c      	mov	ip, r3
 8001840:	44e0      	add	r8, ip
 8001842:	428d      	cmp	r5, r1
 8001844:	d800      	bhi.n	8001848 <__aeabi_ddiv+0x140>
 8001846:	e1fb      	b.n	8001c40 <__aeabi_ddiv+0x538>
 8001848:	1a88      	subs	r0, r1, r2
 800184a:	9902      	ldr	r1, [sp, #8]
 800184c:	f7fe fcfe 	bl	800024c <__aeabi_uidivmod>
 8001850:	9a03      	ldr	r2, [sp, #12]
 8001852:	0424      	lsls	r4, r4, #16
 8001854:	4342      	muls	r2, r0
 8001856:	0409      	lsls	r1, r1, #16
 8001858:	0c24      	lsrs	r4, r4, #16
 800185a:	0003      	movs	r3, r0
 800185c:	430c      	orrs	r4, r1
 800185e:	42a2      	cmp	r2, r4
 8001860:	d906      	bls.n	8001870 <__aeabi_ddiv+0x168>
 8001862:	9900      	ldr	r1, [sp, #0]
 8001864:	3b01      	subs	r3, #1
 8001866:	468c      	mov	ip, r1
 8001868:	4464      	add	r4, ip
 800186a:	42a1      	cmp	r1, r4
 800186c:	d800      	bhi.n	8001870 <__aeabi_ddiv+0x168>
 800186e:	e1e1      	b.n	8001c34 <__aeabi_ddiv+0x52c>
 8001870:	1aa0      	subs	r0, r4, r2
 8001872:	4642      	mov	r2, r8
 8001874:	0412      	lsls	r2, r2, #16
 8001876:	431a      	orrs	r2, r3
 8001878:	4693      	mov	fp, r2
 800187a:	464b      	mov	r3, r9
 800187c:	4659      	mov	r1, fp
 800187e:	0c1b      	lsrs	r3, r3, #16
 8001880:	001d      	movs	r5, r3
 8001882:	9304      	str	r3, [sp, #16]
 8001884:	040b      	lsls	r3, r1, #16
 8001886:	4649      	mov	r1, r9
 8001888:	0409      	lsls	r1, r1, #16
 800188a:	0c09      	lsrs	r1, r1, #16
 800188c:	000c      	movs	r4, r1
 800188e:	0c1b      	lsrs	r3, r3, #16
 8001890:	435c      	muls	r4, r3
 8001892:	0c12      	lsrs	r2, r2, #16
 8001894:	436b      	muls	r3, r5
 8001896:	4688      	mov	r8, r1
 8001898:	4351      	muls	r1, r2
 800189a:	436a      	muls	r2, r5
 800189c:	0c25      	lsrs	r5, r4, #16
 800189e:	46ac      	mov	ip, r5
 80018a0:	185b      	adds	r3, r3, r1
 80018a2:	4463      	add	r3, ip
 80018a4:	4299      	cmp	r1, r3
 80018a6:	d903      	bls.n	80018b0 <__aeabi_ddiv+0x1a8>
 80018a8:	2180      	movs	r1, #128	@ 0x80
 80018aa:	0249      	lsls	r1, r1, #9
 80018ac:	468c      	mov	ip, r1
 80018ae:	4462      	add	r2, ip
 80018b0:	0c19      	lsrs	r1, r3, #16
 80018b2:	0424      	lsls	r4, r4, #16
 80018b4:	041b      	lsls	r3, r3, #16
 80018b6:	0c24      	lsrs	r4, r4, #16
 80018b8:	188a      	adds	r2, r1, r2
 80018ba:	191c      	adds	r4, r3, r4
 80018bc:	4290      	cmp	r0, r2
 80018be:	d302      	bcc.n	80018c6 <__aeabi_ddiv+0x1be>
 80018c0:	d116      	bne.n	80018f0 <__aeabi_ddiv+0x1e8>
 80018c2:	42a7      	cmp	r7, r4
 80018c4:	d214      	bcs.n	80018f0 <__aeabi_ddiv+0x1e8>
 80018c6:	465b      	mov	r3, fp
 80018c8:	9d00      	ldr	r5, [sp, #0]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	444f      	add	r7, r9
 80018ce:	9305      	str	r3, [sp, #20]
 80018d0:	454f      	cmp	r7, r9
 80018d2:	419b      	sbcs	r3, r3
 80018d4:	46ac      	mov	ip, r5
 80018d6:	425b      	negs	r3, r3
 80018d8:	4463      	add	r3, ip
 80018da:	18c0      	adds	r0, r0, r3
 80018dc:	4285      	cmp	r5, r0
 80018de:	d300      	bcc.n	80018e2 <__aeabi_ddiv+0x1da>
 80018e0:	e1a1      	b.n	8001c26 <__aeabi_ddiv+0x51e>
 80018e2:	4282      	cmp	r2, r0
 80018e4:	d900      	bls.n	80018e8 <__aeabi_ddiv+0x1e0>
 80018e6:	e1f6      	b.n	8001cd6 <__aeabi_ddiv+0x5ce>
 80018e8:	d100      	bne.n	80018ec <__aeabi_ddiv+0x1e4>
 80018ea:	e1f1      	b.n	8001cd0 <__aeabi_ddiv+0x5c8>
 80018ec:	9b05      	ldr	r3, [sp, #20]
 80018ee:	469b      	mov	fp, r3
 80018f0:	1b3c      	subs	r4, r7, r4
 80018f2:	42a7      	cmp	r7, r4
 80018f4:	41bf      	sbcs	r7, r7
 80018f6:	9d00      	ldr	r5, [sp, #0]
 80018f8:	1a80      	subs	r0, r0, r2
 80018fa:	427f      	negs	r7, r7
 80018fc:	1bc0      	subs	r0, r0, r7
 80018fe:	4285      	cmp	r5, r0
 8001900:	d100      	bne.n	8001904 <__aeabi_ddiv+0x1fc>
 8001902:	e1d0      	b.n	8001ca6 <__aeabi_ddiv+0x59e>
 8001904:	9902      	ldr	r1, [sp, #8]
 8001906:	f7fe fca1 	bl	800024c <__aeabi_uidivmod>
 800190a:	9a03      	ldr	r2, [sp, #12]
 800190c:	040b      	lsls	r3, r1, #16
 800190e:	4342      	muls	r2, r0
 8001910:	0c21      	lsrs	r1, r4, #16
 8001912:	0007      	movs	r7, r0
 8001914:	4319      	orrs	r1, r3
 8001916:	428a      	cmp	r2, r1
 8001918:	d900      	bls.n	800191c <__aeabi_ddiv+0x214>
 800191a:	e178      	b.n	8001c0e <__aeabi_ddiv+0x506>
 800191c:	1a88      	subs	r0, r1, r2
 800191e:	9902      	ldr	r1, [sp, #8]
 8001920:	f7fe fc94 	bl	800024c <__aeabi_uidivmod>
 8001924:	9a03      	ldr	r2, [sp, #12]
 8001926:	0424      	lsls	r4, r4, #16
 8001928:	4342      	muls	r2, r0
 800192a:	0409      	lsls	r1, r1, #16
 800192c:	0c24      	lsrs	r4, r4, #16
 800192e:	0003      	movs	r3, r0
 8001930:	430c      	orrs	r4, r1
 8001932:	42a2      	cmp	r2, r4
 8001934:	d900      	bls.n	8001938 <__aeabi_ddiv+0x230>
 8001936:	e15d      	b.n	8001bf4 <__aeabi_ddiv+0x4ec>
 8001938:	4641      	mov	r1, r8
 800193a:	1aa4      	subs	r4, r4, r2
 800193c:	043a      	lsls	r2, r7, #16
 800193e:	431a      	orrs	r2, r3
 8001940:	9d04      	ldr	r5, [sp, #16]
 8001942:	0413      	lsls	r3, r2, #16
 8001944:	0c1b      	lsrs	r3, r3, #16
 8001946:	4359      	muls	r1, r3
 8001948:	4647      	mov	r7, r8
 800194a:	436b      	muls	r3, r5
 800194c:	469c      	mov	ip, r3
 800194e:	0c10      	lsrs	r0, r2, #16
 8001950:	4347      	muls	r7, r0
 8001952:	0c0b      	lsrs	r3, r1, #16
 8001954:	44bc      	add	ip, r7
 8001956:	4463      	add	r3, ip
 8001958:	4368      	muls	r0, r5
 800195a:	429f      	cmp	r7, r3
 800195c:	d903      	bls.n	8001966 <__aeabi_ddiv+0x25e>
 800195e:	2580      	movs	r5, #128	@ 0x80
 8001960:	026d      	lsls	r5, r5, #9
 8001962:	46ac      	mov	ip, r5
 8001964:	4460      	add	r0, ip
 8001966:	0c1f      	lsrs	r7, r3, #16
 8001968:	0409      	lsls	r1, r1, #16
 800196a:	041b      	lsls	r3, r3, #16
 800196c:	0c09      	lsrs	r1, r1, #16
 800196e:	183f      	adds	r7, r7, r0
 8001970:	185b      	adds	r3, r3, r1
 8001972:	42bc      	cmp	r4, r7
 8001974:	d200      	bcs.n	8001978 <__aeabi_ddiv+0x270>
 8001976:	e102      	b.n	8001b7e <__aeabi_ddiv+0x476>
 8001978:	d100      	bne.n	800197c <__aeabi_ddiv+0x274>
 800197a:	e0fd      	b.n	8001b78 <__aeabi_ddiv+0x470>
 800197c:	2301      	movs	r3, #1
 800197e:	431a      	orrs	r2, r3
 8001980:	4b43      	ldr	r3, [pc, #268]	@ (8001a90 <__aeabi_ddiv+0x388>)
 8001982:	4453      	add	r3, sl
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_ddiv+0x282>
 8001988:	e0ae      	b.n	8001ae8 <__aeabi_ddiv+0x3e0>
 800198a:	0751      	lsls	r1, r2, #29
 800198c:	d000      	beq.n	8001990 <__aeabi_ddiv+0x288>
 800198e:	e198      	b.n	8001cc2 <__aeabi_ddiv+0x5ba>
 8001990:	4659      	mov	r1, fp
 8001992:	01c9      	lsls	r1, r1, #7
 8001994:	d506      	bpl.n	80019a4 <__aeabi_ddiv+0x29c>
 8001996:	4659      	mov	r1, fp
 8001998:	4b3e      	ldr	r3, [pc, #248]	@ (8001a94 <__aeabi_ddiv+0x38c>)
 800199a:	4019      	ands	r1, r3
 800199c:	2380      	movs	r3, #128	@ 0x80
 800199e:	468b      	mov	fp, r1
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	4453      	add	r3, sl
 80019a4:	493c      	ldr	r1, [pc, #240]	@ (8001a98 <__aeabi_ddiv+0x390>)
 80019a6:	428b      	cmp	r3, r1
 80019a8:	dd00      	ble.n	80019ac <__aeabi_ddiv+0x2a4>
 80019aa:	e71a      	b.n	80017e2 <__aeabi_ddiv+0xda>
 80019ac:	4659      	mov	r1, fp
 80019ae:	08d2      	lsrs	r2, r2, #3
 80019b0:	0749      	lsls	r1, r1, #29
 80019b2:	4311      	orrs	r1, r2
 80019b4:	465a      	mov	r2, fp
 80019b6:	055b      	lsls	r3, r3, #21
 80019b8:	0254      	lsls	r4, r2, #9
 80019ba:	4688      	mov	r8, r1
 80019bc:	0b24      	lsrs	r4, r4, #12
 80019be:	0d5b      	lsrs	r3, r3, #21
 80019c0:	e702      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 80019c2:	465a      	mov	r2, fp
 80019c4:	9b00      	ldr	r3, [sp, #0]
 80019c6:	431a      	orrs	r2, r3
 80019c8:	d100      	bne.n	80019cc <__aeabi_ddiv+0x2c4>
 80019ca:	e07e      	b.n	8001aca <__aeabi_ddiv+0x3c2>
 80019cc:	465b      	mov	r3, fp
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d100      	bne.n	80019d4 <__aeabi_ddiv+0x2cc>
 80019d2:	e100      	b.n	8001bd6 <__aeabi_ddiv+0x4ce>
 80019d4:	4658      	mov	r0, fp
 80019d6:	f001 fabb 	bl	8002f50 <__clzsi2>
 80019da:	0002      	movs	r2, r0
 80019dc:	0003      	movs	r3, r0
 80019de:	3a0b      	subs	r2, #11
 80019e0:	271d      	movs	r7, #29
 80019e2:	9e00      	ldr	r6, [sp, #0]
 80019e4:	1aba      	subs	r2, r7, r2
 80019e6:	0019      	movs	r1, r3
 80019e8:	4658      	mov	r0, fp
 80019ea:	40d6      	lsrs	r6, r2
 80019ec:	3908      	subs	r1, #8
 80019ee:	4088      	lsls	r0, r1
 80019f0:	0032      	movs	r2, r6
 80019f2:	4302      	orrs	r2, r0
 80019f4:	4693      	mov	fp, r2
 80019f6:	9a00      	ldr	r2, [sp, #0]
 80019f8:	408a      	lsls	r2, r1
 80019fa:	4928      	ldr	r1, [pc, #160]	@ (8001a9c <__aeabi_ddiv+0x394>)
 80019fc:	4453      	add	r3, sl
 80019fe:	468a      	mov	sl, r1
 8001a00:	449a      	add	sl, r3
 8001a02:	2300      	movs	r3, #0
 8001a04:	e6c8      	b.n	8001798 <__aeabi_ddiv+0x90>
 8001a06:	465b      	mov	r3, fp
 8001a08:	4303      	orrs	r3, r0
 8001a0a:	4699      	mov	r9, r3
 8001a0c:	d056      	beq.n	8001abc <__aeabi_ddiv+0x3b4>
 8001a0e:	465b      	mov	r3, fp
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d100      	bne.n	8001a16 <__aeabi_ddiv+0x30e>
 8001a14:	e0cd      	b.n	8001bb2 <__aeabi_ddiv+0x4aa>
 8001a16:	4658      	mov	r0, fp
 8001a18:	f001 fa9a 	bl	8002f50 <__clzsi2>
 8001a1c:	230b      	movs	r3, #11
 8001a1e:	425b      	negs	r3, r3
 8001a20:	469c      	mov	ip, r3
 8001a22:	0002      	movs	r2, r0
 8001a24:	4484      	add	ip, r0
 8001a26:	4666      	mov	r6, ip
 8001a28:	231d      	movs	r3, #29
 8001a2a:	1b9b      	subs	r3, r3, r6
 8001a2c:	0026      	movs	r6, r4
 8001a2e:	0011      	movs	r1, r2
 8001a30:	4658      	mov	r0, fp
 8001a32:	40de      	lsrs	r6, r3
 8001a34:	3908      	subs	r1, #8
 8001a36:	4088      	lsls	r0, r1
 8001a38:	0033      	movs	r3, r6
 8001a3a:	4303      	orrs	r3, r0
 8001a3c:	4699      	mov	r9, r3
 8001a3e:	0023      	movs	r3, r4
 8001a40:	408b      	lsls	r3, r1
 8001a42:	4698      	mov	r8, r3
 8001a44:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <__aeabi_ddiv+0x398>)
 8001a46:	2400      	movs	r4, #0
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	469a      	mov	sl, r3
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	9303      	str	r3, [sp, #12]
 8001a50:	e682      	b.n	8001758 <__aeabi_ddiv+0x50>
 8001a52:	465a      	mov	r2, fp
 8001a54:	4302      	orrs	r2, r0
 8001a56:	4691      	mov	r9, r2
 8001a58:	d12a      	bne.n	8001ab0 <__aeabi_ddiv+0x3a8>
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	469a      	mov	sl, r3
 8001a5e:	2302      	movs	r3, #2
 8001a60:	4690      	mov	r8, r2
 8001a62:	2408      	movs	r4, #8
 8001a64:	9303      	str	r3, [sp, #12]
 8001a66:	e677      	b.n	8001758 <__aeabi_ddiv+0x50>
 8001a68:	465a      	mov	r2, fp
 8001a6a:	9b00      	ldr	r3, [sp, #0]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <__aeabi_ddiv+0x39c>)
 8001a70:	469c      	mov	ip, r3
 8001a72:	44e2      	add	sl, ip
 8001a74:	2a00      	cmp	r2, #0
 8001a76:	d117      	bne.n	8001aa8 <__aeabi_ddiv+0x3a0>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	431c      	orrs	r4, r3
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	469b      	mov	fp, r3
 8001a80:	3302      	adds	r3, #2
 8001a82:	e689      	b.n	8001798 <__aeabi_ddiv+0x90>
 8001a84:	000007ff 	.word	0x000007ff
 8001a88:	fffffc01 	.word	0xfffffc01
 8001a8c:	0800bdd8 	.word	0x0800bdd8
 8001a90:	000003ff 	.word	0x000003ff
 8001a94:	feffffff 	.word	0xfeffffff
 8001a98:	000007fe 	.word	0x000007fe
 8001a9c:	000003f3 	.word	0x000003f3
 8001aa0:	fffffc0d 	.word	0xfffffc0d
 8001aa4:	fffff801 	.word	0xfffff801
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	0032      	movs	r2, r6
 8001aac:	431c      	orrs	r4, r3
 8001aae:	e673      	b.n	8001798 <__aeabi_ddiv+0x90>
 8001ab0:	469a      	mov	sl, r3
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	46d9      	mov	r9, fp
 8001ab6:	240c      	movs	r4, #12
 8001ab8:	9303      	str	r3, [sp, #12]
 8001aba:	e64d      	b.n	8001758 <__aeabi_ddiv+0x50>
 8001abc:	2300      	movs	r3, #0
 8001abe:	4698      	mov	r8, r3
 8001ac0:	469a      	mov	sl, r3
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	2404      	movs	r4, #4
 8001ac6:	9303      	str	r3, [sp, #12]
 8001ac8:	e646      	b.n	8001758 <__aeabi_ddiv+0x50>
 8001aca:	2301      	movs	r3, #1
 8001acc:	431c      	orrs	r4, r3
 8001ace:	2300      	movs	r3, #0
 8001ad0:	469b      	mov	fp, r3
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	e660      	b.n	8001798 <__aeabi_ddiv+0x90>
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	2480      	movs	r4, #128	@ 0x80
 8001ada:	4698      	mov	r8, r3
 8001adc:	2600      	movs	r6, #0
 8001ade:	4b92      	ldr	r3, [pc, #584]	@ (8001d28 <__aeabi_ddiv+0x620>)
 8001ae0:	0324      	lsls	r4, r4, #12
 8001ae2:	e671      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4252      	negs	r2, r2
 8001ae8:	2101      	movs	r1, #1
 8001aea:	1ac9      	subs	r1, r1, r3
 8001aec:	2938      	cmp	r1, #56	@ 0x38
 8001aee:	dd00      	ble.n	8001af2 <__aeabi_ddiv+0x3ea>
 8001af0:	e666      	b.n	80017c0 <__aeabi_ddiv+0xb8>
 8001af2:	291f      	cmp	r1, #31
 8001af4:	dc00      	bgt.n	8001af8 <__aeabi_ddiv+0x3f0>
 8001af6:	e0ab      	b.n	8001c50 <__aeabi_ddiv+0x548>
 8001af8:	201f      	movs	r0, #31
 8001afa:	4240      	negs	r0, r0
 8001afc:	1ac3      	subs	r3, r0, r3
 8001afe:	4658      	mov	r0, fp
 8001b00:	40d8      	lsrs	r0, r3
 8001b02:	0003      	movs	r3, r0
 8001b04:	2920      	cmp	r1, #32
 8001b06:	d004      	beq.n	8001b12 <__aeabi_ddiv+0x40a>
 8001b08:	4658      	mov	r0, fp
 8001b0a:	4988      	ldr	r1, [pc, #544]	@ (8001d2c <__aeabi_ddiv+0x624>)
 8001b0c:	4451      	add	r1, sl
 8001b0e:	4088      	lsls	r0, r1
 8001b10:	4302      	orrs	r2, r0
 8001b12:	1e51      	subs	r1, r2, #1
 8001b14:	418a      	sbcs	r2, r1
 8001b16:	431a      	orrs	r2, r3
 8001b18:	2307      	movs	r3, #7
 8001b1a:	0019      	movs	r1, r3
 8001b1c:	2400      	movs	r4, #0
 8001b1e:	4011      	ands	r1, r2
 8001b20:	4213      	tst	r3, r2
 8001b22:	d00c      	beq.n	8001b3e <__aeabi_ddiv+0x436>
 8001b24:	230f      	movs	r3, #15
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_ddiv+0x426>
 8001b2c:	e0f9      	b.n	8001d22 <__aeabi_ddiv+0x61a>
 8001b2e:	1d11      	adds	r1, r2, #4
 8001b30:	4291      	cmp	r1, r2
 8001b32:	419b      	sbcs	r3, r3
 8001b34:	000a      	movs	r2, r1
 8001b36:	425b      	negs	r3, r3
 8001b38:	0759      	lsls	r1, r3, #29
 8001b3a:	025b      	lsls	r3, r3, #9
 8001b3c:	0b1c      	lsrs	r4, r3, #12
 8001b3e:	08d2      	lsrs	r2, r2, #3
 8001b40:	430a      	orrs	r2, r1
 8001b42:	4690      	mov	r8, r2
 8001b44:	2300      	movs	r3, #0
 8001b46:	e63f      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001b48:	2480      	movs	r4, #128	@ 0x80
 8001b4a:	464b      	mov	r3, r9
 8001b4c:	0324      	lsls	r4, r4, #12
 8001b4e:	4223      	tst	r3, r4
 8001b50:	d009      	beq.n	8001b66 <__aeabi_ddiv+0x45e>
 8001b52:	465b      	mov	r3, fp
 8001b54:	4223      	tst	r3, r4
 8001b56:	d106      	bne.n	8001b66 <__aeabi_ddiv+0x45e>
 8001b58:	431c      	orrs	r4, r3
 8001b5a:	0324      	lsls	r4, r4, #12
 8001b5c:	002e      	movs	r6, r5
 8001b5e:	4690      	mov	r8, r2
 8001b60:	4b71      	ldr	r3, [pc, #452]	@ (8001d28 <__aeabi_ddiv+0x620>)
 8001b62:	0b24      	lsrs	r4, r4, #12
 8001b64:	e630      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001b66:	2480      	movs	r4, #128	@ 0x80
 8001b68:	464b      	mov	r3, r9
 8001b6a:	0324      	lsls	r4, r4, #12
 8001b6c:	431c      	orrs	r4, r3
 8001b6e:	0324      	lsls	r4, r4, #12
 8001b70:	9e02      	ldr	r6, [sp, #8]
 8001b72:	4b6d      	ldr	r3, [pc, #436]	@ (8001d28 <__aeabi_ddiv+0x620>)
 8001b74:	0b24      	lsrs	r4, r4, #12
 8001b76:	e627      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_ddiv+0x476>
 8001b7c:	e700      	b.n	8001980 <__aeabi_ddiv+0x278>
 8001b7e:	9800      	ldr	r0, [sp, #0]
 8001b80:	1e51      	subs	r1, r2, #1
 8001b82:	4684      	mov	ip, r0
 8001b84:	4464      	add	r4, ip
 8001b86:	4284      	cmp	r4, r0
 8001b88:	d200      	bcs.n	8001b8c <__aeabi_ddiv+0x484>
 8001b8a:	e084      	b.n	8001c96 <__aeabi_ddiv+0x58e>
 8001b8c:	42bc      	cmp	r4, r7
 8001b8e:	d200      	bcs.n	8001b92 <__aeabi_ddiv+0x48a>
 8001b90:	e0ae      	b.n	8001cf0 <__aeabi_ddiv+0x5e8>
 8001b92:	d100      	bne.n	8001b96 <__aeabi_ddiv+0x48e>
 8001b94:	e0c1      	b.n	8001d1a <__aeabi_ddiv+0x612>
 8001b96:	000a      	movs	r2, r1
 8001b98:	e6f0      	b.n	800197c <__aeabi_ddiv+0x274>
 8001b9a:	4542      	cmp	r2, r8
 8001b9c:	d900      	bls.n	8001ba0 <__aeabi_ddiv+0x498>
 8001b9e:	e62c      	b.n	80017fa <__aeabi_ddiv+0xf2>
 8001ba0:	464b      	mov	r3, r9
 8001ba2:	07dc      	lsls	r4, r3, #31
 8001ba4:	0858      	lsrs	r0, r3, #1
 8001ba6:	4643      	mov	r3, r8
 8001ba8:	085b      	lsrs	r3, r3, #1
 8001baa:	431c      	orrs	r4, r3
 8001bac:	4643      	mov	r3, r8
 8001bae:	07df      	lsls	r7, r3, #31
 8001bb0:	e62a      	b.n	8001808 <__aeabi_ddiv+0x100>
 8001bb2:	f001 f9cd 	bl	8002f50 <__clzsi2>
 8001bb6:	2315      	movs	r3, #21
 8001bb8:	469c      	mov	ip, r3
 8001bba:	4484      	add	ip, r0
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	4663      	mov	r3, ip
 8001bc0:	3220      	adds	r2, #32
 8001bc2:	2b1c      	cmp	r3, #28
 8001bc4:	dc00      	bgt.n	8001bc8 <__aeabi_ddiv+0x4c0>
 8001bc6:	e72e      	b.n	8001a26 <__aeabi_ddiv+0x31e>
 8001bc8:	0023      	movs	r3, r4
 8001bca:	3808      	subs	r0, #8
 8001bcc:	4083      	lsls	r3, r0
 8001bce:	4699      	mov	r9, r3
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	4698      	mov	r8, r3
 8001bd4:	e736      	b.n	8001a44 <__aeabi_ddiv+0x33c>
 8001bd6:	f001 f9bb 	bl	8002f50 <__clzsi2>
 8001bda:	0002      	movs	r2, r0
 8001bdc:	0003      	movs	r3, r0
 8001bde:	3215      	adds	r2, #21
 8001be0:	3320      	adds	r3, #32
 8001be2:	2a1c      	cmp	r2, #28
 8001be4:	dc00      	bgt.n	8001be8 <__aeabi_ddiv+0x4e0>
 8001be6:	e6fb      	b.n	80019e0 <__aeabi_ddiv+0x2d8>
 8001be8:	9900      	ldr	r1, [sp, #0]
 8001bea:	3808      	subs	r0, #8
 8001bec:	4081      	lsls	r1, r0
 8001bee:	2200      	movs	r2, #0
 8001bf0:	468b      	mov	fp, r1
 8001bf2:	e702      	b.n	80019fa <__aeabi_ddiv+0x2f2>
 8001bf4:	9900      	ldr	r1, [sp, #0]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	468c      	mov	ip, r1
 8001bfa:	4464      	add	r4, ip
 8001bfc:	42a1      	cmp	r1, r4
 8001bfe:	d900      	bls.n	8001c02 <__aeabi_ddiv+0x4fa>
 8001c00:	e69a      	b.n	8001938 <__aeabi_ddiv+0x230>
 8001c02:	42a2      	cmp	r2, r4
 8001c04:	d800      	bhi.n	8001c08 <__aeabi_ddiv+0x500>
 8001c06:	e697      	b.n	8001938 <__aeabi_ddiv+0x230>
 8001c08:	1e83      	subs	r3, r0, #2
 8001c0a:	4464      	add	r4, ip
 8001c0c:	e694      	b.n	8001938 <__aeabi_ddiv+0x230>
 8001c0e:	46ac      	mov	ip, r5
 8001c10:	4461      	add	r1, ip
 8001c12:	3f01      	subs	r7, #1
 8001c14:	428d      	cmp	r5, r1
 8001c16:	d900      	bls.n	8001c1a <__aeabi_ddiv+0x512>
 8001c18:	e680      	b.n	800191c <__aeabi_ddiv+0x214>
 8001c1a:	428a      	cmp	r2, r1
 8001c1c:	d800      	bhi.n	8001c20 <__aeabi_ddiv+0x518>
 8001c1e:	e67d      	b.n	800191c <__aeabi_ddiv+0x214>
 8001c20:	1e87      	subs	r7, r0, #2
 8001c22:	4461      	add	r1, ip
 8001c24:	e67a      	b.n	800191c <__aeabi_ddiv+0x214>
 8001c26:	4285      	cmp	r5, r0
 8001c28:	d000      	beq.n	8001c2c <__aeabi_ddiv+0x524>
 8001c2a:	e65f      	b.n	80018ec <__aeabi_ddiv+0x1e4>
 8001c2c:	45b9      	cmp	r9, r7
 8001c2e:	d900      	bls.n	8001c32 <__aeabi_ddiv+0x52a>
 8001c30:	e65c      	b.n	80018ec <__aeabi_ddiv+0x1e4>
 8001c32:	e656      	b.n	80018e2 <__aeabi_ddiv+0x1da>
 8001c34:	42a2      	cmp	r2, r4
 8001c36:	d800      	bhi.n	8001c3a <__aeabi_ddiv+0x532>
 8001c38:	e61a      	b.n	8001870 <__aeabi_ddiv+0x168>
 8001c3a:	1e83      	subs	r3, r0, #2
 8001c3c:	4464      	add	r4, ip
 8001c3e:	e617      	b.n	8001870 <__aeabi_ddiv+0x168>
 8001c40:	428a      	cmp	r2, r1
 8001c42:	d800      	bhi.n	8001c46 <__aeabi_ddiv+0x53e>
 8001c44:	e600      	b.n	8001848 <__aeabi_ddiv+0x140>
 8001c46:	46ac      	mov	ip, r5
 8001c48:	1e83      	subs	r3, r0, #2
 8001c4a:	4698      	mov	r8, r3
 8001c4c:	4461      	add	r1, ip
 8001c4e:	e5fb      	b.n	8001848 <__aeabi_ddiv+0x140>
 8001c50:	4837      	ldr	r0, [pc, #220]	@ (8001d30 <__aeabi_ddiv+0x628>)
 8001c52:	0014      	movs	r4, r2
 8001c54:	4450      	add	r0, sl
 8001c56:	4082      	lsls	r2, r0
 8001c58:	465b      	mov	r3, fp
 8001c5a:	0017      	movs	r7, r2
 8001c5c:	4083      	lsls	r3, r0
 8001c5e:	40cc      	lsrs	r4, r1
 8001c60:	1e7a      	subs	r2, r7, #1
 8001c62:	4197      	sbcs	r7, r2
 8001c64:	4323      	orrs	r3, r4
 8001c66:	433b      	orrs	r3, r7
 8001c68:	001a      	movs	r2, r3
 8001c6a:	465b      	mov	r3, fp
 8001c6c:	40cb      	lsrs	r3, r1
 8001c6e:	0751      	lsls	r1, r2, #29
 8001c70:	d009      	beq.n	8001c86 <__aeabi_ddiv+0x57e>
 8001c72:	210f      	movs	r1, #15
 8001c74:	4011      	ands	r1, r2
 8001c76:	2904      	cmp	r1, #4
 8001c78:	d005      	beq.n	8001c86 <__aeabi_ddiv+0x57e>
 8001c7a:	1d11      	adds	r1, r2, #4
 8001c7c:	4291      	cmp	r1, r2
 8001c7e:	4192      	sbcs	r2, r2
 8001c80:	4252      	negs	r2, r2
 8001c82:	189b      	adds	r3, r3, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	0219      	lsls	r1, r3, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_ddiv+0x584>
 8001c8a:	e755      	b.n	8001b38 <__aeabi_ddiv+0x430>
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2301      	movs	r3, #1
 8001c90:	2400      	movs	r4, #0
 8001c92:	4690      	mov	r8, r2
 8001c94:	e598      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001c96:	000a      	movs	r2, r1
 8001c98:	42bc      	cmp	r4, r7
 8001c9a:	d000      	beq.n	8001c9e <__aeabi_ddiv+0x596>
 8001c9c:	e66e      	b.n	800197c <__aeabi_ddiv+0x274>
 8001c9e:	454b      	cmp	r3, r9
 8001ca0:	d000      	beq.n	8001ca4 <__aeabi_ddiv+0x59c>
 8001ca2:	e66b      	b.n	800197c <__aeabi_ddiv+0x274>
 8001ca4:	e66c      	b.n	8001980 <__aeabi_ddiv+0x278>
 8001ca6:	4b23      	ldr	r3, [pc, #140]	@ (8001d34 <__aeabi_ddiv+0x62c>)
 8001ca8:	4a23      	ldr	r2, [pc, #140]	@ (8001d38 <__aeabi_ddiv+0x630>)
 8001caa:	4453      	add	r3, sl
 8001cac:	4592      	cmp	sl, r2
 8001cae:	da00      	bge.n	8001cb2 <__aeabi_ddiv+0x5aa>
 8001cb0:	e718      	b.n	8001ae4 <__aeabi_ddiv+0x3dc>
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	4249      	negs	r1, r1
 8001cb6:	1d0a      	adds	r2, r1, #4
 8001cb8:	428a      	cmp	r2, r1
 8001cba:	4189      	sbcs	r1, r1
 8001cbc:	4249      	negs	r1, r1
 8001cbe:	448b      	add	fp, r1
 8001cc0:	e666      	b.n	8001990 <__aeabi_ddiv+0x288>
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	4011      	ands	r1, r2
 8001cc6:	2904      	cmp	r1, #4
 8001cc8:	d100      	bne.n	8001ccc <__aeabi_ddiv+0x5c4>
 8001cca:	e661      	b.n	8001990 <__aeabi_ddiv+0x288>
 8001ccc:	0011      	movs	r1, r2
 8001cce:	e7f2      	b.n	8001cb6 <__aeabi_ddiv+0x5ae>
 8001cd0:	42bc      	cmp	r4, r7
 8001cd2:	d800      	bhi.n	8001cd6 <__aeabi_ddiv+0x5ce>
 8001cd4:	e60a      	b.n	80018ec <__aeabi_ddiv+0x1e4>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	425b      	negs	r3, r3
 8001cda:	469c      	mov	ip, r3
 8001cdc:	9900      	ldr	r1, [sp, #0]
 8001cde:	444f      	add	r7, r9
 8001ce0:	454f      	cmp	r7, r9
 8001ce2:	419b      	sbcs	r3, r3
 8001ce4:	44e3      	add	fp, ip
 8001ce6:	468c      	mov	ip, r1
 8001ce8:	425b      	negs	r3, r3
 8001cea:	4463      	add	r3, ip
 8001cec:	18c0      	adds	r0, r0, r3
 8001cee:	e5ff      	b.n	80018f0 <__aeabi_ddiv+0x1e8>
 8001cf0:	4649      	mov	r1, r9
 8001cf2:	9d00      	ldr	r5, [sp, #0]
 8001cf4:	0048      	lsls	r0, r1, #1
 8001cf6:	4548      	cmp	r0, r9
 8001cf8:	4189      	sbcs	r1, r1
 8001cfa:	46ac      	mov	ip, r5
 8001cfc:	4249      	negs	r1, r1
 8001cfe:	4461      	add	r1, ip
 8001d00:	4681      	mov	r9, r0
 8001d02:	3a02      	subs	r2, #2
 8001d04:	1864      	adds	r4, r4, r1
 8001d06:	e7c7      	b.n	8001c98 <__aeabi_ddiv+0x590>
 8001d08:	2480      	movs	r4, #128	@ 0x80
 8001d0a:	465b      	mov	r3, fp
 8001d0c:	0324      	lsls	r4, r4, #12
 8001d0e:	431c      	orrs	r4, r3
 8001d10:	0324      	lsls	r4, r4, #12
 8001d12:	4690      	mov	r8, r2
 8001d14:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <__aeabi_ddiv+0x620>)
 8001d16:	0b24      	lsrs	r4, r4, #12
 8001d18:	e556      	b.n	80017c8 <__aeabi_ddiv+0xc0>
 8001d1a:	4599      	cmp	r9, r3
 8001d1c:	d3e8      	bcc.n	8001cf0 <__aeabi_ddiv+0x5e8>
 8001d1e:	000a      	movs	r2, r1
 8001d20:	e7bd      	b.n	8001c9e <__aeabi_ddiv+0x596>
 8001d22:	2300      	movs	r3, #0
 8001d24:	e708      	b.n	8001b38 <__aeabi_ddiv+0x430>
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff
 8001d2c:	0000043e 	.word	0x0000043e
 8001d30:	0000041e 	.word	0x0000041e
 8001d34:	000003ff 	.word	0x000003ff
 8001d38:	fffffc02 	.word	0xfffffc02

08001d3c <__eqdf2>:
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3e:	4657      	mov	r7, sl
 8001d40:	46de      	mov	lr, fp
 8001d42:	464e      	mov	r6, r9
 8001d44:	4645      	mov	r5, r8
 8001d46:	b5e0      	push	{r5, r6, r7, lr}
 8001d48:	000d      	movs	r5, r1
 8001d4a:	0004      	movs	r4, r0
 8001d4c:	0fe8      	lsrs	r0, r5, #31
 8001d4e:	4683      	mov	fp, r0
 8001d50:	0309      	lsls	r1, r1, #12
 8001d52:	0fd8      	lsrs	r0, r3, #31
 8001d54:	0b09      	lsrs	r1, r1, #12
 8001d56:	4682      	mov	sl, r0
 8001d58:	4819      	ldr	r0, [pc, #100]	@ (8001dc0 <__eqdf2+0x84>)
 8001d5a:	468c      	mov	ip, r1
 8001d5c:	031f      	lsls	r7, r3, #12
 8001d5e:	0069      	lsls	r1, r5, #1
 8001d60:	005e      	lsls	r6, r3, #1
 8001d62:	0d49      	lsrs	r1, r1, #21
 8001d64:	0b3f      	lsrs	r7, r7, #12
 8001d66:	0d76      	lsrs	r6, r6, #21
 8001d68:	4281      	cmp	r1, r0
 8001d6a:	d018      	beq.n	8001d9e <__eqdf2+0x62>
 8001d6c:	4286      	cmp	r6, r0
 8001d6e:	d00f      	beq.n	8001d90 <__eqdf2+0x54>
 8001d70:	2001      	movs	r0, #1
 8001d72:	42b1      	cmp	r1, r6
 8001d74:	d10d      	bne.n	8001d92 <__eqdf2+0x56>
 8001d76:	45bc      	cmp	ip, r7
 8001d78:	d10b      	bne.n	8001d92 <__eqdf2+0x56>
 8001d7a:	4294      	cmp	r4, r2
 8001d7c:	d109      	bne.n	8001d92 <__eqdf2+0x56>
 8001d7e:	45d3      	cmp	fp, sl
 8001d80:	d01c      	beq.n	8001dbc <__eqdf2+0x80>
 8001d82:	2900      	cmp	r1, #0
 8001d84:	d105      	bne.n	8001d92 <__eqdf2+0x56>
 8001d86:	4660      	mov	r0, ip
 8001d88:	4320      	orrs	r0, r4
 8001d8a:	1e43      	subs	r3, r0, #1
 8001d8c:	4198      	sbcs	r0, r3
 8001d8e:	e000      	b.n	8001d92 <__eqdf2+0x56>
 8001d90:	2001      	movs	r0, #1
 8001d92:	bcf0      	pop	{r4, r5, r6, r7}
 8001d94:	46bb      	mov	fp, r7
 8001d96:	46b2      	mov	sl, r6
 8001d98:	46a9      	mov	r9, r5
 8001d9a:	46a0      	mov	r8, r4
 8001d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9e:	2001      	movs	r0, #1
 8001da0:	428e      	cmp	r6, r1
 8001da2:	d1f6      	bne.n	8001d92 <__eqdf2+0x56>
 8001da4:	4661      	mov	r1, ip
 8001da6:	4339      	orrs	r1, r7
 8001da8:	000f      	movs	r7, r1
 8001daa:	4317      	orrs	r7, r2
 8001dac:	4327      	orrs	r7, r4
 8001dae:	d1f0      	bne.n	8001d92 <__eqdf2+0x56>
 8001db0:	465b      	mov	r3, fp
 8001db2:	4652      	mov	r2, sl
 8001db4:	1a98      	subs	r0, r3, r2
 8001db6:	1e43      	subs	r3, r0, #1
 8001db8:	4198      	sbcs	r0, r3
 8001dba:	e7ea      	b.n	8001d92 <__eqdf2+0x56>
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	e7e8      	b.n	8001d92 <__eqdf2+0x56>
 8001dc0:	000007ff 	.word	0x000007ff

08001dc4 <__gedf2>:
 8001dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dc6:	4657      	mov	r7, sl
 8001dc8:	464e      	mov	r6, r9
 8001dca:	4645      	mov	r5, r8
 8001dcc:	46de      	mov	lr, fp
 8001dce:	b5e0      	push	{r5, r6, r7, lr}
 8001dd0:	000d      	movs	r5, r1
 8001dd2:	030f      	lsls	r7, r1, #12
 8001dd4:	0b39      	lsrs	r1, r7, #12
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	0004      	movs	r4, r0
 8001dda:	4680      	mov	r8, r0
 8001ddc:	9101      	str	r1, [sp, #4]
 8001dde:	0058      	lsls	r0, r3, #1
 8001de0:	0fe9      	lsrs	r1, r5, #31
 8001de2:	4f31      	ldr	r7, [pc, #196]	@ (8001ea8 <__gedf2+0xe4>)
 8001de4:	0d40      	lsrs	r0, r0, #21
 8001de6:	468c      	mov	ip, r1
 8001de8:	006e      	lsls	r6, r5, #1
 8001dea:	0319      	lsls	r1, r3, #12
 8001dec:	4682      	mov	sl, r0
 8001dee:	4691      	mov	r9, r2
 8001df0:	0d76      	lsrs	r6, r6, #21
 8001df2:	0b09      	lsrs	r1, r1, #12
 8001df4:	0fd8      	lsrs	r0, r3, #31
 8001df6:	42be      	cmp	r6, r7
 8001df8:	d01f      	beq.n	8001e3a <__gedf2+0x76>
 8001dfa:	45ba      	cmp	sl, r7
 8001dfc:	d00f      	beq.n	8001e1e <__gedf2+0x5a>
 8001dfe:	2e00      	cmp	r6, #0
 8001e00:	d12f      	bne.n	8001e62 <__gedf2+0x9e>
 8001e02:	4655      	mov	r5, sl
 8001e04:	9e01      	ldr	r6, [sp, #4]
 8001e06:	4334      	orrs	r4, r6
 8001e08:	2d00      	cmp	r5, #0
 8001e0a:	d127      	bne.n	8001e5c <__gedf2+0x98>
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	d03a      	beq.n	8001e86 <__gedf2+0xc2>
 8001e10:	2c00      	cmp	r4, #0
 8001e12:	d145      	bne.n	8001ea0 <__gedf2+0xdc>
 8001e14:	2800      	cmp	r0, #0
 8001e16:	d11a      	bne.n	8001e4e <__gedf2+0x8a>
 8001e18:	2001      	movs	r0, #1
 8001e1a:	4240      	negs	r0, r0
 8001e1c:	e017      	b.n	8001e4e <__gedf2+0x8a>
 8001e1e:	4311      	orrs	r1, r2
 8001e20:	d13b      	bne.n	8001e9a <__gedf2+0xd6>
 8001e22:	2e00      	cmp	r6, #0
 8001e24:	d102      	bne.n	8001e2c <__gedf2+0x68>
 8001e26:	9f01      	ldr	r7, [sp, #4]
 8001e28:	4327      	orrs	r7, r4
 8001e2a:	d0f3      	beq.n	8001e14 <__gedf2+0x50>
 8001e2c:	4584      	cmp	ip, r0
 8001e2e:	d109      	bne.n	8001e44 <__gedf2+0x80>
 8001e30:	4663      	mov	r3, ip
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d0f0      	beq.n	8001e18 <__gedf2+0x54>
 8001e36:	4660      	mov	r0, ip
 8001e38:	e009      	b.n	8001e4e <__gedf2+0x8a>
 8001e3a:	9f01      	ldr	r7, [sp, #4]
 8001e3c:	4327      	orrs	r7, r4
 8001e3e:	d12c      	bne.n	8001e9a <__gedf2+0xd6>
 8001e40:	45b2      	cmp	sl, r6
 8001e42:	d024      	beq.n	8001e8e <__gedf2+0xca>
 8001e44:	4663      	mov	r3, ip
 8001e46:	2002      	movs	r0, #2
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	4018      	ands	r0, r3
 8001e4c:	3801      	subs	r0, #1
 8001e4e:	b003      	add	sp, #12
 8001e50:	bcf0      	pop	{r4, r5, r6, r7}
 8001e52:	46bb      	mov	fp, r7
 8001e54:	46b2      	mov	sl, r6
 8001e56:	46a9      	mov	r9, r5
 8001e58:	46a0      	mov	r8, r4
 8001e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e5c:	2c00      	cmp	r4, #0
 8001e5e:	d0d9      	beq.n	8001e14 <__gedf2+0x50>
 8001e60:	e7e4      	b.n	8001e2c <__gedf2+0x68>
 8001e62:	4654      	mov	r4, sl
 8001e64:	2c00      	cmp	r4, #0
 8001e66:	d0ed      	beq.n	8001e44 <__gedf2+0x80>
 8001e68:	4584      	cmp	ip, r0
 8001e6a:	d1eb      	bne.n	8001e44 <__gedf2+0x80>
 8001e6c:	4556      	cmp	r6, sl
 8001e6e:	dce9      	bgt.n	8001e44 <__gedf2+0x80>
 8001e70:	dbde      	blt.n	8001e30 <__gedf2+0x6c>
 8001e72:	9b01      	ldr	r3, [sp, #4]
 8001e74:	428b      	cmp	r3, r1
 8001e76:	d8e5      	bhi.n	8001e44 <__gedf2+0x80>
 8001e78:	d1da      	bne.n	8001e30 <__gedf2+0x6c>
 8001e7a:	45c8      	cmp	r8, r9
 8001e7c:	d8e2      	bhi.n	8001e44 <__gedf2+0x80>
 8001e7e:	2000      	movs	r0, #0
 8001e80:	45c8      	cmp	r8, r9
 8001e82:	d2e4      	bcs.n	8001e4e <__gedf2+0x8a>
 8001e84:	e7d4      	b.n	8001e30 <__gedf2+0x6c>
 8001e86:	2000      	movs	r0, #0
 8001e88:	2c00      	cmp	r4, #0
 8001e8a:	d0e0      	beq.n	8001e4e <__gedf2+0x8a>
 8001e8c:	e7da      	b.n	8001e44 <__gedf2+0x80>
 8001e8e:	4311      	orrs	r1, r2
 8001e90:	d103      	bne.n	8001e9a <__gedf2+0xd6>
 8001e92:	4584      	cmp	ip, r0
 8001e94:	d1d6      	bne.n	8001e44 <__gedf2+0x80>
 8001e96:	2000      	movs	r0, #0
 8001e98:	e7d9      	b.n	8001e4e <__gedf2+0x8a>
 8001e9a:	2002      	movs	r0, #2
 8001e9c:	4240      	negs	r0, r0
 8001e9e:	e7d6      	b.n	8001e4e <__gedf2+0x8a>
 8001ea0:	4584      	cmp	ip, r0
 8001ea2:	d0e6      	beq.n	8001e72 <__gedf2+0xae>
 8001ea4:	e7ce      	b.n	8001e44 <__gedf2+0x80>
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	000007ff 	.word	0x000007ff

08001eac <__ledf2>:
 8001eac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eae:	4657      	mov	r7, sl
 8001eb0:	464e      	mov	r6, r9
 8001eb2:	4645      	mov	r5, r8
 8001eb4:	46de      	mov	lr, fp
 8001eb6:	b5e0      	push	{r5, r6, r7, lr}
 8001eb8:	000d      	movs	r5, r1
 8001eba:	030f      	lsls	r7, r1, #12
 8001ebc:	0004      	movs	r4, r0
 8001ebe:	4680      	mov	r8, r0
 8001ec0:	0fe8      	lsrs	r0, r5, #31
 8001ec2:	0b39      	lsrs	r1, r7, #12
 8001ec4:	4684      	mov	ip, r0
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	0058      	lsls	r0, r3, #1
 8001eca:	4f30      	ldr	r7, [pc, #192]	@ (8001f8c <__ledf2+0xe0>)
 8001ecc:	0d40      	lsrs	r0, r0, #21
 8001ece:	9101      	str	r1, [sp, #4]
 8001ed0:	031e      	lsls	r6, r3, #12
 8001ed2:	0069      	lsls	r1, r5, #1
 8001ed4:	4682      	mov	sl, r0
 8001ed6:	4691      	mov	r9, r2
 8001ed8:	0d49      	lsrs	r1, r1, #21
 8001eda:	0b36      	lsrs	r6, r6, #12
 8001edc:	0fd8      	lsrs	r0, r3, #31
 8001ede:	42b9      	cmp	r1, r7
 8001ee0:	d020      	beq.n	8001f24 <__ledf2+0x78>
 8001ee2:	45ba      	cmp	sl, r7
 8001ee4:	d00f      	beq.n	8001f06 <__ledf2+0x5a>
 8001ee6:	2900      	cmp	r1, #0
 8001ee8:	d12b      	bne.n	8001f42 <__ledf2+0x96>
 8001eea:	9901      	ldr	r1, [sp, #4]
 8001eec:	430c      	orrs	r4, r1
 8001eee:	4651      	mov	r1, sl
 8001ef0:	2900      	cmp	r1, #0
 8001ef2:	d137      	bne.n	8001f64 <__ledf2+0xb8>
 8001ef4:	4332      	orrs	r2, r6
 8001ef6:	d038      	beq.n	8001f6a <__ledf2+0xbe>
 8001ef8:	2c00      	cmp	r4, #0
 8001efa:	d144      	bne.n	8001f86 <__ledf2+0xda>
 8001efc:	2800      	cmp	r0, #0
 8001efe:	d119      	bne.n	8001f34 <__ledf2+0x88>
 8001f00:	2001      	movs	r0, #1
 8001f02:	4240      	negs	r0, r0
 8001f04:	e016      	b.n	8001f34 <__ledf2+0x88>
 8001f06:	4316      	orrs	r6, r2
 8001f08:	d113      	bne.n	8001f32 <__ledf2+0x86>
 8001f0a:	2900      	cmp	r1, #0
 8001f0c:	d102      	bne.n	8001f14 <__ledf2+0x68>
 8001f0e:	9f01      	ldr	r7, [sp, #4]
 8001f10:	4327      	orrs	r7, r4
 8001f12:	d0f3      	beq.n	8001efc <__ledf2+0x50>
 8001f14:	4584      	cmp	ip, r0
 8001f16:	d020      	beq.n	8001f5a <__ledf2+0xae>
 8001f18:	4663      	mov	r3, ip
 8001f1a:	2002      	movs	r0, #2
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	4018      	ands	r0, r3
 8001f20:	3801      	subs	r0, #1
 8001f22:	e007      	b.n	8001f34 <__ledf2+0x88>
 8001f24:	9f01      	ldr	r7, [sp, #4]
 8001f26:	4327      	orrs	r7, r4
 8001f28:	d103      	bne.n	8001f32 <__ledf2+0x86>
 8001f2a:	458a      	cmp	sl, r1
 8001f2c:	d1f4      	bne.n	8001f18 <__ledf2+0x6c>
 8001f2e:	4316      	orrs	r6, r2
 8001f30:	d01f      	beq.n	8001f72 <__ledf2+0xc6>
 8001f32:	2002      	movs	r0, #2
 8001f34:	b003      	add	sp, #12
 8001f36:	bcf0      	pop	{r4, r5, r6, r7}
 8001f38:	46bb      	mov	fp, r7
 8001f3a:	46b2      	mov	sl, r6
 8001f3c:	46a9      	mov	r9, r5
 8001f3e:	46a0      	mov	r8, r4
 8001f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f42:	4654      	mov	r4, sl
 8001f44:	2c00      	cmp	r4, #0
 8001f46:	d0e7      	beq.n	8001f18 <__ledf2+0x6c>
 8001f48:	4584      	cmp	ip, r0
 8001f4a:	d1e5      	bne.n	8001f18 <__ledf2+0x6c>
 8001f4c:	4551      	cmp	r1, sl
 8001f4e:	dce3      	bgt.n	8001f18 <__ledf2+0x6c>
 8001f50:	db03      	blt.n	8001f5a <__ledf2+0xae>
 8001f52:	9b01      	ldr	r3, [sp, #4]
 8001f54:	42b3      	cmp	r3, r6
 8001f56:	d8df      	bhi.n	8001f18 <__ledf2+0x6c>
 8001f58:	d00f      	beq.n	8001f7a <__ledf2+0xce>
 8001f5a:	4663      	mov	r3, ip
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0cf      	beq.n	8001f00 <__ledf2+0x54>
 8001f60:	4660      	mov	r0, ip
 8001f62:	e7e7      	b.n	8001f34 <__ledf2+0x88>
 8001f64:	2c00      	cmp	r4, #0
 8001f66:	d0c9      	beq.n	8001efc <__ledf2+0x50>
 8001f68:	e7d4      	b.n	8001f14 <__ledf2+0x68>
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	2c00      	cmp	r4, #0
 8001f6e:	d0e1      	beq.n	8001f34 <__ledf2+0x88>
 8001f70:	e7d2      	b.n	8001f18 <__ledf2+0x6c>
 8001f72:	4584      	cmp	ip, r0
 8001f74:	d1d0      	bne.n	8001f18 <__ledf2+0x6c>
 8001f76:	2000      	movs	r0, #0
 8001f78:	e7dc      	b.n	8001f34 <__ledf2+0x88>
 8001f7a:	45c8      	cmp	r8, r9
 8001f7c:	d8cc      	bhi.n	8001f18 <__ledf2+0x6c>
 8001f7e:	2000      	movs	r0, #0
 8001f80:	45c8      	cmp	r8, r9
 8001f82:	d2d7      	bcs.n	8001f34 <__ledf2+0x88>
 8001f84:	e7e9      	b.n	8001f5a <__ledf2+0xae>
 8001f86:	4584      	cmp	ip, r0
 8001f88:	d0e3      	beq.n	8001f52 <__ledf2+0xa6>
 8001f8a:	e7c5      	b.n	8001f18 <__ledf2+0x6c>
 8001f8c:	000007ff 	.word	0x000007ff

08001f90 <__aeabi_dmul>:
 8001f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f92:	4657      	mov	r7, sl
 8001f94:	46de      	mov	lr, fp
 8001f96:	464e      	mov	r6, r9
 8001f98:	4645      	mov	r5, r8
 8001f9a:	b5e0      	push	{r5, r6, r7, lr}
 8001f9c:	001f      	movs	r7, r3
 8001f9e:	030b      	lsls	r3, r1, #12
 8001fa0:	0b1b      	lsrs	r3, r3, #12
 8001fa2:	0016      	movs	r6, r2
 8001fa4:	469a      	mov	sl, r3
 8001fa6:	0fca      	lsrs	r2, r1, #31
 8001fa8:	004b      	lsls	r3, r1, #1
 8001faa:	0004      	movs	r4, r0
 8001fac:	4693      	mov	fp, r2
 8001fae:	b087      	sub	sp, #28
 8001fb0:	0d5b      	lsrs	r3, r3, #21
 8001fb2:	d100      	bne.n	8001fb6 <__aeabi_dmul+0x26>
 8001fb4:	e0d5      	b.n	8002162 <__aeabi_dmul+0x1d2>
 8001fb6:	4abb      	ldr	r2, [pc, #748]	@ (80022a4 <__aeabi_dmul+0x314>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d100      	bne.n	8001fbe <__aeabi_dmul+0x2e>
 8001fbc:	e0f8      	b.n	80021b0 <__aeabi_dmul+0x220>
 8001fbe:	4651      	mov	r1, sl
 8001fc0:	0f42      	lsrs	r2, r0, #29
 8001fc2:	00c9      	lsls	r1, r1, #3
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	2180      	movs	r1, #128	@ 0x80
 8001fc8:	0409      	lsls	r1, r1, #16
 8001fca:	4311      	orrs	r1, r2
 8001fcc:	00c2      	lsls	r2, r0, #3
 8001fce:	4691      	mov	r9, r2
 8001fd0:	4ab5      	ldr	r2, [pc, #724]	@ (80022a8 <__aeabi_dmul+0x318>)
 8001fd2:	468a      	mov	sl, r1
 8001fd4:	189d      	adds	r5, r3, r2
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	4698      	mov	r8, r3
 8001fda:	9302      	str	r3, [sp, #8]
 8001fdc:	033c      	lsls	r4, r7, #12
 8001fde:	007b      	lsls	r3, r7, #1
 8001fe0:	0ffa      	lsrs	r2, r7, #31
 8001fe2:	0030      	movs	r0, r6
 8001fe4:	0b24      	lsrs	r4, r4, #12
 8001fe6:	0d5b      	lsrs	r3, r3, #21
 8001fe8:	9200      	str	r2, [sp, #0]
 8001fea:	d100      	bne.n	8001fee <__aeabi_dmul+0x5e>
 8001fec:	e096      	b.n	800211c <__aeabi_dmul+0x18c>
 8001fee:	4aad      	ldr	r2, [pc, #692]	@ (80022a4 <__aeabi_dmul+0x314>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d031      	beq.n	8002058 <__aeabi_dmul+0xc8>
 8001ff4:	0f72      	lsrs	r2, r6, #29
 8001ff6:	00e4      	lsls	r4, r4, #3
 8001ff8:	4322      	orrs	r2, r4
 8001ffa:	2480      	movs	r4, #128	@ 0x80
 8001ffc:	0424      	lsls	r4, r4, #16
 8001ffe:	4314      	orrs	r4, r2
 8002000:	4aa9      	ldr	r2, [pc, #676]	@ (80022a8 <__aeabi_dmul+0x318>)
 8002002:	00f0      	lsls	r0, r6, #3
 8002004:	4694      	mov	ip, r2
 8002006:	4463      	add	r3, ip
 8002008:	195b      	adds	r3, r3, r5
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	9201      	str	r2, [sp, #4]
 800200e:	4642      	mov	r2, r8
 8002010:	2600      	movs	r6, #0
 8002012:	2a0a      	cmp	r2, #10
 8002014:	dc42      	bgt.n	800209c <__aeabi_dmul+0x10c>
 8002016:	465a      	mov	r2, fp
 8002018:	9900      	ldr	r1, [sp, #0]
 800201a:	404a      	eors	r2, r1
 800201c:	4693      	mov	fp, r2
 800201e:	4642      	mov	r2, r8
 8002020:	2a02      	cmp	r2, #2
 8002022:	dc32      	bgt.n	800208a <__aeabi_dmul+0xfa>
 8002024:	3a01      	subs	r2, #1
 8002026:	2a01      	cmp	r2, #1
 8002028:	d900      	bls.n	800202c <__aeabi_dmul+0x9c>
 800202a:	e149      	b.n	80022c0 <__aeabi_dmul+0x330>
 800202c:	2e02      	cmp	r6, #2
 800202e:	d100      	bne.n	8002032 <__aeabi_dmul+0xa2>
 8002030:	e0ca      	b.n	80021c8 <__aeabi_dmul+0x238>
 8002032:	2e01      	cmp	r6, #1
 8002034:	d13d      	bne.n	80020b2 <__aeabi_dmul+0x122>
 8002036:	2300      	movs	r3, #0
 8002038:	2400      	movs	r4, #0
 800203a:	2200      	movs	r2, #0
 800203c:	0010      	movs	r0, r2
 800203e:	465a      	mov	r2, fp
 8002040:	051b      	lsls	r3, r3, #20
 8002042:	4323      	orrs	r3, r4
 8002044:	07d2      	lsls	r2, r2, #31
 8002046:	4313      	orrs	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	b007      	add	sp, #28
 800204c:	bcf0      	pop	{r4, r5, r6, r7}
 800204e:	46bb      	mov	fp, r7
 8002050:	46b2      	mov	sl, r6
 8002052:	46a9      	mov	r9, r5
 8002054:	46a0      	mov	r8, r4
 8002056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002058:	4b92      	ldr	r3, [pc, #584]	@ (80022a4 <__aeabi_dmul+0x314>)
 800205a:	4326      	orrs	r6, r4
 800205c:	18eb      	adds	r3, r5, r3
 800205e:	2e00      	cmp	r6, #0
 8002060:	d100      	bne.n	8002064 <__aeabi_dmul+0xd4>
 8002062:	e0bb      	b.n	80021dc <__aeabi_dmul+0x24c>
 8002064:	2203      	movs	r2, #3
 8002066:	4641      	mov	r1, r8
 8002068:	4311      	orrs	r1, r2
 800206a:	465a      	mov	r2, fp
 800206c:	4688      	mov	r8, r1
 800206e:	9900      	ldr	r1, [sp, #0]
 8002070:	404a      	eors	r2, r1
 8002072:	2180      	movs	r1, #128	@ 0x80
 8002074:	0109      	lsls	r1, r1, #4
 8002076:	468c      	mov	ip, r1
 8002078:	0029      	movs	r1, r5
 800207a:	4461      	add	r1, ip
 800207c:	9101      	str	r1, [sp, #4]
 800207e:	4641      	mov	r1, r8
 8002080:	290a      	cmp	r1, #10
 8002082:	dd00      	ble.n	8002086 <__aeabi_dmul+0xf6>
 8002084:	e233      	b.n	80024ee <__aeabi_dmul+0x55e>
 8002086:	4693      	mov	fp, r2
 8002088:	2603      	movs	r6, #3
 800208a:	4642      	mov	r2, r8
 800208c:	2701      	movs	r7, #1
 800208e:	4097      	lsls	r7, r2
 8002090:	21a6      	movs	r1, #166	@ 0xa6
 8002092:	003a      	movs	r2, r7
 8002094:	00c9      	lsls	r1, r1, #3
 8002096:	400a      	ands	r2, r1
 8002098:	420f      	tst	r7, r1
 800209a:	d031      	beq.n	8002100 <__aeabi_dmul+0x170>
 800209c:	9e02      	ldr	r6, [sp, #8]
 800209e:	2e02      	cmp	r6, #2
 80020a0:	d100      	bne.n	80020a4 <__aeabi_dmul+0x114>
 80020a2:	e235      	b.n	8002510 <__aeabi_dmul+0x580>
 80020a4:	2e03      	cmp	r6, #3
 80020a6:	d100      	bne.n	80020aa <__aeabi_dmul+0x11a>
 80020a8:	e1d2      	b.n	8002450 <__aeabi_dmul+0x4c0>
 80020aa:	4654      	mov	r4, sl
 80020ac:	4648      	mov	r0, r9
 80020ae:	2e01      	cmp	r6, #1
 80020b0:	d0c1      	beq.n	8002036 <__aeabi_dmul+0xa6>
 80020b2:	9a01      	ldr	r2, [sp, #4]
 80020b4:	4b7d      	ldr	r3, [pc, #500]	@ (80022ac <__aeabi_dmul+0x31c>)
 80020b6:	4694      	mov	ip, r2
 80020b8:	4463      	add	r3, ip
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	dc00      	bgt.n	80020c0 <__aeabi_dmul+0x130>
 80020be:	e0c0      	b.n	8002242 <__aeabi_dmul+0x2b2>
 80020c0:	0742      	lsls	r2, r0, #29
 80020c2:	d009      	beq.n	80020d8 <__aeabi_dmul+0x148>
 80020c4:	220f      	movs	r2, #15
 80020c6:	4002      	ands	r2, r0
 80020c8:	2a04      	cmp	r2, #4
 80020ca:	d005      	beq.n	80020d8 <__aeabi_dmul+0x148>
 80020cc:	1d02      	adds	r2, r0, #4
 80020ce:	4282      	cmp	r2, r0
 80020d0:	4180      	sbcs	r0, r0
 80020d2:	4240      	negs	r0, r0
 80020d4:	1824      	adds	r4, r4, r0
 80020d6:	0010      	movs	r0, r2
 80020d8:	01e2      	lsls	r2, r4, #7
 80020da:	d506      	bpl.n	80020ea <__aeabi_dmul+0x15a>
 80020dc:	4b74      	ldr	r3, [pc, #464]	@ (80022b0 <__aeabi_dmul+0x320>)
 80020de:	9a01      	ldr	r2, [sp, #4]
 80020e0:	401c      	ands	r4, r3
 80020e2:	2380      	movs	r3, #128	@ 0x80
 80020e4:	4694      	mov	ip, r2
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	4463      	add	r3, ip
 80020ea:	4a72      	ldr	r2, [pc, #456]	@ (80022b4 <__aeabi_dmul+0x324>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	dc6b      	bgt.n	80021c8 <__aeabi_dmul+0x238>
 80020f0:	0762      	lsls	r2, r4, #29
 80020f2:	08c0      	lsrs	r0, r0, #3
 80020f4:	0264      	lsls	r4, r4, #9
 80020f6:	055b      	lsls	r3, r3, #21
 80020f8:	4302      	orrs	r2, r0
 80020fa:	0b24      	lsrs	r4, r4, #12
 80020fc:	0d5b      	lsrs	r3, r3, #21
 80020fe:	e79d      	b.n	800203c <__aeabi_dmul+0xac>
 8002100:	2190      	movs	r1, #144	@ 0x90
 8002102:	0089      	lsls	r1, r1, #2
 8002104:	420f      	tst	r7, r1
 8002106:	d163      	bne.n	80021d0 <__aeabi_dmul+0x240>
 8002108:	2288      	movs	r2, #136	@ 0x88
 800210a:	423a      	tst	r2, r7
 800210c:	d100      	bne.n	8002110 <__aeabi_dmul+0x180>
 800210e:	e0d7      	b.n	80022c0 <__aeabi_dmul+0x330>
 8002110:	9b00      	ldr	r3, [sp, #0]
 8002112:	46a2      	mov	sl, r4
 8002114:	469b      	mov	fp, r3
 8002116:	4681      	mov	r9, r0
 8002118:	9602      	str	r6, [sp, #8]
 800211a:	e7bf      	b.n	800209c <__aeabi_dmul+0x10c>
 800211c:	0023      	movs	r3, r4
 800211e:	4333      	orrs	r3, r6
 8002120:	d100      	bne.n	8002124 <__aeabi_dmul+0x194>
 8002122:	e07f      	b.n	8002224 <__aeabi_dmul+0x294>
 8002124:	2c00      	cmp	r4, #0
 8002126:	d100      	bne.n	800212a <__aeabi_dmul+0x19a>
 8002128:	e1ad      	b.n	8002486 <__aeabi_dmul+0x4f6>
 800212a:	0020      	movs	r0, r4
 800212c:	f000 ff10 	bl	8002f50 <__clzsi2>
 8002130:	0002      	movs	r2, r0
 8002132:	0003      	movs	r3, r0
 8002134:	3a0b      	subs	r2, #11
 8002136:	201d      	movs	r0, #29
 8002138:	0019      	movs	r1, r3
 800213a:	1a82      	subs	r2, r0, r2
 800213c:	0030      	movs	r0, r6
 800213e:	3908      	subs	r1, #8
 8002140:	40d0      	lsrs	r0, r2
 8002142:	408c      	lsls	r4, r1
 8002144:	4304      	orrs	r4, r0
 8002146:	0030      	movs	r0, r6
 8002148:	4088      	lsls	r0, r1
 800214a:	4a5b      	ldr	r2, [pc, #364]	@ (80022b8 <__aeabi_dmul+0x328>)
 800214c:	1aeb      	subs	r3, r5, r3
 800214e:	4694      	mov	ip, r2
 8002150:	4463      	add	r3, ip
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	9201      	str	r2, [sp, #4]
 8002156:	4642      	mov	r2, r8
 8002158:	2600      	movs	r6, #0
 800215a:	2a0a      	cmp	r2, #10
 800215c:	dc00      	bgt.n	8002160 <__aeabi_dmul+0x1d0>
 800215e:	e75a      	b.n	8002016 <__aeabi_dmul+0x86>
 8002160:	e79c      	b.n	800209c <__aeabi_dmul+0x10c>
 8002162:	4653      	mov	r3, sl
 8002164:	4303      	orrs	r3, r0
 8002166:	4699      	mov	r9, r3
 8002168:	d054      	beq.n	8002214 <__aeabi_dmul+0x284>
 800216a:	4653      	mov	r3, sl
 800216c:	2b00      	cmp	r3, #0
 800216e:	d100      	bne.n	8002172 <__aeabi_dmul+0x1e2>
 8002170:	e177      	b.n	8002462 <__aeabi_dmul+0x4d2>
 8002172:	4650      	mov	r0, sl
 8002174:	f000 feec 	bl	8002f50 <__clzsi2>
 8002178:	230b      	movs	r3, #11
 800217a:	425b      	negs	r3, r3
 800217c:	469c      	mov	ip, r3
 800217e:	0002      	movs	r2, r0
 8002180:	4484      	add	ip, r0
 8002182:	0011      	movs	r1, r2
 8002184:	4650      	mov	r0, sl
 8002186:	3908      	subs	r1, #8
 8002188:	4088      	lsls	r0, r1
 800218a:	231d      	movs	r3, #29
 800218c:	4680      	mov	r8, r0
 800218e:	4660      	mov	r0, ip
 8002190:	1a1b      	subs	r3, r3, r0
 8002192:	0020      	movs	r0, r4
 8002194:	40d8      	lsrs	r0, r3
 8002196:	0003      	movs	r3, r0
 8002198:	4640      	mov	r0, r8
 800219a:	4303      	orrs	r3, r0
 800219c:	469a      	mov	sl, r3
 800219e:	0023      	movs	r3, r4
 80021a0:	408b      	lsls	r3, r1
 80021a2:	4699      	mov	r9, r3
 80021a4:	2300      	movs	r3, #0
 80021a6:	4d44      	ldr	r5, [pc, #272]	@ (80022b8 <__aeabi_dmul+0x328>)
 80021a8:	4698      	mov	r8, r3
 80021aa:	1aad      	subs	r5, r5, r2
 80021ac:	9302      	str	r3, [sp, #8]
 80021ae:	e715      	b.n	8001fdc <__aeabi_dmul+0x4c>
 80021b0:	4652      	mov	r2, sl
 80021b2:	4302      	orrs	r2, r0
 80021b4:	4691      	mov	r9, r2
 80021b6:	d126      	bne.n	8002206 <__aeabi_dmul+0x276>
 80021b8:	2200      	movs	r2, #0
 80021ba:	001d      	movs	r5, r3
 80021bc:	2302      	movs	r3, #2
 80021be:	4692      	mov	sl, r2
 80021c0:	3208      	adds	r2, #8
 80021c2:	4690      	mov	r8, r2
 80021c4:	9302      	str	r3, [sp, #8]
 80021c6:	e709      	b.n	8001fdc <__aeabi_dmul+0x4c>
 80021c8:	2400      	movs	r4, #0
 80021ca:	2200      	movs	r2, #0
 80021cc:	4b35      	ldr	r3, [pc, #212]	@ (80022a4 <__aeabi_dmul+0x314>)
 80021ce:	e735      	b.n	800203c <__aeabi_dmul+0xac>
 80021d0:	2300      	movs	r3, #0
 80021d2:	2480      	movs	r4, #128	@ 0x80
 80021d4:	469b      	mov	fp, r3
 80021d6:	0324      	lsls	r4, r4, #12
 80021d8:	4b32      	ldr	r3, [pc, #200]	@ (80022a4 <__aeabi_dmul+0x314>)
 80021da:	e72f      	b.n	800203c <__aeabi_dmul+0xac>
 80021dc:	2202      	movs	r2, #2
 80021de:	4641      	mov	r1, r8
 80021e0:	4311      	orrs	r1, r2
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	0112      	lsls	r2, r2, #4
 80021e6:	4694      	mov	ip, r2
 80021e8:	002a      	movs	r2, r5
 80021ea:	4462      	add	r2, ip
 80021ec:	4688      	mov	r8, r1
 80021ee:	9201      	str	r2, [sp, #4]
 80021f0:	290a      	cmp	r1, #10
 80021f2:	dd00      	ble.n	80021f6 <__aeabi_dmul+0x266>
 80021f4:	e752      	b.n	800209c <__aeabi_dmul+0x10c>
 80021f6:	465a      	mov	r2, fp
 80021f8:	2000      	movs	r0, #0
 80021fa:	9900      	ldr	r1, [sp, #0]
 80021fc:	0004      	movs	r4, r0
 80021fe:	404a      	eors	r2, r1
 8002200:	4693      	mov	fp, r2
 8002202:	2602      	movs	r6, #2
 8002204:	e70b      	b.n	800201e <__aeabi_dmul+0x8e>
 8002206:	220c      	movs	r2, #12
 8002208:	001d      	movs	r5, r3
 800220a:	2303      	movs	r3, #3
 800220c:	4681      	mov	r9, r0
 800220e:	4690      	mov	r8, r2
 8002210:	9302      	str	r3, [sp, #8]
 8002212:	e6e3      	b.n	8001fdc <__aeabi_dmul+0x4c>
 8002214:	2300      	movs	r3, #0
 8002216:	469a      	mov	sl, r3
 8002218:	3304      	adds	r3, #4
 800221a:	4698      	mov	r8, r3
 800221c:	3b03      	subs	r3, #3
 800221e:	2500      	movs	r5, #0
 8002220:	9302      	str	r3, [sp, #8]
 8002222:	e6db      	b.n	8001fdc <__aeabi_dmul+0x4c>
 8002224:	4642      	mov	r2, r8
 8002226:	3301      	adds	r3, #1
 8002228:	431a      	orrs	r2, r3
 800222a:	002b      	movs	r3, r5
 800222c:	4690      	mov	r8, r2
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	9201      	str	r2, [sp, #4]
 8002232:	4642      	mov	r2, r8
 8002234:	2400      	movs	r4, #0
 8002236:	2000      	movs	r0, #0
 8002238:	2601      	movs	r6, #1
 800223a:	2a0a      	cmp	r2, #10
 800223c:	dc00      	bgt.n	8002240 <__aeabi_dmul+0x2b0>
 800223e:	e6ea      	b.n	8002016 <__aeabi_dmul+0x86>
 8002240:	e72c      	b.n	800209c <__aeabi_dmul+0x10c>
 8002242:	2201      	movs	r2, #1
 8002244:	1ad2      	subs	r2, r2, r3
 8002246:	2a38      	cmp	r2, #56	@ 0x38
 8002248:	dd00      	ble.n	800224c <__aeabi_dmul+0x2bc>
 800224a:	e6f4      	b.n	8002036 <__aeabi_dmul+0xa6>
 800224c:	2a1f      	cmp	r2, #31
 800224e:	dc00      	bgt.n	8002252 <__aeabi_dmul+0x2c2>
 8002250:	e12a      	b.n	80024a8 <__aeabi_dmul+0x518>
 8002252:	211f      	movs	r1, #31
 8002254:	4249      	negs	r1, r1
 8002256:	1acb      	subs	r3, r1, r3
 8002258:	0021      	movs	r1, r4
 800225a:	40d9      	lsrs	r1, r3
 800225c:	000b      	movs	r3, r1
 800225e:	2a20      	cmp	r2, #32
 8002260:	d005      	beq.n	800226e <__aeabi_dmul+0x2de>
 8002262:	4a16      	ldr	r2, [pc, #88]	@ (80022bc <__aeabi_dmul+0x32c>)
 8002264:	9d01      	ldr	r5, [sp, #4]
 8002266:	4694      	mov	ip, r2
 8002268:	4465      	add	r5, ip
 800226a:	40ac      	lsls	r4, r5
 800226c:	4320      	orrs	r0, r4
 800226e:	1e42      	subs	r2, r0, #1
 8002270:	4190      	sbcs	r0, r2
 8002272:	4318      	orrs	r0, r3
 8002274:	2307      	movs	r3, #7
 8002276:	0019      	movs	r1, r3
 8002278:	2400      	movs	r4, #0
 800227a:	4001      	ands	r1, r0
 800227c:	4203      	tst	r3, r0
 800227e:	d00c      	beq.n	800229a <__aeabi_dmul+0x30a>
 8002280:	230f      	movs	r3, #15
 8002282:	4003      	ands	r3, r0
 8002284:	2b04      	cmp	r3, #4
 8002286:	d100      	bne.n	800228a <__aeabi_dmul+0x2fa>
 8002288:	e140      	b.n	800250c <__aeabi_dmul+0x57c>
 800228a:	1d03      	adds	r3, r0, #4
 800228c:	4283      	cmp	r3, r0
 800228e:	41a4      	sbcs	r4, r4
 8002290:	0018      	movs	r0, r3
 8002292:	4264      	negs	r4, r4
 8002294:	0761      	lsls	r1, r4, #29
 8002296:	0264      	lsls	r4, r4, #9
 8002298:	0b24      	lsrs	r4, r4, #12
 800229a:	08c2      	lsrs	r2, r0, #3
 800229c:	2300      	movs	r3, #0
 800229e:	430a      	orrs	r2, r1
 80022a0:	e6cc      	b.n	800203c <__aeabi_dmul+0xac>
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	000007ff 	.word	0x000007ff
 80022a8:	fffffc01 	.word	0xfffffc01
 80022ac:	000003ff 	.word	0x000003ff
 80022b0:	feffffff 	.word	0xfeffffff
 80022b4:	000007fe 	.word	0x000007fe
 80022b8:	fffffc0d 	.word	0xfffffc0d
 80022bc:	0000043e 	.word	0x0000043e
 80022c0:	4649      	mov	r1, r9
 80022c2:	464a      	mov	r2, r9
 80022c4:	0409      	lsls	r1, r1, #16
 80022c6:	0c09      	lsrs	r1, r1, #16
 80022c8:	000d      	movs	r5, r1
 80022ca:	0c16      	lsrs	r6, r2, #16
 80022cc:	0c02      	lsrs	r2, r0, #16
 80022ce:	0400      	lsls	r0, r0, #16
 80022d0:	0c00      	lsrs	r0, r0, #16
 80022d2:	4345      	muls	r5, r0
 80022d4:	46ac      	mov	ip, r5
 80022d6:	0005      	movs	r5, r0
 80022d8:	4375      	muls	r5, r6
 80022da:	46a8      	mov	r8, r5
 80022dc:	0015      	movs	r5, r2
 80022de:	000f      	movs	r7, r1
 80022e0:	4375      	muls	r5, r6
 80022e2:	9200      	str	r2, [sp, #0]
 80022e4:	9502      	str	r5, [sp, #8]
 80022e6:	002a      	movs	r2, r5
 80022e8:	9d00      	ldr	r5, [sp, #0]
 80022ea:	436f      	muls	r7, r5
 80022ec:	4665      	mov	r5, ip
 80022ee:	0c2d      	lsrs	r5, r5, #16
 80022f0:	46a9      	mov	r9, r5
 80022f2:	4447      	add	r7, r8
 80022f4:	444f      	add	r7, r9
 80022f6:	45b8      	cmp	r8, r7
 80022f8:	d905      	bls.n	8002306 <__aeabi_dmul+0x376>
 80022fa:	0015      	movs	r5, r2
 80022fc:	2280      	movs	r2, #128	@ 0x80
 80022fe:	0252      	lsls	r2, r2, #9
 8002300:	4690      	mov	r8, r2
 8002302:	4445      	add	r5, r8
 8002304:	9502      	str	r5, [sp, #8]
 8002306:	0c3d      	lsrs	r5, r7, #16
 8002308:	9503      	str	r5, [sp, #12]
 800230a:	4665      	mov	r5, ip
 800230c:	042d      	lsls	r5, r5, #16
 800230e:	043f      	lsls	r7, r7, #16
 8002310:	0c2d      	lsrs	r5, r5, #16
 8002312:	46ac      	mov	ip, r5
 8002314:	003d      	movs	r5, r7
 8002316:	4465      	add	r5, ip
 8002318:	9504      	str	r5, [sp, #16]
 800231a:	0c25      	lsrs	r5, r4, #16
 800231c:	0424      	lsls	r4, r4, #16
 800231e:	0c24      	lsrs	r4, r4, #16
 8002320:	46ac      	mov	ip, r5
 8002322:	0025      	movs	r5, r4
 8002324:	4375      	muls	r5, r6
 8002326:	46a8      	mov	r8, r5
 8002328:	4665      	mov	r5, ip
 800232a:	000f      	movs	r7, r1
 800232c:	4369      	muls	r1, r5
 800232e:	4441      	add	r1, r8
 8002330:	4689      	mov	r9, r1
 8002332:	4367      	muls	r7, r4
 8002334:	0c39      	lsrs	r1, r7, #16
 8002336:	4449      	add	r1, r9
 8002338:	436e      	muls	r6, r5
 800233a:	4588      	cmp	r8, r1
 800233c:	d903      	bls.n	8002346 <__aeabi_dmul+0x3b6>
 800233e:	2280      	movs	r2, #128	@ 0x80
 8002340:	0252      	lsls	r2, r2, #9
 8002342:	4690      	mov	r8, r2
 8002344:	4446      	add	r6, r8
 8002346:	0c0d      	lsrs	r5, r1, #16
 8002348:	46a8      	mov	r8, r5
 800234a:	0035      	movs	r5, r6
 800234c:	4445      	add	r5, r8
 800234e:	9505      	str	r5, [sp, #20]
 8002350:	9d03      	ldr	r5, [sp, #12]
 8002352:	043f      	lsls	r7, r7, #16
 8002354:	46a8      	mov	r8, r5
 8002356:	0c3f      	lsrs	r7, r7, #16
 8002358:	0409      	lsls	r1, r1, #16
 800235a:	19c9      	adds	r1, r1, r7
 800235c:	4488      	add	r8, r1
 800235e:	4645      	mov	r5, r8
 8002360:	9503      	str	r5, [sp, #12]
 8002362:	4655      	mov	r5, sl
 8002364:	042e      	lsls	r6, r5, #16
 8002366:	0c36      	lsrs	r6, r6, #16
 8002368:	0c2f      	lsrs	r7, r5, #16
 800236a:	0035      	movs	r5, r6
 800236c:	4345      	muls	r5, r0
 800236e:	4378      	muls	r0, r7
 8002370:	4681      	mov	r9, r0
 8002372:	0038      	movs	r0, r7
 8002374:	46a8      	mov	r8, r5
 8002376:	0c2d      	lsrs	r5, r5, #16
 8002378:	46aa      	mov	sl, r5
 800237a:	9a00      	ldr	r2, [sp, #0]
 800237c:	4350      	muls	r0, r2
 800237e:	4372      	muls	r2, r6
 8002380:	444a      	add	r2, r9
 8002382:	4452      	add	r2, sl
 8002384:	4591      	cmp	r9, r2
 8002386:	d903      	bls.n	8002390 <__aeabi_dmul+0x400>
 8002388:	2580      	movs	r5, #128	@ 0x80
 800238a:	026d      	lsls	r5, r5, #9
 800238c:	46a9      	mov	r9, r5
 800238e:	4448      	add	r0, r9
 8002390:	0c15      	lsrs	r5, r2, #16
 8002392:	46a9      	mov	r9, r5
 8002394:	4645      	mov	r5, r8
 8002396:	042d      	lsls	r5, r5, #16
 8002398:	0c2d      	lsrs	r5, r5, #16
 800239a:	46a8      	mov	r8, r5
 800239c:	4665      	mov	r5, ip
 800239e:	437d      	muls	r5, r7
 80023a0:	0412      	lsls	r2, r2, #16
 80023a2:	4448      	add	r0, r9
 80023a4:	4490      	add	r8, r2
 80023a6:	46a9      	mov	r9, r5
 80023a8:	0032      	movs	r2, r6
 80023aa:	4665      	mov	r5, ip
 80023ac:	4362      	muls	r2, r4
 80023ae:	436e      	muls	r6, r5
 80023b0:	437c      	muls	r4, r7
 80023b2:	0c17      	lsrs	r7, r2, #16
 80023b4:	1936      	adds	r6, r6, r4
 80023b6:	19bf      	adds	r7, r7, r6
 80023b8:	42bc      	cmp	r4, r7
 80023ba:	d903      	bls.n	80023c4 <__aeabi_dmul+0x434>
 80023bc:	2480      	movs	r4, #128	@ 0x80
 80023be:	0264      	lsls	r4, r4, #9
 80023c0:	46a4      	mov	ip, r4
 80023c2:	44e1      	add	r9, ip
 80023c4:	9c02      	ldr	r4, [sp, #8]
 80023c6:	9e03      	ldr	r6, [sp, #12]
 80023c8:	46a4      	mov	ip, r4
 80023ca:	9d05      	ldr	r5, [sp, #20]
 80023cc:	4466      	add	r6, ip
 80023ce:	428e      	cmp	r6, r1
 80023d0:	4189      	sbcs	r1, r1
 80023d2:	46ac      	mov	ip, r5
 80023d4:	0412      	lsls	r2, r2, #16
 80023d6:	043c      	lsls	r4, r7, #16
 80023d8:	0c12      	lsrs	r2, r2, #16
 80023da:	18a2      	adds	r2, r4, r2
 80023dc:	4462      	add	r2, ip
 80023de:	4249      	negs	r1, r1
 80023e0:	1854      	adds	r4, r2, r1
 80023e2:	4446      	add	r6, r8
 80023e4:	46a4      	mov	ip, r4
 80023e6:	4546      	cmp	r6, r8
 80023e8:	41a4      	sbcs	r4, r4
 80023ea:	4682      	mov	sl, r0
 80023ec:	4264      	negs	r4, r4
 80023ee:	46a0      	mov	r8, r4
 80023f0:	42aa      	cmp	r2, r5
 80023f2:	4192      	sbcs	r2, r2
 80023f4:	458c      	cmp	ip, r1
 80023f6:	4189      	sbcs	r1, r1
 80023f8:	44e2      	add	sl, ip
 80023fa:	44d0      	add	r8, sl
 80023fc:	4249      	negs	r1, r1
 80023fe:	4252      	negs	r2, r2
 8002400:	430a      	orrs	r2, r1
 8002402:	45a0      	cmp	r8, r4
 8002404:	41a4      	sbcs	r4, r4
 8002406:	4582      	cmp	sl, r0
 8002408:	4189      	sbcs	r1, r1
 800240a:	4264      	negs	r4, r4
 800240c:	4249      	negs	r1, r1
 800240e:	430c      	orrs	r4, r1
 8002410:	4641      	mov	r1, r8
 8002412:	0c3f      	lsrs	r7, r7, #16
 8002414:	19d2      	adds	r2, r2, r7
 8002416:	1912      	adds	r2, r2, r4
 8002418:	0dcc      	lsrs	r4, r1, #23
 800241a:	9904      	ldr	r1, [sp, #16]
 800241c:	0270      	lsls	r0, r6, #9
 800241e:	4308      	orrs	r0, r1
 8002420:	1e41      	subs	r1, r0, #1
 8002422:	4188      	sbcs	r0, r1
 8002424:	4641      	mov	r1, r8
 8002426:	444a      	add	r2, r9
 8002428:	0df6      	lsrs	r6, r6, #23
 800242a:	0252      	lsls	r2, r2, #9
 800242c:	4330      	orrs	r0, r6
 800242e:	0249      	lsls	r1, r1, #9
 8002430:	4314      	orrs	r4, r2
 8002432:	4308      	orrs	r0, r1
 8002434:	01d2      	lsls	r2, r2, #7
 8002436:	d535      	bpl.n	80024a4 <__aeabi_dmul+0x514>
 8002438:	2201      	movs	r2, #1
 800243a:	0843      	lsrs	r3, r0, #1
 800243c:	4002      	ands	r2, r0
 800243e:	4313      	orrs	r3, r2
 8002440:	07e0      	lsls	r0, r4, #31
 8002442:	4318      	orrs	r0, r3
 8002444:	0864      	lsrs	r4, r4, #1
 8002446:	e634      	b.n	80020b2 <__aeabi_dmul+0x122>
 8002448:	9b00      	ldr	r3, [sp, #0]
 800244a:	46a2      	mov	sl, r4
 800244c:	469b      	mov	fp, r3
 800244e:	4681      	mov	r9, r0
 8002450:	2480      	movs	r4, #128	@ 0x80
 8002452:	4653      	mov	r3, sl
 8002454:	0324      	lsls	r4, r4, #12
 8002456:	431c      	orrs	r4, r3
 8002458:	0324      	lsls	r4, r4, #12
 800245a:	464a      	mov	r2, r9
 800245c:	4b2e      	ldr	r3, [pc, #184]	@ (8002518 <__aeabi_dmul+0x588>)
 800245e:	0b24      	lsrs	r4, r4, #12
 8002460:	e5ec      	b.n	800203c <__aeabi_dmul+0xac>
 8002462:	f000 fd75 	bl	8002f50 <__clzsi2>
 8002466:	2315      	movs	r3, #21
 8002468:	469c      	mov	ip, r3
 800246a:	4484      	add	ip, r0
 800246c:	0002      	movs	r2, r0
 800246e:	4663      	mov	r3, ip
 8002470:	3220      	adds	r2, #32
 8002472:	2b1c      	cmp	r3, #28
 8002474:	dc00      	bgt.n	8002478 <__aeabi_dmul+0x4e8>
 8002476:	e684      	b.n	8002182 <__aeabi_dmul+0x1f2>
 8002478:	2300      	movs	r3, #0
 800247a:	4699      	mov	r9, r3
 800247c:	0023      	movs	r3, r4
 800247e:	3808      	subs	r0, #8
 8002480:	4083      	lsls	r3, r0
 8002482:	469a      	mov	sl, r3
 8002484:	e68e      	b.n	80021a4 <__aeabi_dmul+0x214>
 8002486:	f000 fd63 	bl	8002f50 <__clzsi2>
 800248a:	0002      	movs	r2, r0
 800248c:	0003      	movs	r3, r0
 800248e:	3215      	adds	r2, #21
 8002490:	3320      	adds	r3, #32
 8002492:	2a1c      	cmp	r2, #28
 8002494:	dc00      	bgt.n	8002498 <__aeabi_dmul+0x508>
 8002496:	e64e      	b.n	8002136 <__aeabi_dmul+0x1a6>
 8002498:	0002      	movs	r2, r0
 800249a:	0034      	movs	r4, r6
 800249c:	3a08      	subs	r2, #8
 800249e:	2000      	movs	r0, #0
 80024a0:	4094      	lsls	r4, r2
 80024a2:	e652      	b.n	800214a <__aeabi_dmul+0x1ba>
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	e604      	b.n	80020b2 <__aeabi_dmul+0x122>
 80024a8:	4b1c      	ldr	r3, [pc, #112]	@ (800251c <__aeabi_dmul+0x58c>)
 80024aa:	0021      	movs	r1, r4
 80024ac:	469c      	mov	ip, r3
 80024ae:	0003      	movs	r3, r0
 80024b0:	9d01      	ldr	r5, [sp, #4]
 80024b2:	40d3      	lsrs	r3, r2
 80024b4:	4465      	add	r5, ip
 80024b6:	40a9      	lsls	r1, r5
 80024b8:	4319      	orrs	r1, r3
 80024ba:	0003      	movs	r3, r0
 80024bc:	40ab      	lsls	r3, r5
 80024be:	1e58      	subs	r0, r3, #1
 80024c0:	4183      	sbcs	r3, r0
 80024c2:	4319      	orrs	r1, r3
 80024c4:	0008      	movs	r0, r1
 80024c6:	40d4      	lsrs	r4, r2
 80024c8:	074b      	lsls	r3, r1, #29
 80024ca:	d009      	beq.n	80024e0 <__aeabi_dmul+0x550>
 80024cc:	230f      	movs	r3, #15
 80024ce:	400b      	ands	r3, r1
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d005      	beq.n	80024e0 <__aeabi_dmul+0x550>
 80024d4:	1d0b      	adds	r3, r1, #4
 80024d6:	428b      	cmp	r3, r1
 80024d8:	4180      	sbcs	r0, r0
 80024da:	4240      	negs	r0, r0
 80024dc:	1824      	adds	r4, r4, r0
 80024de:	0018      	movs	r0, r3
 80024e0:	0223      	lsls	r3, r4, #8
 80024e2:	d400      	bmi.n	80024e6 <__aeabi_dmul+0x556>
 80024e4:	e6d6      	b.n	8002294 <__aeabi_dmul+0x304>
 80024e6:	2301      	movs	r3, #1
 80024e8:	2400      	movs	r4, #0
 80024ea:	2200      	movs	r2, #0
 80024ec:	e5a6      	b.n	800203c <__aeabi_dmul+0xac>
 80024ee:	290f      	cmp	r1, #15
 80024f0:	d1aa      	bne.n	8002448 <__aeabi_dmul+0x4b8>
 80024f2:	2380      	movs	r3, #128	@ 0x80
 80024f4:	4652      	mov	r2, sl
 80024f6:	031b      	lsls	r3, r3, #12
 80024f8:	421a      	tst	r2, r3
 80024fa:	d0a9      	beq.n	8002450 <__aeabi_dmul+0x4c0>
 80024fc:	421c      	tst	r4, r3
 80024fe:	d1a7      	bne.n	8002450 <__aeabi_dmul+0x4c0>
 8002500:	431c      	orrs	r4, r3
 8002502:	9b00      	ldr	r3, [sp, #0]
 8002504:	0002      	movs	r2, r0
 8002506:	469b      	mov	fp, r3
 8002508:	4b03      	ldr	r3, [pc, #12]	@ (8002518 <__aeabi_dmul+0x588>)
 800250a:	e597      	b.n	800203c <__aeabi_dmul+0xac>
 800250c:	2400      	movs	r4, #0
 800250e:	e6c1      	b.n	8002294 <__aeabi_dmul+0x304>
 8002510:	2400      	movs	r4, #0
 8002512:	4b01      	ldr	r3, [pc, #4]	@ (8002518 <__aeabi_dmul+0x588>)
 8002514:	0022      	movs	r2, r4
 8002516:	e591      	b.n	800203c <__aeabi_dmul+0xac>
 8002518:	000007ff 	.word	0x000007ff
 800251c:	0000041e 	.word	0x0000041e

08002520 <__aeabi_dsub>:
 8002520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002522:	464e      	mov	r6, r9
 8002524:	4645      	mov	r5, r8
 8002526:	46de      	mov	lr, fp
 8002528:	4657      	mov	r7, sl
 800252a:	b5e0      	push	{r5, r6, r7, lr}
 800252c:	b085      	sub	sp, #20
 800252e:	9000      	str	r0, [sp, #0]
 8002530:	9101      	str	r1, [sp, #4]
 8002532:	030c      	lsls	r4, r1, #12
 8002534:	004f      	lsls	r7, r1, #1
 8002536:	0fce      	lsrs	r6, r1, #31
 8002538:	0a61      	lsrs	r1, r4, #9
 800253a:	9c00      	ldr	r4, [sp, #0]
 800253c:	46b0      	mov	r8, r6
 800253e:	0f64      	lsrs	r4, r4, #29
 8002540:	430c      	orrs	r4, r1
 8002542:	9900      	ldr	r1, [sp, #0]
 8002544:	0d7f      	lsrs	r7, r7, #21
 8002546:	00c8      	lsls	r0, r1, #3
 8002548:	0011      	movs	r1, r2
 800254a:	001a      	movs	r2, r3
 800254c:	031b      	lsls	r3, r3, #12
 800254e:	469c      	mov	ip, r3
 8002550:	9100      	str	r1, [sp, #0]
 8002552:	9201      	str	r2, [sp, #4]
 8002554:	0051      	lsls	r1, r2, #1
 8002556:	0d4b      	lsrs	r3, r1, #21
 8002558:	4699      	mov	r9, r3
 800255a:	9b01      	ldr	r3, [sp, #4]
 800255c:	9d00      	ldr	r5, [sp, #0]
 800255e:	0fd9      	lsrs	r1, r3, #31
 8002560:	4663      	mov	r3, ip
 8002562:	0f6a      	lsrs	r2, r5, #29
 8002564:	0a5b      	lsrs	r3, r3, #9
 8002566:	4313      	orrs	r3, r2
 8002568:	00ea      	lsls	r2, r5, #3
 800256a:	4694      	mov	ip, r2
 800256c:	4693      	mov	fp, r2
 800256e:	4ac1      	ldr	r2, [pc, #772]	@ (8002874 <__aeabi_dsub+0x354>)
 8002570:	9003      	str	r0, [sp, #12]
 8002572:	9302      	str	r3, [sp, #8]
 8002574:	4591      	cmp	r9, r2
 8002576:	d100      	bne.n	800257a <__aeabi_dsub+0x5a>
 8002578:	e0cd      	b.n	8002716 <__aeabi_dsub+0x1f6>
 800257a:	2501      	movs	r5, #1
 800257c:	4069      	eors	r1, r5
 800257e:	464d      	mov	r5, r9
 8002580:	1b7d      	subs	r5, r7, r5
 8002582:	46aa      	mov	sl, r5
 8002584:	428e      	cmp	r6, r1
 8002586:	d100      	bne.n	800258a <__aeabi_dsub+0x6a>
 8002588:	e080      	b.n	800268c <__aeabi_dsub+0x16c>
 800258a:	2d00      	cmp	r5, #0
 800258c:	dc00      	bgt.n	8002590 <__aeabi_dsub+0x70>
 800258e:	e335      	b.n	8002bfc <__aeabi_dsub+0x6dc>
 8002590:	4649      	mov	r1, r9
 8002592:	2900      	cmp	r1, #0
 8002594:	d100      	bne.n	8002598 <__aeabi_dsub+0x78>
 8002596:	e0df      	b.n	8002758 <__aeabi_dsub+0x238>
 8002598:	4297      	cmp	r7, r2
 800259a:	d100      	bne.n	800259e <__aeabi_dsub+0x7e>
 800259c:	e194      	b.n	80028c8 <__aeabi_dsub+0x3a8>
 800259e:	4652      	mov	r2, sl
 80025a0:	2501      	movs	r5, #1
 80025a2:	2a38      	cmp	r2, #56	@ 0x38
 80025a4:	dc19      	bgt.n	80025da <__aeabi_dsub+0xba>
 80025a6:	2280      	movs	r2, #128	@ 0x80
 80025a8:	9b02      	ldr	r3, [sp, #8]
 80025aa:	0412      	lsls	r2, r2, #16
 80025ac:	4313      	orrs	r3, r2
 80025ae:	9302      	str	r3, [sp, #8]
 80025b0:	4652      	mov	r2, sl
 80025b2:	2a1f      	cmp	r2, #31
 80025b4:	dd00      	ble.n	80025b8 <__aeabi_dsub+0x98>
 80025b6:	e1e3      	b.n	8002980 <__aeabi_dsub+0x460>
 80025b8:	4653      	mov	r3, sl
 80025ba:	2220      	movs	r2, #32
 80025bc:	4661      	mov	r1, ip
 80025be:	9d02      	ldr	r5, [sp, #8]
 80025c0:	1ad2      	subs	r2, r2, r3
 80025c2:	4095      	lsls	r5, r2
 80025c4:	40d9      	lsrs	r1, r3
 80025c6:	430d      	orrs	r5, r1
 80025c8:	4661      	mov	r1, ip
 80025ca:	4091      	lsls	r1, r2
 80025cc:	000a      	movs	r2, r1
 80025ce:	1e51      	subs	r1, r2, #1
 80025d0:	418a      	sbcs	r2, r1
 80025d2:	4315      	orrs	r5, r2
 80025d4:	9a02      	ldr	r2, [sp, #8]
 80025d6:	40da      	lsrs	r2, r3
 80025d8:	1aa4      	subs	r4, r4, r2
 80025da:	1b45      	subs	r5, r0, r5
 80025dc:	42a8      	cmp	r0, r5
 80025de:	4180      	sbcs	r0, r0
 80025e0:	4240      	negs	r0, r0
 80025e2:	1a24      	subs	r4, r4, r0
 80025e4:	0223      	lsls	r3, r4, #8
 80025e6:	d400      	bmi.n	80025ea <__aeabi_dsub+0xca>
 80025e8:	e13d      	b.n	8002866 <__aeabi_dsub+0x346>
 80025ea:	0264      	lsls	r4, r4, #9
 80025ec:	0a64      	lsrs	r4, r4, #9
 80025ee:	2c00      	cmp	r4, #0
 80025f0:	d100      	bne.n	80025f4 <__aeabi_dsub+0xd4>
 80025f2:	e147      	b.n	8002884 <__aeabi_dsub+0x364>
 80025f4:	0020      	movs	r0, r4
 80025f6:	f000 fcab 	bl	8002f50 <__clzsi2>
 80025fa:	0003      	movs	r3, r0
 80025fc:	3b08      	subs	r3, #8
 80025fe:	2120      	movs	r1, #32
 8002600:	0028      	movs	r0, r5
 8002602:	1aca      	subs	r2, r1, r3
 8002604:	40d0      	lsrs	r0, r2
 8002606:	409c      	lsls	r4, r3
 8002608:	0002      	movs	r2, r0
 800260a:	409d      	lsls	r5, r3
 800260c:	4322      	orrs	r2, r4
 800260e:	429f      	cmp	r7, r3
 8002610:	dd00      	ble.n	8002614 <__aeabi_dsub+0xf4>
 8002612:	e177      	b.n	8002904 <__aeabi_dsub+0x3e4>
 8002614:	1bd8      	subs	r0, r3, r7
 8002616:	3001      	adds	r0, #1
 8002618:	1a09      	subs	r1, r1, r0
 800261a:	002c      	movs	r4, r5
 800261c:	408d      	lsls	r5, r1
 800261e:	40c4      	lsrs	r4, r0
 8002620:	1e6b      	subs	r3, r5, #1
 8002622:	419d      	sbcs	r5, r3
 8002624:	0013      	movs	r3, r2
 8002626:	40c2      	lsrs	r2, r0
 8002628:	408b      	lsls	r3, r1
 800262a:	4325      	orrs	r5, r4
 800262c:	2700      	movs	r7, #0
 800262e:	0014      	movs	r4, r2
 8002630:	431d      	orrs	r5, r3
 8002632:	076b      	lsls	r3, r5, #29
 8002634:	d009      	beq.n	800264a <__aeabi_dsub+0x12a>
 8002636:	230f      	movs	r3, #15
 8002638:	402b      	ands	r3, r5
 800263a:	2b04      	cmp	r3, #4
 800263c:	d005      	beq.n	800264a <__aeabi_dsub+0x12a>
 800263e:	1d2b      	adds	r3, r5, #4
 8002640:	42ab      	cmp	r3, r5
 8002642:	41ad      	sbcs	r5, r5
 8002644:	426d      	negs	r5, r5
 8002646:	1964      	adds	r4, r4, r5
 8002648:	001d      	movs	r5, r3
 800264a:	0223      	lsls	r3, r4, #8
 800264c:	d400      	bmi.n	8002650 <__aeabi_dsub+0x130>
 800264e:	e140      	b.n	80028d2 <__aeabi_dsub+0x3b2>
 8002650:	4a88      	ldr	r2, [pc, #544]	@ (8002874 <__aeabi_dsub+0x354>)
 8002652:	3701      	adds	r7, #1
 8002654:	4297      	cmp	r7, r2
 8002656:	d100      	bne.n	800265a <__aeabi_dsub+0x13a>
 8002658:	e101      	b.n	800285e <__aeabi_dsub+0x33e>
 800265a:	2601      	movs	r6, #1
 800265c:	4643      	mov	r3, r8
 800265e:	4986      	ldr	r1, [pc, #536]	@ (8002878 <__aeabi_dsub+0x358>)
 8002660:	08ed      	lsrs	r5, r5, #3
 8002662:	4021      	ands	r1, r4
 8002664:	074a      	lsls	r2, r1, #29
 8002666:	432a      	orrs	r2, r5
 8002668:	057c      	lsls	r4, r7, #21
 800266a:	024d      	lsls	r5, r1, #9
 800266c:	0b2d      	lsrs	r5, r5, #12
 800266e:	0d64      	lsrs	r4, r4, #21
 8002670:	401e      	ands	r6, r3
 8002672:	0524      	lsls	r4, r4, #20
 8002674:	432c      	orrs	r4, r5
 8002676:	07f6      	lsls	r6, r6, #31
 8002678:	4334      	orrs	r4, r6
 800267a:	0010      	movs	r0, r2
 800267c:	0021      	movs	r1, r4
 800267e:	b005      	add	sp, #20
 8002680:	bcf0      	pop	{r4, r5, r6, r7}
 8002682:	46bb      	mov	fp, r7
 8002684:	46b2      	mov	sl, r6
 8002686:	46a9      	mov	r9, r5
 8002688:	46a0      	mov	r8, r4
 800268a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800268c:	2d00      	cmp	r5, #0
 800268e:	dc00      	bgt.n	8002692 <__aeabi_dsub+0x172>
 8002690:	e2d0      	b.n	8002c34 <__aeabi_dsub+0x714>
 8002692:	4649      	mov	r1, r9
 8002694:	2900      	cmp	r1, #0
 8002696:	d000      	beq.n	800269a <__aeabi_dsub+0x17a>
 8002698:	e0d4      	b.n	8002844 <__aeabi_dsub+0x324>
 800269a:	4661      	mov	r1, ip
 800269c:	9b02      	ldr	r3, [sp, #8]
 800269e:	4319      	orrs	r1, r3
 80026a0:	d100      	bne.n	80026a4 <__aeabi_dsub+0x184>
 80026a2:	e12b      	b.n	80028fc <__aeabi_dsub+0x3dc>
 80026a4:	1e69      	subs	r1, r5, #1
 80026a6:	2d01      	cmp	r5, #1
 80026a8:	d100      	bne.n	80026ac <__aeabi_dsub+0x18c>
 80026aa:	e1d9      	b.n	8002a60 <__aeabi_dsub+0x540>
 80026ac:	4295      	cmp	r5, r2
 80026ae:	d100      	bne.n	80026b2 <__aeabi_dsub+0x192>
 80026b0:	e10a      	b.n	80028c8 <__aeabi_dsub+0x3a8>
 80026b2:	2501      	movs	r5, #1
 80026b4:	2938      	cmp	r1, #56	@ 0x38
 80026b6:	dc17      	bgt.n	80026e8 <__aeabi_dsub+0x1c8>
 80026b8:	468a      	mov	sl, r1
 80026ba:	4653      	mov	r3, sl
 80026bc:	2b1f      	cmp	r3, #31
 80026be:	dd00      	ble.n	80026c2 <__aeabi_dsub+0x1a2>
 80026c0:	e1e7      	b.n	8002a92 <__aeabi_dsub+0x572>
 80026c2:	2220      	movs	r2, #32
 80026c4:	1ad2      	subs	r2, r2, r3
 80026c6:	9b02      	ldr	r3, [sp, #8]
 80026c8:	4661      	mov	r1, ip
 80026ca:	4093      	lsls	r3, r2
 80026cc:	001d      	movs	r5, r3
 80026ce:	4653      	mov	r3, sl
 80026d0:	40d9      	lsrs	r1, r3
 80026d2:	4663      	mov	r3, ip
 80026d4:	4093      	lsls	r3, r2
 80026d6:	001a      	movs	r2, r3
 80026d8:	430d      	orrs	r5, r1
 80026da:	1e51      	subs	r1, r2, #1
 80026dc:	418a      	sbcs	r2, r1
 80026de:	4653      	mov	r3, sl
 80026e0:	4315      	orrs	r5, r2
 80026e2:	9a02      	ldr	r2, [sp, #8]
 80026e4:	40da      	lsrs	r2, r3
 80026e6:	18a4      	adds	r4, r4, r2
 80026e8:	182d      	adds	r5, r5, r0
 80026ea:	4285      	cmp	r5, r0
 80026ec:	4180      	sbcs	r0, r0
 80026ee:	4240      	negs	r0, r0
 80026f0:	1824      	adds	r4, r4, r0
 80026f2:	0223      	lsls	r3, r4, #8
 80026f4:	d400      	bmi.n	80026f8 <__aeabi_dsub+0x1d8>
 80026f6:	e0b6      	b.n	8002866 <__aeabi_dsub+0x346>
 80026f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002874 <__aeabi_dsub+0x354>)
 80026fa:	3701      	adds	r7, #1
 80026fc:	429f      	cmp	r7, r3
 80026fe:	d100      	bne.n	8002702 <__aeabi_dsub+0x1e2>
 8002700:	e0ad      	b.n	800285e <__aeabi_dsub+0x33e>
 8002702:	2101      	movs	r1, #1
 8002704:	4b5c      	ldr	r3, [pc, #368]	@ (8002878 <__aeabi_dsub+0x358>)
 8002706:	086a      	lsrs	r2, r5, #1
 8002708:	401c      	ands	r4, r3
 800270a:	4029      	ands	r1, r5
 800270c:	430a      	orrs	r2, r1
 800270e:	07e5      	lsls	r5, r4, #31
 8002710:	4315      	orrs	r5, r2
 8002712:	0864      	lsrs	r4, r4, #1
 8002714:	e78d      	b.n	8002632 <__aeabi_dsub+0x112>
 8002716:	4a59      	ldr	r2, [pc, #356]	@ (800287c <__aeabi_dsub+0x35c>)
 8002718:	9b02      	ldr	r3, [sp, #8]
 800271a:	4692      	mov	sl, r2
 800271c:	4662      	mov	r2, ip
 800271e:	44ba      	add	sl, r7
 8002720:	431a      	orrs	r2, r3
 8002722:	d02c      	beq.n	800277e <__aeabi_dsub+0x25e>
 8002724:	428e      	cmp	r6, r1
 8002726:	d02e      	beq.n	8002786 <__aeabi_dsub+0x266>
 8002728:	4652      	mov	r2, sl
 800272a:	2a00      	cmp	r2, #0
 800272c:	d060      	beq.n	80027f0 <__aeabi_dsub+0x2d0>
 800272e:	2f00      	cmp	r7, #0
 8002730:	d100      	bne.n	8002734 <__aeabi_dsub+0x214>
 8002732:	e0db      	b.n	80028ec <__aeabi_dsub+0x3cc>
 8002734:	4663      	mov	r3, ip
 8002736:	000e      	movs	r6, r1
 8002738:	9c02      	ldr	r4, [sp, #8]
 800273a:	08d8      	lsrs	r0, r3, #3
 800273c:	0762      	lsls	r2, r4, #29
 800273e:	4302      	orrs	r2, r0
 8002740:	08e4      	lsrs	r4, r4, #3
 8002742:	0013      	movs	r3, r2
 8002744:	4323      	orrs	r3, r4
 8002746:	d100      	bne.n	800274a <__aeabi_dsub+0x22a>
 8002748:	e254      	b.n	8002bf4 <__aeabi_dsub+0x6d4>
 800274a:	2580      	movs	r5, #128	@ 0x80
 800274c:	032d      	lsls	r5, r5, #12
 800274e:	4325      	orrs	r5, r4
 8002750:	032d      	lsls	r5, r5, #12
 8002752:	4c48      	ldr	r4, [pc, #288]	@ (8002874 <__aeabi_dsub+0x354>)
 8002754:	0b2d      	lsrs	r5, r5, #12
 8002756:	e78c      	b.n	8002672 <__aeabi_dsub+0x152>
 8002758:	4661      	mov	r1, ip
 800275a:	9b02      	ldr	r3, [sp, #8]
 800275c:	4319      	orrs	r1, r3
 800275e:	d100      	bne.n	8002762 <__aeabi_dsub+0x242>
 8002760:	e0cc      	b.n	80028fc <__aeabi_dsub+0x3dc>
 8002762:	0029      	movs	r1, r5
 8002764:	3901      	subs	r1, #1
 8002766:	2d01      	cmp	r5, #1
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x24c>
 800276a:	e188      	b.n	8002a7e <__aeabi_dsub+0x55e>
 800276c:	4295      	cmp	r5, r2
 800276e:	d100      	bne.n	8002772 <__aeabi_dsub+0x252>
 8002770:	e0aa      	b.n	80028c8 <__aeabi_dsub+0x3a8>
 8002772:	2501      	movs	r5, #1
 8002774:	2938      	cmp	r1, #56	@ 0x38
 8002776:	dd00      	ble.n	800277a <__aeabi_dsub+0x25a>
 8002778:	e72f      	b.n	80025da <__aeabi_dsub+0xba>
 800277a:	468a      	mov	sl, r1
 800277c:	e718      	b.n	80025b0 <__aeabi_dsub+0x90>
 800277e:	2201      	movs	r2, #1
 8002780:	4051      	eors	r1, r2
 8002782:	428e      	cmp	r6, r1
 8002784:	d1d0      	bne.n	8002728 <__aeabi_dsub+0x208>
 8002786:	4653      	mov	r3, sl
 8002788:	2b00      	cmp	r3, #0
 800278a:	d100      	bne.n	800278e <__aeabi_dsub+0x26e>
 800278c:	e0be      	b.n	800290c <__aeabi_dsub+0x3ec>
 800278e:	2f00      	cmp	r7, #0
 8002790:	d000      	beq.n	8002794 <__aeabi_dsub+0x274>
 8002792:	e138      	b.n	8002a06 <__aeabi_dsub+0x4e6>
 8002794:	46ca      	mov	sl, r9
 8002796:	0022      	movs	r2, r4
 8002798:	4302      	orrs	r2, r0
 800279a:	d100      	bne.n	800279e <__aeabi_dsub+0x27e>
 800279c:	e1e2      	b.n	8002b64 <__aeabi_dsub+0x644>
 800279e:	4653      	mov	r3, sl
 80027a0:	1e59      	subs	r1, r3, #1
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d100      	bne.n	80027a8 <__aeabi_dsub+0x288>
 80027a6:	e20d      	b.n	8002bc4 <__aeabi_dsub+0x6a4>
 80027a8:	4a32      	ldr	r2, [pc, #200]	@ (8002874 <__aeabi_dsub+0x354>)
 80027aa:	4592      	cmp	sl, r2
 80027ac:	d100      	bne.n	80027b0 <__aeabi_dsub+0x290>
 80027ae:	e1d2      	b.n	8002b56 <__aeabi_dsub+0x636>
 80027b0:	2701      	movs	r7, #1
 80027b2:	2938      	cmp	r1, #56	@ 0x38
 80027b4:	dc13      	bgt.n	80027de <__aeabi_dsub+0x2be>
 80027b6:	291f      	cmp	r1, #31
 80027b8:	dd00      	ble.n	80027bc <__aeabi_dsub+0x29c>
 80027ba:	e1ee      	b.n	8002b9a <__aeabi_dsub+0x67a>
 80027bc:	2220      	movs	r2, #32
 80027be:	9b02      	ldr	r3, [sp, #8]
 80027c0:	1a52      	subs	r2, r2, r1
 80027c2:	0025      	movs	r5, r4
 80027c4:	0007      	movs	r7, r0
 80027c6:	469a      	mov	sl, r3
 80027c8:	40cc      	lsrs	r4, r1
 80027ca:	4090      	lsls	r0, r2
 80027cc:	4095      	lsls	r5, r2
 80027ce:	40cf      	lsrs	r7, r1
 80027d0:	44a2      	add	sl, r4
 80027d2:	1e42      	subs	r2, r0, #1
 80027d4:	4190      	sbcs	r0, r2
 80027d6:	4653      	mov	r3, sl
 80027d8:	432f      	orrs	r7, r5
 80027da:	4307      	orrs	r7, r0
 80027dc:	9302      	str	r3, [sp, #8]
 80027de:	003d      	movs	r5, r7
 80027e0:	4465      	add	r5, ip
 80027e2:	4565      	cmp	r5, ip
 80027e4:	4192      	sbcs	r2, r2
 80027e6:	9b02      	ldr	r3, [sp, #8]
 80027e8:	4252      	negs	r2, r2
 80027ea:	464f      	mov	r7, r9
 80027ec:	18d4      	adds	r4, r2, r3
 80027ee:	e780      	b.n	80026f2 <__aeabi_dsub+0x1d2>
 80027f0:	4a23      	ldr	r2, [pc, #140]	@ (8002880 <__aeabi_dsub+0x360>)
 80027f2:	1c7d      	adds	r5, r7, #1
 80027f4:	4215      	tst	r5, r2
 80027f6:	d000      	beq.n	80027fa <__aeabi_dsub+0x2da>
 80027f8:	e0aa      	b.n	8002950 <__aeabi_dsub+0x430>
 80027fa:	4662      	mov	r2, ip
 80027fc:	0025      	movs	r5, r4
 80027fe:	9b02      	ldr	r3, [sp, #8]
 8002800:	4305      	orrs	r5, r0
 8002802:	431a      	orrs	r2, r3
 8002804:	2f00      	cmp	r7, #0
 8002806:	d000      	beq.n	800280a <__aeabi_dsub+0x2ea>
 8002808:	e0f5      	b.n	80029f6 <__aeabi_dsub+0x4d6>
 800280a:	2d00      	cmp	r5, #0
 800280c:	d100      	bne.n	8002810 <__aeabi_dsub+0x2f0>
 800280e:	e16b      	b.n	8002ae8 <__aeabi_dsub+0x5c8>
 8002810:	2a00      	cmp	r2, #0
 8002812:	d100      	bne.n	8002816 <__aeabi_dsub+0x2f6>
 8002814:	e152      	b.n	8002abc <__aeabi_dsub+0x59c>
 8002816:	4663      	mov	r3, ip
 8002818:	1ac5      	subs	r5, r0, r3
 800281a:	9b02      	ldr	r3, [sp, #8]
 800281c:	1ae2      	subs	r2, r4, r3
 800281e:	42a8      	cmp	r0, r5
 8002820:	419b      	sbcs	r3, r3
 8002822:	425b      	negs	r3, r3
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	021a      	lsls	r2, r3, #8
 8002828:	d400      	bmi.n	800282c <__aeabi_dsub+0x30c>
 800282a:	e1d5      	b.n	8002bd8 <__aeabi_dsub+0x6b8>
 800282c:	4663      	mov	r3, ip
 800282e:	1a1d      	subs	r5, r3, r0
 8002830:	45ac      	cmp	ip, r5
 8002832:	4192      	sbcs	r2, r2
 8002834:	2601      	movs	r6, #1
 8002836:	9b02      	ldr	r3, [sp, #8]
 8002838:	4252      	negs	r2, r2
 800283a:	1b1c      	subs	r4, r3, r4
 800283c:	4688      	mov	r8, r1
 800283e:	1aa4      	subs	r4, r4, r2
 8002840:	400e      	ands	r6, r1
 8002842:	e6f6      	b.n	8002632 <__aeabi_dsub+0x112>
 8002844:	4297      	cmp	r7, r2
 8002846:	d03f      	beq.n	80028c8 <__aeabi_dsub+0x3a8>
 8002848:	4652      	mov	r2, sl
 800284a:	2501      	movs	r5, #1
 800284c:	2a38      	cmp	r2, #56	@ 0x38
 800284e:	dd00      	ble.n	8002852 <__aeabi_dsub+0x332>
 8002850:	e74a      	b.n	80026e8 <__aeabi_dsub+0x1c8>
 8002852:	2280      	movs	r2, #128	@ 0x80
 8002854:	9b02      	ldr	r3, [sp, #8]
 8002856:	0412      	lsls	r2, r2, #16
 8002858:	4313      	orrs	r3, r2
 800285a:	9302      	str	r3, [sp, #8]
 800285c:	e72d      	b.n	80026ba <__aeabi_dsub+0x19a>
 800285e:	003c      	movs	r4, r7
 8002860:	2500      	movs	r5, #0
 8002862:	2200      	movs	r2, #0
 8002864:	e705      	b.n	8002672 <__aeabi_dsub+0x152>
 8002866:	2307      	movs	r3, #7
 8002868:	402b      	ands	r3, r5
 800286a:	2b00      	cmp	r3, #0
 800286c:	d000      	beq.n	8002870 <__aeabi_dsub+0x350>
 800286e:	e6e2      	b.n	8002636 <__aeabi_dsub+0x116>
 8002870:	e06b      	b.n	800294a <__aeabi_dsub+0x42a>
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	000007ff 	.word	0x000007ff
 8002878:	ff7fffff 	.word	0xff7fffff
 800287c:	fffff801 	.word	0xfffff801
 8002880:	000007fe 	.word	0x000007fe
 8002884:	0028      	movs	r0, r5
 8002886:	f000 fb63 	bl	8002f50 <__clzsi2>
 800288a:	0003      	movs	r3, r0
 800288c:	3318      	adds	r3, #24
 800288e:	2b1f      	cmp	r3, #31
 8002890:	dc00      	bgt.n	8002894 <__aeabi_dsub+0x374>
 8002892:	e6b4      	b.n	80025fe <__aeabi_dsub+0xde>
 8002894:	002a      	movs	r2, r5
 8002896:	3808      	subs	r0, #8
 8002898:	4082      	lsls	r2, r0
 800289a:	429f      	cmp	r7, r3
 800289c:	dd00      	ble.n	80028a0 <__aeabi_dsub+0x380>
 800289e:	e0b9      	b.n	8002a14 <__aeabi_dsub+0x4f4>
 80028a0:	1bdb      	subs	r3, r3, r7
 80028a2:	1c58      	adds	r0, r3, #1
 80028a4:	281f      	cmp	r0, #31
 80028a6:	dc00      	bgt.n	80028aa <__aeabi_dsub+0x38a>
 80028a8:	e1a0      	b.n	8002bec <__aeabi_dsub+0x6cc>
 80028aa:	0015      	movs	r5, r2
 80028ac:	3b1f      	subs	r3, #31
 80028ae:	40dd      	lsrs	r5, r3
 80028b0:	2820      	cmp	r0, #32
 80028b2:	d005      	beq.n	80028c0 <__aeabi_dsub+0x3a0>
 80028b4:	2340      	movs	r3, #64	@ 0x40
 80028b6:	1a1b      	subs	r3, r3, r0
 80028b8:	409a      	lsls	r2, r3
 80028ba:	1e53      	subs	r3, r2, #1
 80028bc:	419a      	sbcs	r2, r3
 80028be:	4315      	orrs	r5, r2
 80028c0:	2307      	movs	r3, #7
 80028c2:	2700      	movs	r7, #0
 80028c4:	402b      	ands	r3, r5
 80028c6:	e7d0      	b.n	800286a <__aeabi_dsub+0x34a>
 80028c8:	08c0      	lsrs	r0, r0, #3
 80028ca:	0762      	lsls	r2, r4, #29
 80028cc:	4302      	orrs	r2, r0
 80028ce:	08e4      	lsrs	r4, r4, #3
 80028d0:	e737      	b.n	8002742 <__aeabi_dsub+0x222>
 80028d2:	08ea      	lsrs	r2, r5, #3
 80028d4:	0763      	lsls	r3, r4, #29
 80028d6:	431a      	orrs	r2, r3
 80028d8:	4bd3      	ldr	r3, [pc, #844]	@ (8002c28 <__aeabi_dsub+0x708>)
 80028da:	08e4      	lsrs	r4, r4, #3
 80028dc:	429f      	cmp	r7, r3
 80028de:	d100      	bne.n	80028e2 <__aeabi_dsub+0x3c2>
 80028e0:	e72f      	b.n	8002742 <__aeabi_dsub+0x222>
 80028e2:	0324      	lsls	r4, r4, #12
 80028e4:	0b25      	lsrs	r5, r4, #12
 80028e6:	057c      	lsls	r4, r7, #21
 80028e8:	0d64      	lsrs	r4, r4, #21
 80028ea:	e6c2      	b.n	8002672 <__aeabi_dsub+0x152>
 80028ec:	46ca      	mov	sl, r9
 80028ee:	0022      	movs	r2, r4
 80028f0:	4302      	orrs	r2, r0
 80028f2:	d158      	bne.n	80029a6 <__aeabi_dsub+0x486>
 80028f4:	4663      	mov	r3, ip
 80028f6:	000e      	movs	r6, r1
 80028f8:	9c02      	ldr	r4, [sp, #8]
 80028fa:	9303      	str	r3, [sp, #12]
 80028fc:	9b03      	ldr	r3, [sp, #12]
 80028fe:	4657      	mov	r7, sl
 8002900:	08da      	lsrs	r2, r3, #3
 8002902:	e7e7      	b.n	80028d4 <__aeabi_dsub+0x3b4>
 8002904:	4cc9      	ldr	r4, [pc, #804]	@ (8002c2c <__aeabi_dsub+0x70c>)
 8002906:	1aff      	subs	r7, r7, r3
 8002908:	4014      	ands	r4, r2
 800290a:	e692      	b.n	8002632 <__aeabi_dsub+0x112>
 800290c:	4dc8      	ldr	r5, [pc, #800]	@ (8002c30 <__aeabi_dsub+0x710>)
 800290e:	1c7a      	adds	r2, r7, #1
 8002910:	422a      	tst	r2, r5
 8002912:	d000      	beq.n	8002916 <__aeabi_dsub+0x3f6>
 8002914:	e084      	b.n	8002a20 <__aeabi_dsub+0x500>
 8002916:	0022      	movs	r2, r4
 8002918:	4302      	orrs	r2, r0
 800291a:	2f00      	cmp	r7, #0
 800291c:	d000      	beq.n	8002920 <__aeabi_dsub+0x400>
 800291e:	e0ef      	b.n	8002b00 <__aeabi_dsub+0x5e0>
 8002920:	2a00      	cmp	r2, #0
 8002922:	d100      	bne.n	8002926 <__aeabi_dsub+0x406>
 8002924:	e0e5      	b.n	8002af2 <__aeabi_dsub+0x5d2>
 8002926:	4662      	mov	r2, ip
 8002928:	9902      	ldr	r1, [sp, #8]
 800292a:	430a      	orrs	r2, r1
 800292c:	d100      	bne.n	8002930 <__aeabi_dsub+0x410>
 800292e:	e0c5      	b.n	8002abc <__aeabi_dsub+0x59c>
 8002930:	4663      	mov	r3, ip
 8002932:	18c5      	adds	r5, r0, r3
 8002934:	468c      	mov	ip, r1
 8002936:	4285      	cmp	r5, r0
 8002938:	4180      	sbcs	r0, r0
 800293a:	4464      	add	r4, ip
 800293c:	4240      	negs	r0, r0
 800293e:	1824      	adds	r4, r4, r0
 8002940:	0223      	lsls	r3, r4, #8
 8002942:	d502      	bpl.n	800294a <__aeabi_dsub+0x42a>
 8002944:	4bb9      	ldr	r3, [pc, #740]	@ (8002c2c <__aeabi_dsub+0x70c>)
 8002946:	3701      	adds	r7, #1
 8002948:	401c      	ands	r4, r3
 800294a:	46ba      	mov	sl, r7
 800294c:	9503      	str	r5, [sp, #12]
 800294e:	e7d5      	b.n	80028fc <__aeabi_dsub+0x3dc>
 8002950:	4662      	mov	r2, ip
 8002952:	1a85      	subs	r5, r0, r2
 8002954:	42a8      	cmp	r0, r5
 8002956:	4192      	sbcs	r2, r2
 8002958:	4252      	negs	r2, r2
 800295a:	4691      	mov	r9, r2
 800295c:	9b02      	ldr	r3, [sp, #8]
 800295e:	1ae3      	subs	r3, r4, r3
 8002960:	001a      	movs	r2, r3
 8002962:	464b      	mov	r3, r9
 8002964:	1ad2      	subs	r2, r2, r3
 8002966:	0013      	movs	r3, r2
 8002968:	4691      	mov	r9, r2
 800296a:	021a      	lsls	r2, r3, #8
 800296c:	d46c      	bmi.n	8002a48 <__aeabi_dsub+0x528>
 800296e:	464a      	mov	r2, r9
 8002970:	464c      	mov	r4, r9
 8002972:	432a      	orrs	r2, r5
 8002974:	d000      	beq.n	8002978 <__aeabi_dsub+0x458>
 8002976:	e63a      	b.n	80025ee <__aeabi_dsub+0xce>
 8002978:	2600      	movs	r6, #0
 800297a:	2400      	movs	r4, #0
 800297c:	2500      	movs	r5, #0
 800297e:	e678      	b.n	8002672 <__aeabi_dsub+0x152>
 8002980:	9902      	ldr	r1, [sp, #8]
 8002982:	4653      	mov	r3, sl
 8002984:	000d      	movs	r5, r1
 8002986:	3a20      	subs	r2, #32
 8002988:	40d5      	lsrs	r5, r2
 800298a:	2b20      	cmp	r3, #32
 800298c:	d006      	beq.n	800299c <__aeabi_dsub+0x47c>
 800298e:	2240      	movs	r2, #64	@ 0x40
 8002990:	1ad2      	subs	r2, r2, r3
 8002992:	000b      	movs	r3, r1
 8002994:	4093      	lsls	r3, r2
 8002996:	4662      	mov	r2, ip
 8002998:	431a      	orrs	r2, r3
 800299a:	4693      	mov	fp, r2
 800299c:	465b      	mov	r3, fp
 800299e:	1e5a      	subs	r2, r3, #1
 80029a0:	4193      	sbcs	r3, r2
 80029a2:	431d      	orrs	r5, r3
 80029a4:	e619      	b.n	80025da <__aeabi_dsub+0xba>
 80029a6:	4653      	mov	r3, sl
 80029a8:	1e5a      	subs	r2, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d100      	bne.n	80029b0 <__aeabi_dsub+0x490>
 80029ae:	e0c6      	b.n	8002b3e <__aeabi_dsub+0x61e>
 80029b0:	4e9d      	ldr	r6, [pc, #628]	@ (8002c28 <__aeabi_dsub+0x708>)
 80029b2:	45b2      	cmp	sl, r6
 80029b4:	d100      	bne.n	80029b8 <__aeabi_dsub+0x498>
 80029b6:	e6bd      	b.n	8002734 <__aeabi_dsub+0x214>
 80029b8:	4688      	mov	r8, r1
 80029ba:	000e      	movs	r6, r1
 80029bc:	2501      	movs	r5, #1
 80029be:	2a38      	cmp	r2, #56	@ 0x38
 80029c0:	dc10      	bgt.n	80029e4 <__aeabi_dsub+0x4c4>
 80029c2:	2a1f      	cmp	r2, #31
 80029c4:	dc7f      	bgt.n	8002ac6 <__aeabi_dsub+0x5a6>
 80029c6:	2120      	movs	r1, #32
 80029c8:	0025      	movs	r5, r4
 80029ca:	1a89      	subs	r1, r1, r2
 80029cc:	0007      	movs	r7, r0
 80029ce:	4088      	lsls	r0, r1
 80029d0:	408d      	lsls	r5, r1
 80029d2:	40d7      	lsrs	r7, r2
 80029d4:	40d4      	lsrs	r4, r2
 80029d6:	1e41      	subs	r1, r0, #1
 80029d8:	4188      	sbcs	r0, r1
 80029da:	9b02      	ldr	r3, [sp, #8]
 80029dc:	433d      	orrs	r5, r7
 80029de:	1b1b      	subs	r3, r3, r4
 80029e0:	4305      	orrs	r5, r0
 80029e2:	9302      	str	r3, [sp, #8]
 80029e4:	4662      	mov	r2, ip
 80029e6:	1b55      	subs	r5, r2, r5
 80029e8:	45ac      	cmp	ip, r5
 80029ea:	4192      	sbcs	r2, r2
 80029ec:	9b02      	ldr	r3, [sp, #8]
 80029ee:	4252      	negs	r2, r2
 80029f0:	464f      	mov	r7, r9
 80029f2:	1a9c      	subs	r4, r3, r2
 80029f4:	e5f6      	b.n	80025e4 <__aeabi_dsub+0xc4>
 80029f6:	2d00      	cmp	r5, #0
 80029f8:	d000      	beq.n	80029fc <__aeabi_dsub+0x4dc>
 80029fa:	e0b7      	b.n	8002b6c <__aeabi_dsub+0x64c>
 80029fc:	2a00      	cmp	r2, #0
 80029fe:	d100      	bne.n	8002a02 <__aeabi_dsub+0x4e2>
 8002a00:	e0f0      	b.n	8002be4 <__aeabi_dsub+0x6c4>
 8002a02:	2601      	movs	r6, #1
 8002a04:	400e      	ands	r6, r1
 8002a06:	4663      	mov	r3, ip
 8002a08:	9802      	ldr	r0, [sp, #8]
 8002a0a:	08d9      	lsrs	r1, r3, #3
 8002a0c:	0742      	lsls	r2, r0, #29
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	08c4      	lsrs	r4, r0, #3
 8002a12:	e696      	b.n	8002742 <__aeabi_dsub+0x222>
 8002a14:	4c85      	ldr	r4, [pc, #532]	@ (8002c2c <__aeabi_dsub+0x70c>)
 8002a16:	1aff      	subs	r7, r7, r3
 8002a18:	4014      	ands	r4, r2
 8002a1a:	0762      	lsls	r2, r4, #29
 8002a1c:	08e4      	lsrs	r4, r4, #3
 8002a1e:	e760      	b.n	80028e2 <__aeabi_dsub+0x3c2>
 8002a20:	4981      	ldr	r1, [pc, #516]	@ (8002c28 <__aeabi_dsub+0x708>)
 8002a22:	428a      	cmp	r2, r1
 8002a24:	d100      	bne.n	8002a28 <__aeabi_dsub+0x508>
 8002a26:	e0c9      	b.n	8002bbc <__aeabi_dsub+0x69c>
 8002a28:	4663      	mov	r3, ip
 8002a2a:	18c1      	adds	r1, r0, r3
 8002a2c:	4281      	cmp	r1, r0
 8002a2e:	4180      	sbcs	r0, r0
 8002a30:	9b02      	ldr	r3, [sp, #8]
 8002a32:	4240      	negs	r0, r0
 8002a34:	18e3      	adds	r3, r4, r3
 8002a36:	181b      	adds	r3, r3, r0
 8002a38:	07dd      	lsls	r5, r3, #31
 8002a3a:	085c      	lsrs	r4, r3, #1
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	0849      	lsrs	r1, r1, #1
 8002a40:	430d      	orrs	r5, r1
 8002a42:	0017      	movs	r7, r2
 8002a44:	402b      	ands	r3, r5
 8002a46:	e710      	b.n	800286a <__aeabi_dsub+0x34a>
 8002a48:	4663      	mov	r3, ip
 8002a4a:	1a1d      	subs	r5, r3, r0
 8002a4c:	45ac      	cmp	ip, r5
 8002a4e:	4192      	sbcs	r2, r2
 8002a50:	2601      	movs	r6, #1
 8002a52:	9b02      	ldr	r3, [sp, #8]
 8002a54:	4252      	negs	r2, r2
 8002a56:	1b1c      	subs	r4, r3, r4
 8002a58:	4688      	mov	r8, r1
 8002a5a:	1aa4      	subs	r4, r4, r2
 8002a5c:	400e      	ands	r6, r1
 8002a5e:	e5c6      	b.n	80025ee <__aeabi_dsub+0xce>
 8002a60:	4663      	mov	r3, ip
 8002a62:	18c5      	adds	r5, r0, r3
 8002a64:	9b02      	ldr	r3, [sp, #8]
 8002a66:	4285      	cmp	r5, r0
 8002a68:	4180      	sbcs	r0, r0
 8002a6a:	469c      	mov	ip, r3
 8002a6c:	4240      	negs	r0, r0
 8002a6e:	4464      	add	r4, ip
 8002a70:	1824      	adds	r4, r4, r0
 8002a72:	2701      	movs	r7, #1
 8002a74:	0223      	lsls	r3, r4, #8
 8002a76:	d400      	bmi.n	8002a7a <__aeabi_dsub+0x55a>
 8002a78:	e6f5      	b.n	8002866 <__aeabi_dsub+0x346>
 8002a7a:	2702      	movs	r7, #2
 8002a7c:	e641      	b.n	8002702 <__aeabi_dsub+0x1e2>
 8002a7e:	4663      	mov	r3, ip
 8002a80:	1ac5      	subs	r5, r0, r3
 8002a82:	42a8      	cmp	r0, r5
 8002a84:	4180      	sbcs	r0, r0
 8002a86:	9b02      	ldr	r3, [sp, #8]
 8002a88:	4240      	negs	r0, r0
 8002a8a:	1ae4      	subs	r4, r4, r3
 8002a8c:	2701      	movs	r7, #1
 8002a8e:	1a24      	subs	r4, r4, r0
 8002a90:	e5a8      	b.n	80025e4 <__aeabi_dsub+0xc4>
 8002a92:	9d02      	ldr	r5, [sp, #8]
 8002a94:	4652      	mov	r2, sl
 8002a96:	002b      	movs	r3, r5
 8002a98:	3a20      	subs	r2, #32
 8002a9a:	40d3      	lsrs	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	4653      	mov	r3, sl
 8002aa0:	2b20      	cmp	r3, #32
 8002aa2:	d006      	beq.n	8002ab2 <__aeabi_dsub+0x592>
 8002aa4:	2240      	movs	r2, #64	@ 0x40
 8002aa6:	1ad2      	subs	r2, r2, r3
 8002aa8:	002b      	movs	r3, r5
 8002aaa:	4093      	lsls	r3, r2
 8002aac:	4662      	mov	r2, ip
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	4693      	mov	fp, r2
 8002ab2:	465d      	mov	r5, fp
 8002ab4:	1e6b      	subs	r3, r5, #1
 8002ab6:	419d      	sbcs	r5, r3
 8002ab8:	430d      	orrs	r5, r1
 8002aba:	e615      	b.n	80026e8 <__aeabi_dsub+0x1c8>
 8002abc:	0762      	lsls	r2, r4, #29
 8002abe:	08c0      	lsrs	r0, r0, #3
 8002ac0:	4302      	orrs	r2, r0
 8002ac2:	08e4      	lsrs	r4, r4, #3
 8002ac4:	e70d      	b.n	80028e2 <__aeabi_dsub+0x3c2>
 8002ac6:	0011      	movs	r1, r2
 8002ac8:	0027      	movs	r7, r4
 8002aca:	3920      	subs	r1, #32
 8002acc:	40cf      	lsrs	r7, r1
 8002ace:	2a20      	cmp	r2, #32
 8002ad0:	d005      	beq.n	8002ade <__aeabi_dsub+0x5be>
 8002ad2:	2140      	movs	r1, #64	@ 0x40
 8002ad4:	1a8a      	subs	r2, r1, r2
 8002ad6:	4094      	lsls	r4, r2
 8002ad8:	0025      	movs	r5, r4
 8002ada:	4305      	orrs	r5, r0
 8002adc:	9503      	str	r5, [sp, #12]
 8002ade:	9d03      	ldr	r5, [sp, #12]
 8002ae0:	1e6a      	subs	r2, r5, #1
 8002ae2:	4195      	sbcs	r5, r2
 8002ae4:	433d      	orrs	r5, r7
 8002ae6:	e77d      	b.n	80029e4 <__aeabi_dsub+0x4c4>
 8002ae8:	2a00      	cmp	r2, #0
 8002aea:	d100      	bne.n	8002aee <__aeabi_dsub+0x5ce>
 8002aec:	e744      	b.n	8002978 <__aeabi_dsub+0x458>
 8002aee:	2601      	movs	r6, #1
 8002af0:	400e      	ands	r6, r1
 8002af2:	4663      	mov	r3, ip
 8002af4:	08d9      	lsrs	r1, r3, #3
 8002af6:	9b02      	ldr	r3, [sp, #8]
 8002af8:	075a      	lsls	r2, r3, #29
 8002afa:	430a      	orrs	r2, r1
 8002afc:	08dc      	lsrs	r4, r3, #3
 8002afe:	e6f0      	b.n	80028e2 <__aeabi_dsub+0x3c2>
 8002b00:	2a00      	cmp	r2, #0
 8002b02:	d028      	beq.n	8002b56 <__aeabi_dsub+0x636>
 8002b04:	4662      	mov	r2, ip
 8002b06:	9f02      	ldr	r7, [sp, #8]
 8002b08:	08c0      	lsrs	r0, r0, #3
 8002b0a:	433a      	orrs	r2, r7
 8002b0c:	d100      	bne.n	8002b10 <__aeabi_dsub+0x5f0>
 8002b0e:	e6dc      	b.n	80028ca <__aeabi_dsub+0x3aa>
 8002b10:	0762      	lsls	r2, r4, #29
 8002b12:	4310      	orrs	r0, r2
 8002b14:	2280      	movs	r2, #128	@ 0x80
 8002b16:	08e4      	lsrs	r4, r4, #3
 8002b18:	0312      	lsls	r2, r2, #12
 8002b1a:	4214      	tst	r4, r2
 8002b1c:	d009      	beq.n	8002b32 <__aeabi_dsub+0x612>
 8002b1e:	08fd      	lsrs	r5, r7, #3
 8002b20:	4215      	tst	r5, r2
 8002b22:	d106      	bne.n	8002b32 <__aeabi_dsub+0x612>
 8002b24:	4663      	mov	r3, ip
 8002b26:	2601      	movs	r6, #1
 8002b28:	002c      	movs	r4, r5
 8002b2a:	08d8      	lsrs	r0, r3, #3
 8002b2c:	077b      	lsls	r3, r7, #29
 8002b2e:	4318      	orrs	r0, r3
 8002b30:	400e      	ands	r6, r1
 8002b32:	0f42      	lsrs	r2, r0, #29
 8002b34:	00c0      	lsls	r0, r0, #3
 8002b36:	08c0      	lsrs	r0, r0, #3
 8002b38:	0752      	lsls	r2, r2, #29
 8002b3a:	4302      	orrs	r2, r0
 8002b3c:	e601      	b.n	8002742 <__aeabi_dsub+0x222>
 8002b3e:	4663      	mov	r3, ip
 8002b40:	1a1d      	subs	r5, r3, r0
 8002b42:	45ac      	cmp	ip, r5
 8002b44:	4192      	sbcs	r2, r2
 8002b46:	9b02      	ldr	r3, [sp, #8]
 8002b48:	4252      	negs	r2, r2
 8002b4a:	1b1c      	subs	r4, r3, r4
 8002b4c:	000e      	movs	r6, r1
 8002b4e:	4688      	mov	r8, r1
 8002b50:	2701      	movs	r7, #1
 8002b52:	1aa4      	subs	r4, r4, r2
 8002b54:	e546      	b.n	80025e4 <__aeabi_dsub+0xc4>
 8002b56:	4663      	mov	r3, ip
 8002b58:	08d9      	lsrs	r1, r3, #3
 8002b5a:	9b02      	ldr	r3, [sp, #8]
 8002b5c:	075a      	lsls	r2, r3, #29
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	08dc      	lsrs	r4, r3, #3
 8002b62:	e5ee      	b.n	8002742 <__aeabi_dsub+0x222>
 8002b64:	4663      	mov	r3, ip
 8002b66:	9c02      	ldr	r4, [sp, #8]
 8002b68:	9303      	str	r3, [sp, #12]
 8002b6a:	e6c7      	b.n	80028fc <__aeabi_dsub+0x3dc>
 8002b6c:	08c0      	lsrs	r0, r0, #3
 8002b6e:	2a00      	cmp	r2, #0
 8002b70:	d100      	bne.n	8002b74 <__aeabi_dsub+0x654>
 8002b72:	e6aa      	b.n	80028ca <__aeabi_dsub+0x3aa>
 8002b74:	0762      	lsls	r2, r4, #29
 8002b76:	4310      	orrs	r0, r2
 8002b78:	2280      	movs	r2, #128	@ 0x80
 8002b7a:	08e4      	lsrs	r4, r4, #3
 8002b7c:	0312      	lsls	r2, r2, #12
 8002b7e:	4214      	tst	r4, r2
 8002b80:	d0d7      	beq.n	8002b32 <__aeabi_dsub+0x612>
 8002b82:	9f02      	ldr	r7, [sp, #8]
 8002b84:	08fd      	lsrs	r5, r7, #3
 8002b86:	4215      	tst	r5, r2
 8002b88:	d1d3      	bne.n	8002b32 <__aeabi_dsub+0x612>
 8002b8a:	4663      	mov	r3, ip
 8002b8c:	2601      	movs	r6, #1
 8002b8e:	08d8      	lsrs	r0, r3, #3
 8002b90:	077b      	lsls	r3, r7, #29
 8002b92:	002c      	movs	r4, r5
 8002b94:	4318      	orrs	r0, r3
 8002b96:	400e      	ands	r6, r1
 8002b98:	e7cb      	b.n	8002b32 <__aeabi_dsub+0x612>
 8002b9a:	000a      	movs	r2, r1
 8002b9c:	0027      	movs	r7, r4
 8002b9e:	3a20      	subs	r2, #32
 8002ba0:	40d7      	lsrs	r7, r2
 8002ba2:	2920      	cmp	r1, #32
 8002ba4:	d005      	beq.n	8002bb2 <__aeabi_dsub+0x692>
 8002ba6:	2240      	movs	r2, #64	@ 0x40
 8002ba8:	1a52      	subs	r2, r2, r1
 8002baa:	4094      	lsls	r4, r2
 8002bac:	0025      	movs	r5, r4
 8002bae:	4305      	orrs	r5, r0
 8002bb0:	9503      	str	r5, [sp, #12]
 8002bb2:	9d03      	ldr	r5, [sp, #12]
 8002bb4:	1e6a      	subs	r2, r5, #1
 8002bb6:	4195      	sbcs	r5, r2
 8002bb8:	432f      	orrs	r7, r5
 8002bba:	e610      	b.n	80027de <__aeabi_dsub+0x2be>
 8002bbc:	0014      	movs	r4, r2
 8002bbe:	2500      	movs	r5, #0
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	e556      	b.n	8002672 <__aeabi_dsub+0x152>
 8002bc4:	9b02      	ldr	r3, [sp, #8]
 8002bc6:	4460      	add	r0, ip
 8002bc8:	4699      	mov	r9, r3
 8002bca:	4560      	cmp	r0, ip
 8002bcc:	4192      	sbcs	r2, r2
 8002bce:	444c      	add	r4, r9
 8002bd0:	4252      	negs	r2, r2
 8002bd2:	0005      	movs	r5, r0
 8002bd4:	18a4      	adds	r4, r4, r2
 8002bd6:	e74c      	b.n	8002a72 <__aeabi_dsub+0x552>
 8002bd8:	001a      	movs	r2, r3
 8002bda:	001c      	movs	r4, r3
 8002bdc:	432a      	orrs	r2, r5
 8002bde:	d000      	beq.n	8002be2 <__aeabi_dsub+0x6c2>
 8002be0:	e6b3      	b.n	800294a <__aeabi_dsub+0x42a>
 8002be2:	e6c9      	b.n	8002978 <__aeabi_dsub+0x458>
 8002be4:	2480      	movs	r4, #128	@ 0x80
 8002be6:	2600      	movs	r6, #0
 8002be8:	0324      	lsls	r4, r4, #12
 8002bea:	e5ae      	b.n	800274a <__aeabi_dsub+0x22a>
 8002bec:	2120      	movs	r1, #32
 8002bee:	2500      	movs	r5, #0
 8002bf0:	1a09      	subs	r1, r1, r0
 8002bf2:	e517      	b.n	8002624 <__aeabi_dsub+0x104>
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2500      	movs	r5, #0
 8002bf8:	4c0b      	ldr	r4, [pc, #44]	@ (8002c28 <__aeabi_dsub+0x708>)
 8002bfa:	e53a      	b.n	8002672 <__aeabi_dsub+0x152>
 8002bfc:	2d00      	cmp	r5, #0
 8002bfe:	d100      	bne.n	8002c02 <__aeabi_dsub+0x6e2>
 8002c00:	e5f6      	b.n	80027f0 <__aeabi_dsub+0x2d0>
 8002c02:	464b      	mov	r3, r9
 8002c04:	1bda      	subs	r2, r3, r7
 8002c06:	4692      	mov	sl, r2
 8002c08:	2f00      	cmp	r7, #0
 8002c0a:	d100      	bne.n	8002c0e <__aeabi_dsub+0x6ee>
 8002c0c:	e66f      	b.n	80028ee <__aeabi_dsub+0x3ce>
 8002c0e:	2a38      	cmp	r2, #56	@ 0x38
 8002c10:	dc05      	bgt.n	8002c1e <__aeabi_dsub+0x6fe>
 8002c12:	2680      	movs	r6, #128	@ 0x80
 8002c14:	0436      	lsls	r6, r6, #16
 8002c16:	4334      	orrs	r4, r6
 8002c18:	4688      	mov	r8, r1
 8002c1a:	000e      	movs	r6, r1
 8002c1c:	e6d1      	b.n	80029c2 <__aeabi_dsub+0x4a2>
 8002c1e:	4688      	mov	r8, r1
 8002c20:	000e      	movs	r6, r1
 8002c22:	2501      	movs	r5, #1
 8002c24:	e6de      	b.n	80029e4 <__aeabi_dsub+0x4c4>
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	000007ff 	.word	0x000007ff
 8002c2c:	ff7fffff 	.word	0xff7fffff
 8002c30:	000007fe 	.word	0x000007fe
 8002c34:	2d00      	cmp	r5, #0
 8002c36:	d100      	bne.n	8002c3a <__aeabi_dsub+0x71a>
 8002c38:	e668      	b.n	800290c <__aeabi_dsub+0x3ec>
 8002c3a:	464b      	mov	r3, r9
 8002c3c:	1bd9      	subs	r1, r3, r7
 8002c3e:	2f00      	cmp	r7, #0
 8002c40:	d101      	bne.n	8002c46 <__aeabi_dsub+0x726>
 8002c42:	468a      	mov	sl, r1
 8002c44:	e5a7      	b.n	8002796 <__aeabi_dsub+0x276>
 8002c46:	2701      	movs	r7, #1
 8002c48:	2938      	cmp	r1, #56	@ 0x38
 8002c4a:	dd00      	ble.n	8002c4e <__aeabi_dsub+0x72e>
 8002c4c:	e5c7      	b.n	80027de <__aeabi_dsub+0x2be>
 8002c4e:	2280      	movs	r2, #128	@ 0x80
 8002c50:	0412      	lsls	r2, r2, #16
 8002c52:	4314      	orrs	r4, r2
 8002c54:	e5af      	b.n	80027b6 <__aeabi_dsub+0x296>
 8002c56:	46c0      	nop			@ (mov r8, r8)

08002c58 <__aeabi_dcmpun>:
 8002c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5a:	46c6      	mov	lr, r8
 8002c5c:	031e      	lsls	r6, r3, #12
 8002c5e:	0b36      	lsrs	r6, r6, #12
 8002c60:	46b0      	mov	r8, r6
 8002c62:	4e0d      	ldr	r6, [pc, #52]	@ (8002c98 <__aeabi_dcmpun+0x40>)
 8002c64:	030c      	lsls	r4, r1, #12
 8002c66:	004d      	lsls	r5, r1, #1
 8002c68:	005f      	lsls	r7, r3, #1
 8002c6a:	b500      	push	{lr}
 8002c6c:	0b24      	lsrs	r4, r4, #12
 8002c6e:	0d6d      	lsrs	r5, r5, #21
 8002c70:	0d7f      	lsrs	r7, r7, #21
 8002c72:	42b5      	cmp	r5, r6
 8002c74:	d00b      	beq.n	8002c8e <__aeabi_dcmpun+0x36>
 8002c76:	4908      	ldr	r1, [pc, #32]	@ (8002c98 <__aeabi_dcmpun+0x40>)
 8002c78:	2000      	movs	r0, #0
 8002c7a:	428f      	cmp	r7, r1
 8002c7c:	d104      	bne.n	8002c88 <__aeabi_dcmpun+0x30>
 8002c7e:	4646      	mov	r6, r8
 8002c80:	4316      	orrs	r6, r2
 8002c82:	0030      	movs	r0, r6
 8002c84:	1e43      	subs	r3, r0, #1
 8002c86:	4198      	sbcs	r0, r3
 8002c88:	bc80      	pop	{r7}
 8002c8a:	46b8      	mov	r8, r7
 8002c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c8e:	4304      	orrs	r4, r0
 8002c90:	2001      	movs	r0, #1
 8002c92:	2c00      	cmp	r4, #0
 8002c94:	d1f8      	bne.n	8002c88 <__aeabi_dcmpun+0x30>
 8002c96:	e7ee      	b.n	8002c76 <__aeabi_dcmpun+0x1e>
 8002c98:	000007ff 	.word	0x000007ff

08002c9c <__aeabi_d2iz>:
 8002c9c:	000b      	movs	r3, r1
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	4d16      	ldr	r5, [pc, #88]	@ (8002cfc <__aeabi_d2iz+0x60>)
 8002ca4:	030c      	lsls	r4, r1, #12
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	0049      	lsls	r1, r1, #1
 8002caa:	2000      	movs	r0, #0
 8002cac:	9200      	str	r2, [sp, #0]
 8002cae:	9301      	str	r3, [sp, #4]
 8002cb0:	0b24      	lsrs	r4, r4, #12
 8002cb2:	0d49      	lsrs	r1, r1, #21
 8002cb4:	0fde      	lsrs	r6, r3, #31
 8002cb6:	42a9      	cmp	r1, r5
 8002cb8:	dd04      	ble.n	8002cc4 <__aeabi_d2iz+0x28>
 8002cba:	4811      	ldr	r0, [pc, #68]	@ (8002d00 <__aeabi_d2iz+0x64>)
 8002cbc:	4281      	cmp	r1, r0
 8002cbe:	dd03      	ble.n	8002cc8 <__aeabi_d2iz+0x2c>
 8002cc0:	4b10      	ldr	r3, [pc, #64]	@ (8002d04 <__aeabi_d2iz+0x68>)
 8002cc2:	18f0      	adds	r0, r6, r3
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd70      	pop	{r4, r5, r6, pc}
 8002cc8:	2080      	movs	r0, #128	@ 0x80
 8002cca:	0340      	lsls	r0, r0, #13
 8002ccc:	4320      	orrs	r0, r4
 8002cce:	4c0e      	ldr	r4, [pc, #56]	@ (8002d08 <__aeabi_d2iz+0x6c>)
 8002cd0:	1a64      	subs	r4, r4, r1
 8002cd2:	2c1f      	cmp	r4, #31
 8002cd4:	dd08      	ble.n	8002ce8 <__aeabi_d2iz+0x4c>
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d0c <__aeabi_d2iz+0x70>)
 8002cd8:	1a5b      	subs	r3, r3, r1
 8002cda:	40d8      	lsrs	r0, r3
 8002cdc:	0003      	movs	r3, r0
 8002cde:	4258      	negs	r0, r3
 8002ce0:	2e00      	cmp	r6, #0
 8002ce2:	d1ef      	bne.n	8002cc4 <__aeabi_d2iz+0x28>
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	e7ed      	b.n	8002cc4 <__aeabi_d2iz+0x28>
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <__aeabi_d2iz+0x74>)
 8002cea:	9a00      	ldr	r2, [sp, #0]
 8002cec:	469c      	mov	ip, r3
 8002cee:	0003      	movs	r3, r0
 8002cf0:	4461      	add	r1, ip
 8002cf2:	408b      	lsls	r3, r1
 8002cf4:	40e2      	lsrs	r2, r4
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	e7f1      	b.n	8002cde <__aeabi_d2iz+0x42>
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	000003fe 	.word	0x000003fe
 8002d00:	0000041d 	.word	0x0000041d
 8002d04:	7fffffff 	.word	0x7fffffff
 8002d08:	00000433 	.word	0x00000433
 8002d0c:	00000413 	.word	0x00000413
 8002d10:	fffffbed 	.word	0xfffffbed

08002d14 <__aeabi_i2d>:
 8002d14:	b570      	push	{r4, r5, r6, lr}
 8002d16:	2800      	cmp	r0, #0
 8002d18:	d016      	beq.n	8002d48 <__aeabi_i2d+0x34>
 8002d1a:	17c3      	asrs	r3, r0, #31
 8002d1c:	18c5      	adds	r5, r0, r3
 8002d1e:	405d      	eors	r5, r3
 8002d20:	0fc4      	lsrs	r4, r0, #31
 8002d22:	0028      	movs	r0, r5
 8002d24:	f000 f914 	bl	8002f50 <__clzsi2>
 8002d28:	4b10      	ldr	r3, [pc, #64]	@ (8002d6c <__aeabi_i2d+0x58>)
 8002d2a:	1a1b      	subs	r3, r3, r0
 8002d2c:	055b      	lsls	r3, r3, #21
 8002d2e:	0d5b      	lsrs	r3, r3, #21
 8002d30:	280a      	cmp	r0, #10
 8002d32:	dc14      	bgt.n	8002d5e <__aeabi_i2d+0x4a>
 8002d34:	0002      	movs	r2, r0
 8002d36:	002e      	movs	r6, r5
 8002d38:	3215      	adds	r2, #21
 8002d3a:	4096      	lsls	r6, r2
 8002d3c:	220b      	movs	r2, #11
 8002d3e:	1a12      	subs	r2, r2, r0
 8002d40:	40d5      	lsrs	r5, r2
 8002d42:	032d      	lsls	r5, r5, #12
 8002d44:	0b2d      	lsrs	r5, r5, #12
 8002d46:	e003      	b.n	8002d50 <__aeabi_i2d+0x3c>
 8002d48:	2400      	movs	r4, #0
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	2500      	movs	r5, #0
 8002d4e:	2600      	movs	r6, #0
 8002d50:	051b      	lsls	r3, r3, #20
 8002d52:	432b      	orrs	r3, r5
 8002d54:	07e4      	lsls	r4, r4, #31
 8002d56:	4323      	orrs	r3, r4
 8002d58:	0030      	movs	r0, r6
 8002d5a:	0019      	movs	r1, r3
 8002d5c:	bd70      	pop	{r4, r5, r6, pc}
 8002d5e:	380b      	subs	r0, #11
 8002d60:	4085      	lsls	r5, r0
 8002d62:	032d      	lsls	r5, r5, #12
 8002d64:	2600      	movs	r6, #0
 8002d66:	0b2d      	lsrs	r5, r5, #12
 8002d68:	e7f2      	b.n	8002d50 <__aeabi_i2d+0x3c>
 8002d6a:	46c0      	nop			@ (mov r8, r8)
 8002d6c:	0000041e 	.word	0x0000041e

08002d70 <__aeabi_ui2d>:
 8002d70:	b510      	push	{r4, lr}
 8002d72:	1e04      	subs	r4, r0, #0
 8002d74:	d010      	beq.n	8002d98 <__aeabi_ui2d+0x28>
 8002d76:	f000 f8eb 	bl	8002f50 <__clzsi2>
 8002d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002db4 <__aeabi_ui2d+0x44>)
 8002d7c:	1a1b      	subs	r3, r3, r0
 8002d7e:	055b      	lsls	r3, r3, #21
 8002d80:	0d5b      	lsrs	r3, r3, #21
 8002d82:	280a      	cmp	r0, #10
 8002d84:	dc0f      	bgt.n	8002da6 <__aeabi_ui2d+0x36>
 8002d86:	220b      	movs	r2, #11
 8002d88:	0021      	movs	r1, r4
 8002d8a:	1a12      	subs	r2, r2, r0
 8002d8c:	40d1      	lsrs	r1, r2
 8002d8e:	3015      	adds	r0, #21
 8002d90:	030a      	lsls	r2, r1, #12
 8002d92:	4084      	lsls	r4, r0
 8002d94:	0b12      	lsrs	r2, r2, #12
 8002d96:	e001      	b.n	8002d9c <__aeabi_ui2d+0x2c>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	051b      	lsls	r3, r3, #20
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	0020      	movs	r0, r4
 8002da2:	0019      	movs	r1, r3
 8002da4:	bd10      	pop	{r4, pc}
 8002da6:	0022      	movs	r2, r4
 8002da8:	380b      	subs	r0, #11
 8002daa:	4082      	lsls	r2, r0
 8002dac:	0312      	lsls	r2, r2, #12
 8002dae:	2400      	movs	r4, #0
 8002db0:	0b12      	lsrs	r2, r2, #12
 8002db2:	e7f3      	b.n	8002d9c <__aeabi_ui2d+0x2c>
 8002db4:	0000041e 	.word	0x0000041e

08002db8 <__aeabi_f2d>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	0242      	lsls	r2, r0, #9
 8002dbc:	0043      	lsls	r3, r0, #1
 8002dbe:	0fc4      	lsrs	r4, r0, #31
 8002dc0:	20fe      	movs	r0, #254	@ 0xfe
 8002dc2:	0e1b      	lsrs	r3, r3, #24
 8002dc4:	1c59      	adds	r1, r3, #1
 8002dc6:	0a55      	lsrs	r5, r2, #9
 8002dc8:	4208      	tst	r0, r1
 8002dca:	d00c      	beq.n	8002de6 <__aeabi_f2d+0x2e>
 8002dcc:	21e0      	movs	r1, #224	@ 0xe0
 8002dce:	0089      	lsls	r1, r1, #2
 8002dd0:	468c      	mov	ip, r1
 8002dd2:	076d      	lsls	r5, r5, #29
 8002dd4:	0b12      	lsrs	r2, r2, #12
 8002dd6:	4463      	add	r3, ip
 8002dd8:	051b      	lsls	r3, r3, #20
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	07e4      	lsls	r4, r4, #31
 8002dde:	4323      	orrs	r3, r4
 8002de0:	0028      	movs	r0, r5
 8002de2:	0019      	movs	r1, r3
 8002de4:	bd70      	pop	{r4, r5, r6, pc}
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d114      	bne.n	8002e14 <__aeabi_f2d+0x5c>
 8002dea:	2d00      	cmp	r5, #0
 8002dec:	d01b      	beq.n	8002e26 <__aeabi_f2d+0x6e>
 8002dee:	0028      	movs	r0, r5
 8002df0:	f000 f8ae 	bl	8002f50 <__clzsi2>
 8002df4:	280a      	cmp	r0, #10
 8002df6:	dc1c      	bgt.n	8002e32 <__aeabi_f2d+0x7a>
 8002df8:	230b      	movs	r3, #11
 8002dfa:	002a      	movs	r2, r5
 8002dfc:	1a1b      	subs	r3, r3, r0
 8002dfe:	40da      	lsrs	r2, r3
 8002e00:	0003      	movs	r3, r0
 8002e02:	3315      	adds	r3, #21
 8002e04:	409d      	lsls	r5, r3
 8002e06:	4b0e      	ldr	r3, [pc, #56]	@ (8002e40 <__aeabi_f2d+0x88>)
 8002e08:	0312      	lsls	r2, r2, #12
 8002e0a:	1a1b      	subs	r3, r3, r0
 8002e0c:	055b      	lsls	r3, r3, #21
 8002e0e:	0b12      	lsrs	r2, r2, #12
 8002e10:	0d5b      	lsrs	r3, r3, #21
 8002e12:	e7e1      	b.n	8002dd8 <__aeabi_f2d+0x20>
 8002e14:	2d00      	cmp	r5, #0
 8002e16:	d009      	beq.n	8002e2c <__aeabi_f2d+0x74>
 8002e18:	0b13      	lsrs	r3, r2, #12
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	0312      	lsls	r2, r2, #12
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	076d      	lsls	r5, r5, #29
 8002e22:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <__aeabi_f2d+0x8c>)
 8002e24:	e7d8      	b.n	8002dd8 <__aeabi_f2d+0x20>
 8002e26:	2300      	movs	r3, #0
 8002e28:	2200      	movs	r2, #0
 8002e2a:	e7d5      	b.n	8002dd8 <__aeabi_f2d+0x20>
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <__aeabi_f2d+0x8c>)
 8002e30:	e7d2      	b.n	8002dd8 <__aeabi_f2d+0x20>
 8002e32:	0003      	movs	r3, r0
 8002e34:	002a      	movs	r2, r5
 8002e36:	3b0b      	subs	r3, #11
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	2500      	movs	r5, #0
 8002e3c:	e7e3      	b.n	8002e06 <__aeabi_f2d+0x4e>
 8002e3e:	46c0      	nop			@ (mov r8, r8)
 8002e40:	00000389 	.word	0x00000389
 8002e44:	000007ff 	.word	0x000007ff

08002e48 <__aeabi_d2f>:
 8002e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e4a:	004b      	lsls	r3, r1, #1
 8002e4c:	030f      	lsls	r7, r1, #12
 8002e4e:	0d5b      	lsrs	r3, r3, #21
 8002e50:	4c3b      	ldr	r4, [pc, #236]	@ (8002f40 <__aeabi_d2f+0xf8>)
 8002e52:	0f45      	lsrs	r5, r0, #29
 8002e54:	b083      	sub	sp, #12
 8002e56:	0a7f      	lsrs	r7, r7, #9
 8002e58:	1c5e      	adds	r6, r3, #1
 8002e5a:	432f      	orrs	r7, r5
 8002e5c:	9000      	str	r0, [sp, #0]
 8002e5e:	9101      	str	r1, [sp, #4]
 8002e60:	0fca      	lsrs	r2, r1, #31
 8002e62:	00c5      	lsls	r5, r0, #3
 8002e64:	4226      	tst	r6, r4
 8002e66:	d00b      	beq.n	8002e80 <__aeabi_d2f+0x38>
 8002e68:	4936      	ldr	r1, [pc, #216]	@ (8002f44 <__aeabi_d2f+0xfc>)
 8002e6a:	185c      	adds	r4, r3, r1
 8002e6c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002e6e:	dd13      	ble.n	8002e98 <__aeabi_d2f+0x50>
 8002e70:	20ff      	movs	r0, #255	@ 0xff
 8002e72:	2300      	movs	r3, #0
 8002e74:	05c0      	lsls	r0, r0, #23
 8002e76:	4318      	orrs	r0, r3
 8002e78:	07d2      	lsls	r2, r2, #31
 8002e7a:	4310      	orrs	r0, r2
 8002e7c:	b003      	add	sp, #12
 8002e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d102      	bne.n	8002e8a <__aeabi_d2f+0x42>
 8002e84:	2000      	movs	r0, #0
 8002e86:	2300      	movs	r3, #0
 8002e88:	e7f4      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002e8a:	433d      	orrs	r5, r7
 8002e8c:	d0f0      	beq.n	8002e70 <__aeabi_d2f+0x28>
 8002e8e:	2380      	movs	r3, #128	@ 0x80
 8002e90:	03db      	lsls	r3, r3, #15
 8002e92:	20ff      	movs	r0, #255	@ 0xff
 8002e94:	433b      	orrs	r3, r7
 8002e96:	e7ed      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002e98:	2c00      	cmp	r4, #0
 8002e9a:	dd14      	ble.n	8002ec6 <__aeabi_d2f+0x7e>
 8002e9c:	9b00      	ldr	r3, [sp, #0]
 8002e9e:	00ff      	lsls	r7, r7, #3
 8002ea0:	019b      	lsls	r3, r3, #6
 8002ea2:	1e58      	subs	r0, r3, #1
 8002ea4:	4183      	sbcs	r3, r0
 8002ea6:	0f69      	lsrs	r1, r5, #29
 8002ea8:	433b      	orrs	r3, r7
 8002eaa:	430b      	orrs	r3, r1
 8002eac:	0759      	lsls	r1, r3, #29
 8002eae:	d041      	beq.n	8002f34 <__aeabi_d2f+0xec>
 8002eb0:	210f      	movs	r1, #15
 8002eb2:	4019      	ands	r1, r3
 8002eb4:	2904      	cmp	r1, #4
 8002eb6:	d028      	beq.n	8002f0a <__aeabi_d2f+0xc2>
 8002eb8:	3304      	adds	r3, #4
 8002eba:	0159      	lsls	r1, r3, #5
 8002ebc:	d525      	bpl.n	8002f0a <__aeabi_d2f+0xc2>
 8002ebe:	3401      	adds	r4, #1
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	b2e0      	uxtb	r0, r4
 8002ec4:	e7d6      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002ec6:	0021      	movs	r1, r4
 8002ec8:	3117      	adds	r1, #23
 8002eca:	dbdb      	blt.n	8002e84 <__aeabi_d2f+0x3c>
 8002ecc:	2180      	movs	r1, #128	@ 0x80
 8002ece:	201e      	movs	r0, #30
 8002ed0:	0409      	lsls	r1, r1, #16
 8002ed2:	4339      	orrs	r1, r7
 8002ed4:	1b00      	subs	r0, r0, r4
 8002ed6:	281f      	cmp	r0, #31
 8002ed8:	dd1b      	ble.n	8002f12 <__aeabi_d2f+0xca>
 8002eda:	2602      	movs	r6, #2
 8002edc:	4276      	negs	r6, r6
 8002ede:	1b34      	subs	r4, r6, r4
 8002ee0:	000e      	movs	r6, r1
 8002ee2:	40e6      	lsrs	r6, r4
 8002ee4:	0034      	movs	r4, r6
 8002ee6:	2820      	cmp	r0, #32
 8002ee8:	d004      	beq.n	8002ef4 <__aeabi_d2f+0xac>
 8002eea:	4817      	ldr	r0, [pc, #92]	@ (8002f48 <__aeabi_d2f+0x100>)
 8002eec:	4684      	mov	ip, r0
 8002eee:	4463      	add	r3, ip
 8002ef0:	4099      	lsls	r1, r3
 8002ef2:	430d      	orrs	r5, r1
 8002ef4:	002b      	movs	r3, r5
 8002ef6:	1e59      	subs	r1, r3, #1
 8002ef8:	418b      	sbcs	r3, r1
 8002efa:	4323      	orrs	r3, r4
 8002efc:	0759      	lsls	r1, r3, #29
 8002efe:	d015      	beq.n	8002f2c <__aeabi_d2f+0xe4>
 8002f00:	210f      	movs	r1, #15
 8002f02:	2400      	movs	r4, #0
 8002f04:	4019      	ands	r1, r3
 8002f06:	2904      	cmp	r1, #4
 8002f08:	d117      	bne.n	8002f3a <__aeabi_d2f+0xf2>
 8002f0a:	019b      	lsls	r3, r3, #6
 8002f0c:	0a5b      	lsrs	r3, r3, #9
 8002f0e:	b2e0      	uxtb	r0, r4
 8002f10:	e7b0      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002f12:	4c0e      	ldr	r4, [pc, #56]	@ (8002f4c <__aeabi_d2f+0x104>)
 8002f14:	191c      	adds	r4, r3, r4
 8002f16:	002b      	movs	r3, r5
 8002f18:	40a5      	lsls	r5, r4
 8002f1a:	40c3      	lsrs	r3, r0
 8002f1c:	40a1      	lsls	r1, r4
 8002f1e:	1e68      	subs	r0, r5, #1
 8002f20:	4185      	sbcs	r5, r0
 8002f22:	4329      	orrs	r1, r5
 8002f24:	430b      	orrs	r3, r1
 8002f26:	2400      	movs	r4, #0
 8002f28:	0759      	lsls	r1, r3, #29
 8002f2a:	d1c1      	bne.n	8002eb0 <__aeabi_d2f+0x68>
 8002f2c:	019b      	lsls	r3, r3, #6
 8002f2e:	2000      	movs	r0, #0
 8002f30:	0a5b      	lsrs	r3, r3, #9
 8002f32:	e79f      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002f34:	08db      	lsrs	r3, r3, #3
 8002f36:	b2e0      	uxtb	r0, r4
 8002f38:	e79c      	b.n	8002e74 <__aeabi_d2f+0x2c>
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	e7e5      	b.n	8002f0a <__aeabi_d2f+0xc2>
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	000007fe 	.word	0x000007fe
 8002f44:	fffffc80 	.word	0xfffffc80
 8002f48:	fffffca2 	.word	0xfffffca2
 8002f4c:	fffffc82 	.word	0xfffffc82

08002f50 <__clzsi2>:
 8002f50:	211c      	movs	r1, #28
 8002f52:	2301      	movs	r3, #1
 8002f54:	041b      	lsls	r3, r3, #16
 8002f56:	4298      	cmp	r0, r3
 8002f58:	d301      	bcc.n	8002f5e <__clzsi2+0xe>
 8002f5a:	0c00      	lsrs	r0, r0, #16
 8002f5c:	3910      	subs	r1, #16
 8002f5e:	0a1b      	lsrs	r3, r3, #8
 8002f60:	4298      	cmp	r0, r3
 8002f62:	d301      	bcc.n	8002f68 <__clzsi2+0x18>
 8002f64:	0a00      	lsrs	r0, r0, #8
 8002f66:	3908      	subs	r1, #8
 8002f68:	091b      	lsrs	r3, r3, #4
 8002f6a:	4298      	cmp	r0, r3
 8002f6c:	d301      	bcc.n	8002f72 <__clzsi2+0x22>
 8002f6e:	0900      	lsrs	r0, r0, #4
 8002f70:	3904      	subs	r1, #4
 8002f72:	a202      	add	r2, pc, #8	@ (adr r2, 8002f7c <__clzsi2+0x2c>)
 8002f74:	5c10      	ldrb	r0, [r2, r0]
 8002f76:	1840      	adds	r0, r0, r1
 8002f78:	4770      	bx	lr
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	02020304 	.word	0x02020304
 8002f80:	01010101 	.word	0x01010101
	...

08002f8c <__clzdi2>:
 8002f8c:	b510      	push	{r4, lr}
 8002f8e:	2900      	cmp	r1, #0
 8002f90:	d103      	bne.n	8002f9a <__clzdi2+0xe>
 8002f92:	f7ff ffdd 	bl	8002f50 <__clzsi2>
 8002f96:	3020      	adds	r0, #32
 8002f98:	e002      	b.n	8002fa0 <__clzdi2+0x14>
 8002f9a:	0008      	movs	r0, r1
 8002f9c:	f7ff ffd8 	bl	8002f50 <__clzsi2>
 8002fa0:	bd10      	pop	{r4, pc}
 8002fa2:	46c0      	nop			@ (mov r8, r8)

08002fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fa6:	b0c3      	sub	sp, #268	@ 0x10c
 8002fa8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002faa:	f000 fcf1 	bl	8003990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fae:	f000 f98f 	bl	80032d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fb2:	f000 fa91 	bl	80034d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002fb6:	f000 fa71 	bl	800349c <MX_DMA_Init>
  MX_I2C1_Init();
 8002fba:	f000 f9ff 	bl	80033bc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002fbe:	f000 fa3d 	bl	800343c <MX_USART2_UART_Init>
	  //HAL_I2C_Master_Transmit(&hi2c1, SENSOR_ADDR << 1, &data1, sizeof(data1), 10);
	  //HAL_Delay(1000);


    /* USER CODE END WHILE */
	  uint8_t data2[] = {MEASURE_01, MEASURE_02, MEASURE_03};
 8002fc2:	20d8      	movs	r0, #216	@ 0xd8
 8002fc4:	183b      	adds	r3, r7, r0
 8002fc6:	4ab2      	ldr	r2, [pc, #712]	@ (8003290 <main+0x2ec>)
 8002fc8:	8811      	ldrh	r1, [r2, #0]
 8002fca:	8019      	strh	r1, [r3, #0]
 8002fcc:	7892      	ldrb	r2, [r2, #2]
 8002fce:	709a      	strb	r2, [r3, #2]
	  HAL_I2C_Master_Transmit(&hi2c1, SENSOR_ADDR << 1, &data2, sizeof(data2), 1000);
 8002fd0:	183a      	adds	r2, r7, r0
 8002fd2:	48b0      	ldr	r0, [pc, #704]	@ (8003294 <main+0x2f0>)
 8002fd4:	23fa      	movs	r3, #250	@ 0xfa
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	2303      	movs	r3, #3
 8002fdc:	2170      	movs	r1, #112	@ 0x70
 8002fde:	f001 f9d7 	bl	8004390 <HAL_I2C_Master_Transmit>
	  HAL_Delay(5000);
 8002fe2:	4bad      	ldr	r3, [pc, #692]	@ (8003298 <main+0x2f4>)
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f000 fd43 	bl	8003a70 <HAL_Delay>


	  uint8_t received_data[7]; // Array to store received data


	  HAL_I2C_Master_Receive(&hi2c1, SENSOR_ADDR << 1, &received_data, 7, 1000);
 8002fea:	24d0      	movs	r4, #208	@ 0xd0
 8002fec:	193a      	adds	r2, r7, r4
 8002fee:	48a9      	ldr	r0, [pc, #676]	@ (8003294 <main+0x2f0>)
 8002ff0:	23fa      	movs	r3, #250	@ 0xfa
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	2170      	movs	r1, #112	@ 0x70
 8002ffa:	f001 fad1 	bl	80045a0 <HAL_I2C_Master_Receive>
	  HAL_Delay(5000);
 8002ffe:	4ba6      	ldr	r3, [pc, #664]	@ (8003298 <main+0x2f4>)
 8003000:	0018      	movs	r0, r3
 8003002:	f000 fd35 	bl	8003a70 <HAL_Delay>


      char str_01[10];
 	  sprintf(str_01, "First: %d\n\r", received_data[1]);
 8003006:	193b      	adds	r3, r7, r4
 8003008:	785b      	ldrb	r3, [r3, #1]
 800300a:	001a      	movs	r2, r3
 800300c:	49a3      	ldr	r1, [pc, #652]	@ (800329c <main+0x2f8>)
 800300e:	23c4      	movs	r3, #196	@ 0xc4
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	0018      	movs	r0, r3
 8003014:	f005 f930 	bl	8008278 <siprintf>
      //HAL_UART_Transmit(&huart2, (uint8_t *)str_01, strlen(str_01), 10);

      char str_02[10];
 	  sprintf(str_02, "second: %d\n\r", received_data[2]);
 8003018:	193b      	adds	r3, r7, r4
 800301a:	789b      	ldrb	r3, [r3, #2]
 800301c:	001a      	movs	r2, r3
 800301e:	49a0      	ldr	r1, [pc, #640]	@ (80032a0 <main+0x2fc>)
 8003020:	23b8      	movs	r3, #184	@ 0xb8
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	0018      	movs	r0, r3
 8003026:	f005 f927 	bl	8008278 <siprintf>
      //HAL_UART_Transmit(&huart2, (uint8_t *)str_02, strlen(str_02), 10);

      char str_03[10];
 	  sprintf(str_03, "third: %d\n\r", received_data[3]);
 800302a:	193b      	adds	r3, r7, r4
 800302c:	78db      	ldrb	r3, [r3, #3]
 800302e:	001a      	movs	r2, r3
 8003030:	499c      	ldr	r1, [pc, #624]	@ (80032a4 <main+0x300>)
 8003032:	23ac      	movs	r3, #172	@ 0xac
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	0018      	movs	r0, r3
 8003038:	f005 f91e 	bl	8008278 <siprintf>
      //HAL_UART_Transmit(&huart2, (uint8_t *)str_03, strlen(str_03), 10);

      char str_04[10];
 	  sprintf(str_04, "fourth: %d\n\r", received_data[4]);
 800303c:	193b      	adds	r3, r7, r4
 800303e:	791b      	ldrb	r3, [r3, #4]
 8003040:	001a      	movs	r2, r3
 8003042:	4999      	ldr	r1, [pc, #612]	@ (80032a8 <main+0x304>)
 8003044:	23a0      	movs	r3, #160	@ 0xa0
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	0018      	movs	r0, r3
 800304a:	f005 f915 	bl	8008278 <siprintf>
      //HAL_UART_Transmit(&huart2, (uint8_t *)str_04, strlen(str_04), 10);

      char str_05[10];
 	  sprintf(str_05, "fifth: %d\n\r", received_data[5]);
 800304e:	193b      	adds	r3, r7, r4
 8003050:	795b      	ldrb	r3, [r3, #5]
 8003052:	001a      	movs	r2, r3
 8003054:	4995      	ldr	r1, [pc, #596]	@ (80032ac <main+0x308>)
 8003056:	2394      	movs	r3, #148	@ 0x94
 8003058:	18fb      	adds	r3, r7, r3
 800305a:	0018      	movs	r0, r3
 800305c:	f005 f90c 	bl	8008278 <siprintf>
      //HAL_UART_Transmit(&huart2, (uint8_t *)str_05, strlen(str_05), 10);




      uint32_t humidity   = received_data[1];
 8003060:	193b      	adds	r3, r7, r4
 8003062:	785b      	ldrb	r3, [r3, #1]
 8003064:	21f0      	movs	r1, #240	@ 0xf0
 8003066:	187a      	adds	r2, r7, r1
 8003068:	6013      	str	r3, [r2, #0]
               humidity <<= 8;
 800306a:	187b      	adds	r3, r7, r1
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	021b      	lsls	r3, r3, #8
 8003070:	187a      	adds	r2, r7, r1
 8003072:	6013      	str	r3, [r2, #0]
               humidity  |= received_data[2];
 8003074:	193b      	adds	r3, r7, r4
 8003076:	789b      	ldrb	r3, [r3, #2]
 8003078:	001a      	movs	r2, r3
 800307a:	187b      	adds	r3, r7, r1
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4313      	orrs	r3, r2
 8003080:	187a      	adds	r2, r7, r1
 8003082:	6013      	str	r3, [r2, #0]
               humidity <<= 4;
 8003084:	187b      	adds	r3, r7, r1
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	187a      	adds	r2, r7, r1
 800308c:	6013      	str	r3, [r2, #0]
               humidity  |= received_data[3] >> 4;
 800308e:	193b      	adds	r3, r7, r4
 8003090:	78db      	ldrb	r3, [r3, #3]
 8003092:	091b      	lsrs	r3, r3, #4
 8003094:	b2db      	uxtb	r3, r3
 8003096:	001a      	movs	r2, r3
 8003098:	187b      	adds	r3, r7, r1
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4313      	orrs	r3, r2
 800309e:	187a      	adds	r2, r7, r1
 80030a0:	6013      	str	r3, [r2, #0]

      float hum = ((float)humidity / 0x100000) * 100;
 80030a2:	187b      	adds	r3, r7, r1
 80030a4:	6818      	ldr	r0, [r3, #0]
 80030a6:	f7fd ff89 	bl	8000fbc <__aeabi_ui2f>
 80030aa:	1c03      	adds	r3, r0, #0
 80030ac:	2193      	movs	r1, #147	@ 0x93
 80030ae:	05c9      	lsls	r1, r1, #23
 80030b0:	1c18      	adds	r0, r3, #0
 80030b2:	f7fd fb81 	bl	80007b8 <__aeabi_fdiv>
 80030b6:	1c03      	adds	r3, r0, #0
 80030b8:	497d      	ldr	r1, [pc, #500]	@ (80032b0 <main+0x30c>)
 80030ba:	1c18      	adds	r0, r3, #0
 80030bc:	f7fd fc9c 	bl	80009f8 <__aeabi_fmul>
 80030c0:	1c03      	adds	r3, r0, #0
 80030c2:	22ec      	movs	r2, #236	@ 0xec
 80030c4:	18b9      	adds	r1, r7, r2
 80030c6:	600b      	str	r3, [r1, #0]
      char hum_str[50];
	  sprintf(hum_str, "Humidity: %f\n\r", hum);
 80030c8:	18bb      	adds	r3, r7, r2
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	f7ff fe74 	bl	8002db8 <__aeabi_f2d>
 80030d0:	0002      	movs	r2, r0
 80030d2:	000b      	movs	r3, r1
 80030d4:	4977      	ldr	r1, [pc, #476]	@ (80032b4 <main+0x310>)
 80030d6:	1d38      	adds	r0, r7, #4
 80030d8:	f005 f8ce 	bl	8008278 <siprintf>

      HAL_UART_Transmit(&huart2, (uint8_t *)hum_str, strlen(hum_str), 10);
 80030dc:	1d3b      	adds	r3, r7, #4
 80030de:	0018      	movs	r0, r3
 80030e0:	f7fd f812 	bl	8000108 <strlen>
 80030e4:	0003      	movs	r3, r0
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	1d39      	adds	r1, r7, #4
 80030ea:	4873      	ldr	r0, [pc, #460]	@ (80032b8 <main+0x314>)
 80030ec:	230a      	movs	r3, #10
 80030ee:	f003 fc27 	bl	8006940 <HAL_UART_Transmit>


      uint32_t temperature   = received_data[3] & 0x0F;                //20-bit raw temperature data
 80030f2:	193b      	adds	r3, r7, r4
 80030f4:	78db      	ldrb	r3, [r3, #3]
 80030f6:	001a      	movs	r2, r3
 80030f8:	230f      	movs	r3, #15
 80030fa:	4013      	ands	r3, r2
 80030fc:	21e8      	movs	r1, #232	@ 0xe8
 80030fe:	187a      	adds	r2, r7, r1
 8003100:	6013      	str	r3, [r2, #0]
               temperature <<= 8;
 8003102:	187b      	adds	r3, r7, r1
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	021b      	lsls	r3, r3, #8
 8003108:	187a      	adds	r2, r7, r1
 800310a:	6013      	str	r3, [r2, #0]
               temperature  |= received_data[4];
 800310c:	193b      	adds	r3, r7, r4
 800310e:	791b      	ldrb	r3, [r3, #4]
 8003110:	001a      	movs	r2, r3
 8003112:	187b      	adds	r3, r7, r1
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4313      	orrs	r3, r2
 8003118:	187a      	adds	r2, r7, r1
 800311a:	6013      	str	r3, [r2, #0]
               temperature <<= 8;
 800311c:	187b      	adds	r3, r7, r1
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	021b      	lsls	r3, r3, #8
 8003122:	187a      	adds	r2, r7, r1
 8003124:	6013      	str	r3, [r2, #0]
               temperature  |= received_data[5];
 8003126:	193b      	adds	r3, r7, r4
 8003128:	795b      	ldrb	r3, [r3, #5]
 800312a:	001a      	movs	r2, r3
 800312c:	187b      	adds	r3, r7, r1
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4313      	orrs	r3, r2
 8003132:	187a      	adds	r2, r7, r1
 8003134:	6013      	str	r3, [r2, #0]

      float temp = ((float)temperature / 1048576) * 200 - 50;
 8003136:	187b      	adds	r3, r7, r1
 8003138:	6818      	ldr	r0, [r3, #0]
 800313a:	f7fd ff3f 	bl	8000fbc <__aeabi_ui2f>
 800313e:	1c03      	adds	r3, r0, #0
 8003140:	2193      	movs	r1, #147	@ 0x93
 8003142:	05c9      	lsls	r1, r1, #23
 8003144:	1c18      	adds	r0, r3, #0
 8003146:	f7fd fb37 	bl	80007b8 <__aeabi_fdiv>
 800314a:	1c03      	adds	r3, r0, #0
 800314c:	495b      	ldr	r1, [pc, #364]	@ (80032bc <main+0x318>)
 800314e:	1c18      	adds	r0, r3, #0
 8003150:	f7fd fc52 	bl	80009f8 <__aeabi_fmul>
 8003154:	1c03      	adds	r3, r0, #0
 8003156:	495a      	ldr	r1, [pc, #360]	@ (80032c0 <main+0x31c>)
 8003158:	1c18      	adds	r0, r3, #0
 800315a:	f7fd fd8b 	bl	8000c74 <__aeabi_fsub>
 800315e:	1c03      	adds	r3, r0, #0
 8003160:	22e4      	movs	r2, #228	@ 0xe4
 8003162:	18b9      	adds	r1, r7, r2
 8003164:	600b      	str	r3, [r1, #0]
      char temp_str[50];
	  sprintf(temp_str, "Temperature : %f\n\r", temp);
 8003166:	18bb      	adds	r3, r7, r2
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	f7ff fe25 	bl	8002db8 <__aeabi_f2d>
 800316e:	0002      	movs	r2, r0
 8003170:	000b      	movs	r3, r1
 8003172:	4954      	ldr	r1, [pc, #336]	@ (80032c4 <main+0x320>)
 8003174:	2538      	movs	r5, #56	@ 0x38
 8003176:	1978      	adds	r0, r7, r5
 8003178:	f005 f87e 	bl	8008278 <siprintf>

      HAL_UART_Transmit(&huart2, (uint8_t *)temp_str, strlen(temp_str), 10);
 800317c:	197b      	adds	r3, r7, r5
 800317e:	0018      	movs	r0, r3
 8003180:	f7fc ffc2 	bl	8000108 <strlen>
 8003184:	0003      	movs	r3, r0
 8003186:	b29a      	uxth	r2, r3
 8003188:	1979      	adds	r1, r7, r5
 800318a:	484b      	ldr	r0, [pc, #300]	@ (80032b8 <main+0x314>)
 800318c:	230a      	movs	r3, #10
 800318e:	f003 fbd7 	bl	8006940 <HAL_UART_Transmit>
	  // Print the received data over UART
	  char buffer[20]; // Buffer for storing formatted data
	  //sprintf(buffer, "Received data[%d]: %d\r\n", 0, received_data[0]);


      sprintf(buffer, "Received data: %d %d %d %d %d %d\r\n", received_data[0], received_data[1], received_data[2],
 8003192:	0021      	movs	r1, r4
 8003194:	187b      	adds	r3, r7, r1
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	001e      	movs	r6, r3
 800319a:	187b      	adds	r3, r7, r1
 800319c:	785b      	ldrb	r3, [r3, #1]
 800319e:	469c      	mov	ip, r3
 80031a0:	187b      	adds	r3, r7, r1
 80031a2:	789b      	ldrb	r3, [r3, #2]
 80031a4:	001a      	movs	r2, r3
              received_data[3], received_data[4], received_data[5]);
 80031a6:	187b      	adds	r3, r7, r1
 80031a8:	78db      	ldrb	r3, [r3, #3]
      sprintf(buffer, "Received data: %d %d %d %d %d %d\r\n", received_data[0], received_data[1], received_data[2],
 80031aa:	001c      	movs	r4, r3
              received_data[3], received_data[4], received_data[5]);
 80031ac:	187b      	adds	r3, r7, r1
 80031ae:	791b      	ldrb	r3, [r3, #4]
      sprintf(buffer, "Received data: %d %d %d %d %d %d\r\n", received_data[0], received_data[1], received_data[2],
 80031b0:	001d      	movs	r5, r3
              received_data[3], received_data[4], received_data[5]);
 80031b2:	187b      	adds	r3, r7, r1
 80031b4:	795b      	ldrb	r3, [r3, #5]
      sprintf(buffer, "Received data: %d %d %d %d %d %d\r\n", received_data[0], received_data[1], received_data[2],
 80031b6:	4944      	ldr	r1, [pc, #272]	@ (80032c8 <main+0x324>)
 80031b8:	2080      	movs	r0, #128	@ 0x80
 80031ba:	1838      	adds	r0, r7, r0
 80031bc:	9303      	str	r3, [sp, #12]
 80031be:	9502      	str	r5, [sp, #8]
 80031c0:	9401      	str	r4, [sp, #4]
 80031c2:	9200      	str	r2, [sp, #0]
 80031c4:	4663      	mov	r3, ip
 80031c6:	0032      	movs	r2, r6
 80031c8:	f005 f856 	bl	8008278 <siprintf>
/*      char str_01[10];
 	  sprintf(str_01, "First: %d\n\r", received_data[1]);
      HAL_UART_Transmit(&huart2, (uint8_t *)str_01, strlen(str_01), 10);
*/

      HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 10);
 80031cc:	2480      	movs	r4, #128	@ 0x80
 80031ce:	193b      	adds	r3, r7, r4
 80031d0:	0018      	movs	r0, r3
 80031d2:	f7fc ff99 	bl	8000108 <strlen>
 80031d6:	0003      	movs	r3, r0
 80031d8:	b29a      	uxth	r2, r3
 80031da:	1939      	adds	r1, r7, r4
 80031dc:	4836      	ldr	r0, [pc, #216]	@ (80032b8 <main+0x314>)
 80031de:	230a      	movs	r3, #10
 80031e0:	f003 fbae 	bl	8006940 <HAL_UART_Transmit>





	  for (int i = 0; i < sizeof(received_data); i++) {
 80031e4:	2300      	movs	r3, #0
 80031e6:	22f4      	movs	r2, #244	@ 0xf4
 80031e8:	18ba      	adds	r2, r7, r2
 80031ea:	6013      	str	r3, [r2, #0]
 80031ec:	e045      	b.n	800327a <main+0x2d6>
	      //HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 10);




		  uint32_t humidity   = received_data[1];
 80031ee:	20d0      	movs	r0, #208	@ 0xd0
 80031f0:	183b      	adds	r3, r7, r0
 80031f2:	785b      	ldrb	r3, [r3, #1]
 80031f4:	21e0      	movs	r1, #224	@ 0xe0
 80031f6:	187a      	adds	r2, r7, r1
 80031f8:	6013      	str	r3, [r2, #0]
		  humidity <<= 8;
 80031fa:	187b      	adds	r3, r7, r1
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	021b      	lsls	r3, r3, #8
 8003200:	187a      	adds	r2, r7, r1
 8003202:	6013      	str	r3, [r2, #0]
		  humidity  |= received_data[2];
 8003204:	183b      	adds	r3, r7, r0
 8003206:	789b      	ldrb	r3, [r3, #2]
 8003208:	001a      	movs	r2, r3
 800320a:	187b      	adds	r3, r7, r1
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4313      	orrs	r3, r2
 8003210:	187a      	adds	r2, r7, r1
 8003212:	6013      	str	r3, [r2, #0]
		  humidity <<= 4;
 8003214:	187b      	adds	r3, r7, r1
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	187a      	adds	r2, r7, r1
 800321c:	6013      	str	r3, [r2, #0]
		  humidity  |= received_data[3] >> 4;
 800321e:	183b      	adds	r3, r7, r0
 8003220:	78db      	ldrb	r3, [r3, #3]
 8003222:	091b      	lsrs	r3, r3, #4
 8003224:	b2db      	uxtb	r3, r3
 8003226:	001a      	movs	r2, r3
 8003228:	187b      	adds	r3, r7, r1
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4313      	orrs	r3, r2
 800322e:	187a      	adds	r2, r7, r1
 8003230:	6013      	str	r3, [r2, #0]

		  float hum = ((float)humidity / 1048576) * 100;
 8003232:	187b      	adds	r3, r7, r1
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	f7fd fec1 	bl	8000fbc <__aeabi_ui2f>
 800323a:	1c03      	adds	r3, r0, #0
 800323c:	2193      	movs	r1, #147	@ 0x93
 800323e:	05c9      	lsls	r1, r1, #23
 8003240:	1c18      	adds	r0, r3, #0
 8003242:	f7fd fab9 	bl	80007b8 <__aeabi_fdiv>
 8003246:	1c03      	adds	r3, r0, #0
 8003248:	4919      	ldr	r1, [pc, #100]	@ (80032b0 <main+0x30c>)
 800324a:	1c18      	adds	r0, r3, #0
 800324c:	f7fd fbd4 	bl	80009f8 <__aeabi_fmul>
 8003250:	1c03      	adds	r3, r0, #0
 8003252:	22dc      	movs	r2, #220	@ 0xdc
 8003254:	18b9      	adds	r1, r7, r2
 8003256:	600b      	str	r3, [r1, #0]
		  char hum_str[20]; // Buffer to store the string representation of hum
		  sprintf(hum_str, "%u", hum);
 8003258:	18bb      	adds	r3, r7, r2
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	f7ff fdac 	bl	8002db8 <__aeabi_f2d>
 8003260:	0002      	movs	r2, r0
 8003262:	000b      	movs	r3, r1
 8003264:	4919      	ldr	r1, [pc, #100]	@ (80032cc <main+0x328>)
 8003266:	206c      	movs	r0, #108	@ 0x6c
 8003268:	1838      	adds	r0, r7, r0
 800326a:	f005 f805 	bl	8008278 <siprintf>
	  for (int i = 0; i < sizeof(received_data); i++) {
 800326e:	22f4      	movs	r2, #244	@ 0xf4
 8003270:	18bb      	adds	r3, r7, r2
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	3301      	adds	r3, #1
 8003276:	18ba      	adds	r2, r7, r2
 8003278:	6013      	str	r3, [r2, #0]
 800327a:	23f4      	movs	r3, #244	@ 0xf4
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b06      	cmp	r3, #6
 8003282:	d9b4      	bls.n	80031ee <main+0x24a>
      HAL_Delay(1000);
      HAL_UART_Transmit(&huart2, (uint8_t *)hum_str, strlen(hum_str), 10000);
*/


	    HAL_Delay(1000);
 8003284:	23fa      	movs	r3, #250	@ 0xfa
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	0018      	movs	r0, r3
 800328a:	f000 fbf1 	bl	8003a70 <HAL_Delay>
  {
 800328e:	e698      	b.n	8002fc2 <main+0x1e>
 8003290:	0800bd58 	.word	0x0800bd58
 8003294:	200001f0 	.word	0x200001f0
 8003298:	00001388 	.word	0x00001388
 800329c:	0800bcc8 	.word	0x0800bcc8
 80032a0:	0800bcd4 	.word	0x0800bcd4
 80032a4:	0800bce4 	.word	0x0800bce4
 80032a8:	0800bcf0 	.word	0x0800bcf0
 80032ac:	0800bd00 	.word	0x0800bd00
 80032b0:	42c80000 	.word	0x42c80000
 80032b4:	0800bd0c 	.word	0x0800bd0c
 80032b8:	200002d4 	.word	0x200002d4
 80032bc:	43480000 	.word	0x43480000
 80032c0:	42480000 	.word	0x42480000
 80032c4:	0800bd1c 	.word	0x0800bd1c
 80032c8:	0800bd30 	.word	0x0800bd30
 80032cc:	0800bd54 	.word	0x0800bd54

080032d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b09d      	sub	sp, #116	@ 0x74
 80032d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032d6:	2438      	movs	r4, #56	@ 0x38
 80032d8:	193b      	adds	r3, r7, r4
 80032da:	0018      	movs	r0, r3
 80032dc:	2338      	movs	r3, #56	@ 0x38
 80032de:	001a      	movs	r2, r3
 80032e0:	2100      	movs	r1, #0
 80032e2:	f005 f835 	bl	8008350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032e6:	2324      	movs	r3, #36	@ 0x24
 80032e8:	18fb      	adds	r3, r7, r3
 80032ea:	0018      	movs	r0, r3
 80032ec:	2314      	movs	r3, #20
 80032ee:	001a      	movs	r2, r3
 80032f0:	2100      	movs	r1, #0
 80032f2:	f005 f82d 	bl	8008350 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032f6:	003b      	movs	r3, r7
 80032f8:	0018      	movs	r0, r3
 80032fa:	2324      	movs	r3, #36	@ 0x24
 80032fc:	001a      	movs	r2, r3
 80032fe:	2100      	movs	r1, #0
 8003300:	f005 f826 	bl	8008350 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003304:	4b2b      	ldr	r3, [pc, #172]	@ (80033b4 <SystemClock_Config+0xe4>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a2b      	ldr	r2, [pc, #172]	@ (80033b8 <SystemClock_Config+0xe8>)
 800330a:	401a      	ands	r2, r3
 800330c:	4b29      	ldr	r3, [pc, #164]	@ (80033b4 <SystemClock_Config+0xe4>)
 800330e:	2180      	movs	r1, #128	@ 0x80
 8003310:	0109      	lsls	r1, r1, #4
 8003312:	430a      	orrs	r2, r1
 8003314:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003316:	0021      	movs	r1, r4
 8003318:	187b      	adds	r3, r7, r1
 800331a:	2202      	movs	r2, #2
 800331c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800331e:	187b      	adds	r3, r7, r1
 8003320:	2201      	movs	r2, #1
 8003322:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003324:	187b      	adds	r3, r7, r1
 8003326:	2210      	movs	r2, #16
 8003328:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800332a:	187b      	adds	r3, r7, r1
 800332c:	2202      	movs	r2, #2
 800332e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003330:	187b      	adds	r3, r7, r1
 8003332:	2200      	movs	r2, #0
 8003334:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8003336:	187b      	adds	r3, r7, r1
 8003338:	2280      	movs	r2, #128	@ 0x80
 800333a:	0312      	lsls	r2, r2, #12
 800333c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800333e:	187b      	adds	r3, r7, r1
 8003340:	2280      	movs	r2, #128	@ 0x80
 8003342:	0412      	lsls	r2, r2, #16
 8003344:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003346:	187b      	adds	r3, r7, r1
 8003348:	0018      	movs	r0, r3
 800334a:	f002 fb51 	bl	80059f0 <HAL_RCC_OscConfig>
 800334e:	1e03      	subs	r3, r0, #0
 8003350:	d001      	beq.n	8003356 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8003352:	f000 f8e3 	bl	800351c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003356:	2124      	movs	r1, #36	@ 0x24
 8003358:	187b      	adds	r3, r7, r1
 800335a:	220f      	movs	r2, #15
 800335c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800335e:	187b      	adds	r3, r7, r1
 8003360:	2203      	movs	r2, #3
 8003362:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003364:	187b      	adds	r3, r7, r1
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800336a:	187b      	adds	r3, r7, r1
 800336c:	2200      	movs	r2, #0
 800336e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003370:	187b      	adds	r3, r7, r1
 8003372:	2200      	movs	r2, #0
 8003374:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003376:	187b      	adds	r3, r7, r1
 8003378:	2101      	movs	r1, #1
 800337a:	0018      	movs	r0, r3
 800337c:	f002 ff0c 	bl	8006198 <HAL_RCC_ClockConfig>
 8003380:	1e03      	subs	r3, r0, #0
 8003382:	d001      	beq.n	8003388 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003384:	f000 f8ca 	bl	800351c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8003388:	003b      	movs	r3, r7
 800338a:	220a      	movs	r2, #10
 800338c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800338e:	003b      	movs	r3, r7
 8003390:	2200      	movs	r2, #0
 8003392:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003394:	003b      	movs	r3, r7
 8003396:	2200      	movs	r2, #0
 8003398:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800339a:	003b      	movs	r3, r7
 800339c:	0018      	movs	r0, r3
 800339e:	f003 f91f 	bl	80065e0 <HAL_RCCEx_PeriphCLKConfig>
 80033a2:	1e03      	subs	r3, r0, #0
 80033a4:	d001      	beq.n	80033aa <SystemClock_Config+0xda>
  {
    Error_Handler();
 80033a6:	f000 f8b9 	bl	800351c <Error_Handler>
  }
}
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	46bd      	mov	sp, r7
 80033ae:	b01d      	add	sp, #116	@ 0x74
 80033b0:	bd90      	pop	{r4, r7, pc}
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	40007000 	.word	0x40007000
 80033b8:	ffffe7ff 	.word	0xffffe7ff

080033bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80033c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003434 <MX_I2C1_Init+0x78>)
 80033c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80033c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003438 <MX_I2C1_Init+0x7c>)
 80033ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80033cc:	4b18      	ldr	r3, [pc, #96]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80033d2:	4b17      	ldr	r3, [pc, #92]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80033d8:	4b15      	ldr	r3, [pc, #84]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033da:	2200      	movs	r2, #0
 80033dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80033de:	4b14      	ldr	r3, [pc, #80]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80033e4:	4b12      	ldr	r3, [pc, #72]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80033ea:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80033f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80033f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003430 <MX_I2C1_Init+0x74>)
 80033f8:	0018      	movs	r0, r3
 80033fa:	f000 ff33 	bl	8004264 <HAL_I2C_Init>
 80033fe:	1e03      	subs	r3, r0, #0
 8003400:	d001      	beq.n	8003406 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003402:	f000 f88b 	bl	800351c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003406:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <MX_I2C1_Init+0x74>)
 8003408:	2100      	movs	r1, #0
 800340a:	0018      	movs	r0, r3
 800340c:	f002 fa58 	bl	80058c0 <HAL_I2CEx_ConfigAnalogFilter>
 8003410:	1e03      	subs	r3, r0, #0
 8003412:	d001      	beq.n	8003418 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003414:	f000 f882 	bl	800351c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <MX_I2C1_Init+0x74>)
 800341a:	2100      	movs	r1, #0
 800341c:	0018      	movs	r0, r3
 800341e:	f002 fa9b 	bl	8005958 <HAL_I2CEx_ConfigDigitalFilter>
 8003422:	1e03      	subs	r3, r0, #0
 8003424:	d001      	beq.n	800342a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003426:	f000 f879 	bl	800351c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800342a:	46c0      	nop			@ (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	200001f0 	.word	0x200001f0
 8003434:	40005400 	.word	0x40005400
 8003438:	00707cbb 	.word	0x00707cbb

0800343c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003440:	4b14      	ldr	r3, [pc, #80]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003442:	4a15      	ldr	r2, [pc, #84]	@ (8003498 <MX_USART2_UART_Init+0x5c>)
 8003444:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003446:	4b13      	ldr	r3, [pc, #76]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003448:	22e1      	movs	r2, #225	@ 0xe1
 800344a:	0252      	lsls	r2, r2, #9
 800344c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800344e:	4b11      	ldr	r3, [pc, #68]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003450:	2200      	movs	r2, #0
 8003452:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003454:	4b0f      	ldr	r3, [pc, #60]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003456:	2200      	movs	r2, #0
 8003458:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800345a:	4b0e      	ldr	r3, [pc, #56]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 800345c:	2200      	movs	r2, #0
 800345e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003460:	4b0c      	ldr	r3, [pc, #48]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003462:	220c      	movs	r2, #12
 8003464:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003466:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003468:	2200      	movs	r2, #0
 800346a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800346c:	4b09      	ldr	r3, [pc, #36]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 800346e:	2200      	movs	r2, #0
 8003470:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003472:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003474:	2200      	movs	r2, #0
 8003476:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003478:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 800347a:	2200      	movs	r2, #0
 800347c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800347e:	4b05      	ldr	r3, [pc, #20]	@ (8003494 <MX_USART2_UART_Init+0x58>)
 8003480:	0018      	movs	r0, r3
 8003482:	f003 fa09 	bl	8006898 <HAL_UART_Init>
 8003486:	1e03      	subs	r3, r0, #0
 8003488:	d001      	beq.n	800348e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800348a:	f000 f847 	bl	800351c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	200002d4 	.word	0x200002d4
 8003498:	40004400 	.word	0x40004400

0800349c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034a2:	4b0c      	ldr	r3, [pc, #48]	@ (80034d4 <MX_DMA_Init+0x38>)
 80034a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034a6:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <MX_DMA_Init+0x38>)
 80034a8:	2101      	movs	r1, #1
 80034aa:	430a      	orrs	r2, r1
 80034ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80034ae:	4b09      	ldr	r3, [pc, #36]	@ (80034d4 <MX_DMA_Init+0x38>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	2201      	movs	r2, #1
 80034b4:	4013      	ands	r3, r2
 80034b6:	607b      	str	r3, [r7, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80034ba:	2200      	movs	r2, #0
 80034bc:	2100      	movs	r1, #0
 80034be:	200b      	movs	r0, #11
 80034c0:	f000 fba6 	bl	8003c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80034c4:	200b      	movs	r0, #11
 80034c6:	f000 fbb8 	bl	8003c3a <HAL_NVIC_EnableIRQ>

}
 80034ca:	46c0      	nop			@ (mov r8, r8)
 80034cc:	46bd      	mov	sp, r7
 80034ce:	b002      	add	sp, #8
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	46c0      	nop			@ (mov r8, r8)
 80034d4:	40021000 	.word	0x40021000

080034d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034de:	4b0e      	ldr	r3, [pc, #56]	@ (8003518 <MX_GPIO_Init+0x40>)
 80034e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003518 <MX_GPIO_Init+0x40>)
 80034e4:	2101      	movs	r1, #1
 80034e6:	430a      	orrs	r2, r1
 80034e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <MX_GPIO_Init+0x40>)
 80034ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ee:	2201      	movs	r2, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	607b      	str	r3, [r7, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <MX_GPIO_Init+0x40>)
 80034f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034fa:	4b07      	ldr	r3, [pc, #28]	@ (8003518 <MX_GPIO_Init+0x40>)
 80034fc:	2102      	movs	r1, #2
 80034fe:	430a      	orrs	r2, r1
 8003500:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003502:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <MX_GPIO_Init+0x40>)
 8003504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003506:	2202      	movs	r2, #2
 8003508:	4013      	ands	r3, r2
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	46bd      	mov	sp, r7
 8003512:	b002      	add	sp, #8
 8003514:	bd80      	pop	{r7, pc}
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	40021000 	.word	0x40021000

0800351c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003520:	b672      	cpsid	i
}
 8003522:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003524:	46c0      	nop			@ (mov r8, r8)
 8003526:	e7fd      	b.n	8003524 <Error_Handler+0x8>

08003528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800352c:	4b07      	ldr	r3, [pc, #28]	@ (800354c <HAL_MspInit+0x24>)
 800352e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003530:	4b06      	ldr	r3, [pc, #24]	@ (800354c <HAL_MspInit+0x24>)
 8003532:	2101      	movs	r1, #1
 8003534:	430a      	orrs	r2, r1
 8003536:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003538:	4b04      	ldr	r3, [pc, #16]	@ (800354c <HAL_MspInit+0x24>)
 800353a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800353c:	4b03      	ldr	r3, [pc, #12]	@ (800354c <HAL_MspInit+0x24>)
 800353e:	2180      	movs	r1, #128	@ 0x80
 8003540:	0549      	lsls	r1, r1, #21
 8003542:	430a      	orrs	r2, r1
 8003544:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003546:	46c0      	nop			@ (mov r8, r8)
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000

08003550 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003550:	b590      	push	{r4, r7, lr}
 8003552:	b089      	sub	sp, #36	@ 0x24
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003558:	240c      	movs	r4, #12
 800355a:	193b      	adds	r3, r7, r4
 800355c:	0018      	movs	r0, r3
 800355e:	2314      	movs	r3, #20
 8003560:	001a      	movs	r2, r3
 8003562:	2100      	movs	r1, #0
 8003564:	f004 fef4 	bl	8008350 <memset>
  if(hi2c->Instance==I2C1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a45      	ldr	r2, [pc, #276]	@ (8003684 <HAL_I2C_MspInit+0x134>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d000      	beq.n	8003574 <HAL_I2C_MspInit+0x24>
 8003572:	e083      	b.n	800367c <HAL_I2C_MspInit+0x12c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003574:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <HAL_I2C_MspInit+0x138>)
 8003576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003578:	4b43      	ldr	r3, [pc, #268]	@ (8003688 <HAL_I2C_MspInit+0x138>)
 800357a:	2102      	movs	r1, #2
 800357c:	430a      	orrs	r2, r1
 800357e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003580:	4b41      	ldr	r3, [pc, #260]	@ (8003688 <HAL_I2C_MspInit+0x138>)
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	2202      	movs	r2, #2
 8003586:	4013      	ands	r3, r2
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800358c:	193b      	adds	r3, r7, r4
 800358e:	22c0      	movs	r2, #192	@ 0xc0
 8003590:	0092      	lsls	r2, r2, #2
 8003592:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003594:	0021      	movs	r1, r4
 8003596:	187b      	adds	r3, r7, r1
 8003598:	2212      	movs	r2, #18
 800359a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800359c:	187b      	adds	r3, r7, r1
 800359e:	2201      	movs	r2, #1
 80035a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a2:	187b      	adds	r3, r7, r1
 80035a4:	2203      	movs	r2, #3
 80035a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035a8:	187b      	adds	r3, r7, r1
 80035aa:	2204      	movs	r2, #4
 80035ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ae:	187b      	adds	r3, r7, r1
 80035b0:	4a36      	ldr	r2, [pc, #216]	@ (800368c <HAL_I2C_MspInit+0x13c>)
 80035b2:	0019      	movs	r1, r3
 80035b4:	0010      	movs	r0, r2
 80035b6:	f000 fcd7 	bl	8003f68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035ba:	4b33      	ldr	r3, [pc, #204]	@ (8003688 <HAL_I2C_MspInit+0x138>)
 80035bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035be:	4b32      	ldr	r3, [pc, #200]	@ (8003688 <HAL_I2C_MspInit+0x138>)
 80035c0:	2180      	movs	r1, #128	@ 0x80
 80035c2:	0389      	lsls	r1, r1, #14
 80035c4:	430a      	orrs	r2, r1
 80035c6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80035c8:	4b31      	ldr	r3, [pc, #196]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035ca:	4a32      	ldr	r2, [pc, #200]	@ (8003694 <HAL_I2C_MspInit+0x144>)
 80035cc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_6;
 80035ce:	4b30      	ldr	r3, [pc, #192]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035d0:	2206      	movs	r2, #6
 80035d2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035d4:	4b2e      	ldr	r3, [pc, #184]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035d6:	2210      	movs	r2, #16
 80035d8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035da:	4b2d      	ldr	r3, [pc, #180]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035dc:	2200      	movs	r2, #0
 80035de:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035e2:	2280      	movs	r2, #128	@ 0x80
 80035e4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035ec:	4b28      	ldr	r3, [pc, #160]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80035f2:	4b27      	ldr	r3, [pc, #156]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035f8:	4b25      	ldr	r3, [pc, #148]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80035fe:	4b24      	ldr	r3, [pc, #144]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 8003600:	0018      	movs	r0, r3
 8003602:	f000 fb37 	bl	8003c74 <HAL_DMA_Init>
 8003606:	1e03      	subs	r3, r0, #0
 8003608:	d001      	beq.n	800360e <HAL_I2C_MspInit+0xbe>
    {
      Error_Handler();
 800360a:	f7ff ff87 	bl	800351c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a1f      	ldr	r2, [pc, #124]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 8003612:	639a      	str	r2, [r3, #56]	@ 0x38
 8003614:	4b1e      	ldr	r3, [pc, #120]	@ (8003690 <HAL_I2C_MspInit+0x140>)
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800361a:	4b1f      	ldr	r3, [pc, #124]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 800361c:	4a1f      	ldr	r2, [pc, #124]	@ (800369c <HAL_I2C_MspInit+0x14c>)
 800361e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8003620:	4b1d      	ldr	r3, [pc, #116]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003622:	2206      	movs	r2, #6
 8003624:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003626:	4b1c      	ldr	r3, [pc, #112]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003628:	2200      	movs	r2, #0
 800362a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800362c:	4b1a      	ldr	r3, [pc, #104]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 800362e:	2200      	movs	r2, #0
 8003630:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003632:	4b19      	ldr	r3, [pc, #100]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003634:	2280      	movs	r2, #128	@ 0x80
 8003636:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003638:	4b17      	ldr	r3, [pc, #92]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 800363a:	2200      	movs	r2, #0
 800363c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800363e:	4b16      	ldr	r3, [pc, #88]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003640:	2200      	movs	r2, #0
 8003642:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003644:	4b14      	ldr	r3, [pc, #80]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003646:	2200      	movs	r2, #0
 8003648:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800364a:	4b13      	ldr	r3, [pc, #76]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 800364c:	2200      	movs	r2, #0
 800364e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003650:	4b11      	ldr	r3, [pc, #68]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003652:	0018      	movs	r0, r3
 8003654:	f000 fb0e 	bl	8003c74 <HAL_DMA_Init>
 8003658:	1e03      	subs	r3, r0, #0
 800365a:	d001      	beq.n	8003660 <HAL_I2C_MspInit+0x110>
    {
      Error_Handler();
 800365c:	f7ff ff5e 	bl	800351c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a0d      	ldr	r2, [pc, #52]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003664:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003666:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <HAL_I2C_MspInit+0x148>)
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800366c:	2200      	movs	r2, #0
 800366e:	2100      	movs	r1, #0
 8003670:	2017      	movs	r0, #23
 8003672:	f000 facd 	bl	8003c10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003676:	2017      	movs	r0, #23
 8003678:	f000 fadf 	bl	8003c3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800367c:	46c0      	nop			@ (mov r8, r8)
 800367e:	46bd      	mov	sp, r7
 8003680:	b009      	add	sp, #36	@ 0x24
 8003682:	bd90      	pop	{r4, r7, pc}
 8003684:	40005400 	.word	0x40005400
 8003688:	40021000 	.word	0x40021000
 800368c:	50000400 	.word	0x50000400
 8003690:	20000244 	.word	0x20000244
 8003694:	4002006c 	.word	0x4002006c
 8003698:	2000028c 	.word	0x2000028c
 800369c:	40020080 	.word	0x40020080

080036a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036a0:	b590      	push	{r4, r7, lr}
 80036a2:	b089      	sub	sp, #36	@ 0x24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a8:	240c      	movs	r4, #12
 80036aa:	193b      	adds	r3, r7, r4
 80036ac:	0018      	movs	r0, r3
 80036ae:	2314      	movs	r3, #20
 80036b0:	001a      	movs	r2, r3
 80036b2:	2100      	movs	r1, #0
 80036b4:	f004 fe4c 	bl	8008350 <memset>
  if(huart->Instance==USART2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a18      	ldr	r2, [pc, #96]	@ (8003720 <HAL_UART_MspInit+0x80>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d129      	bne.n	8003716 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036c2:	4b18      	ldr	r3, [pc, #96]	@ (8003724 <HAL_UART_MspInit+0x84>)
 80036c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036c6:	4b17      	ldr	r3, [pc, #92]	@ (8003724 <HAL_UART_MspInit+0x84>)
 80036c8:	2180      	movs	r1, #128	@ 0x80
 80036ca:	0289      	lsls	r1, r1, #10
 80036cc:	430a      	orrs	r2, r1
 80036ce:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d0:	4b14      	ldr	r3, [pc, #80]	@ (8003724 <HAL_UART_MspInit+0x84>)
 80036d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d4:	4b13      	ldr	r3, [pc, #76]	@ (8003724 <HAL_UART_MspInit+0x84>)
 80036d6:	2101      	movs	r1, #1
 80036d8:	430a      	orrs	r2, r1
 80036da:	62da      	str	r2, [r3, #44]	@ 0x2c
 80036dc:	4b11      	ldr	r3, [pc, #68]	@ (8003724 <HAL_UART_MspInit+0x84>)
 80036de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e0:	2201      	movs	r2, #1
 80036e2:	4013      	ands	r3, r2
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA15     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_2;
 80036e8:	0021      	movs	r1, r4
 80036ea:	187b      	adds	r3, r7, r1
 80036ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003728 <HAL_UART_MspInit+0x88>)
 80036ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036f0:	187b      	adds	r3, r7, r1
 80036f2:	2202      	movs	r2, #2
 80036f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	187b      	adds	r3, r7, r1
 80036f8:	2200      	movs	r2, #0
 80036fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036fc:	187b      	adds	r3, r7, r1
 80036fe:	2203      	movs	r2, #3
 8003700:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003702:	187b      	adds	r3, r7, r1
 8003704:	2204      	movs	r2, #4
 8003706:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003708:	187a      	adds	r2, r7, r1
 800370a:	23a0      	movs	r3, #160	@ 0xa0
 800370c:	05db      	lsls	r3, r3, #23
 800370e:	0011      	movs	r1, r2
 8003710:	0018      	movs	r0, r3
 8003712:	f000 fc29 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	46bd      	mov	sp, r7
 800371a:	b009      	add	sp, #36	@ 0x24
 800371c:	bd90      	pop	{r4, r7, pc}
 800371e:	46c0      	nop			@ (mov r8, r8)
 8003720:	40004400 	.word	0x40004400
 8003724:	40021000 	.word	0x40021000
 8003728:	00008004 	.word	0x00008004

0800372c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003730:	46c0      	nop			@ (mov r8, r8)
 8003732:	e7fd      	b.n	8003730 <NMI_Handler+0x4>

08003734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003738:	46c0      	nop			@ (mov r8, r8)
 800373a:	e7fd      	b.n	8003738 <HardFault_Handler+0x4>

0800373c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003740:	46c0      	nop			@ (mov r8, r8)
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003754:	f000 f970 	bl	8003a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003758:	46c0      	nop			@ (mov r8, r8)
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8003766:	0018      	movs	r0, r3
 8003768:	f000 fb43 	bl	8003df2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800376c:	4b04      	ldr	r3, [pc, #16]	@ (8003780 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 800376e:	0018      	movs	r0, r3
 8003770:	f000 fb3f 	bl	8003df2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8003774:	46c0      	nop			@ (mov r8, r8)
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	20000244 	.word	0x20000244
 8003780:	2000028c 	.word	0x2000028c

08003784 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003788:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <I2C1_IRQHandler+0x2c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699a      	ldr	r2, [r3, #24]
 800378e:	23e0      	movs	r3, #224	@ 0xe0
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	4013      	ands	r3, r2
 8003794:	d004      	beq.n	80037a0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8003796:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <I2C1_IRQHandler+0x2c>)
 8003798:	0018      	movs	r0, r3
 800379a:	f001 f823 	bl	80047e4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800379e:	e003      	b.n	80037a8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80037a0:	4b03      	ldr	r3, [pc, #12]	@ (80037b0 <I2C1_IRQHandler+0x2c>)
 80037a2:	0018      	movs	r0, r3
 80037a4:	f001 f804 	bl	80047b0 <HAL_I2C_EV_IRQHandler>
}
 80037a8:	46c0      	nop			@ (mov r8, r8)
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	200001f0 	.word	0x200001f0

080037b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  return 1;
 80037b8:	2301      	movs	r3, #1
}
 80037ba:	0018      	movs	r0, r3
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <_kill>:

int _kill(int pid, int sig)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037ca:	f004 fe1b 	bl	8008404 <__errno>
 80037ce:	0003      	movs	r3, r0
 80037d0:	2216      	movs	r2, #22
 80037d2:	601a      	str	r2, [r3, #0]
  return -1;
 80037d4:	2301      	movs	r3, #1
 80037d6:	425b      	negs	r3, r3
}
 80037d8:	0018      	movs	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	b002      	add	sp, #8
 80037de:	bd80      	pop	{r7, pc}

080037e0 <_exit>:

void _exit (int status)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037e8:	2301      	movs	r3, #1
 80037ea:	425a      	negs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	0011      	movs	r1, r2
 80037f0:	0018      	movs	r0, r3
 80037f2:	f7ff ffe5 	bl	80037c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037f6:	46c0      	nop			@ (mov r8, r8)
 80037f8:	e7fd      	b.n	80037f6 <_exit+0x16>

080037fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b086      	sub	sp, #24
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	e00a      	b.n	8003822 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800380c:	e000      	b.n	8003810 <_read+0x16>
 800380e:	bf00      	nop
 8003810:	0001      	movs	r1, r0
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	60ba      	str	r2, [r7, #8]
 8003818:	b2ca      	uxtb	r2, r1
 800381a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	3301      	adds	r3, #1
 8003820:	617b      	str	r3, [r7, #20]
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	429a      	cmp	r2, r3
 8003828:	dbf0      	blt.n	800380c <_read+0x12>
  }

  return len;
 800382a:	687b      	ldr	r3, [r7, #4]
}
 800382c:	0018      	movs	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	b006      	add	sp, #24
 8003832:	bd80      	pop	{r7, pc}

08003834 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003840:	2300      	movs	r3, #0
 8003842:	617b      	str	r3, [r7, #20]
 8003844:	e009      	b.n	800385a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	1c5a      	adds	r2, r3, #1
 800384a:	60ba      	str	r2, [r7, #8]
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	0018      	movs	r0, r3
 8003850:	e000      	b.n	8003854 <_write+0x20>
 8003852:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	3301      	adds	r3, #1
 8003858:	617b      	str	r3, [r7, #20]
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	429a      	cmp	r2, r3
 8003860:	dbf1      	blt.n	8003846 <_write+0x12>
  }
  return len;
 8003862:	687b      	ldr	r3, [r7, #4]
}
 8003864:	0018      	movs	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	b006      	add	sp, #24
 800386a:	bd80      	pop	{r7, pc}

0800386c <_close>:

int _close(int file)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003874:	2301      	movs	r3, #1
 8003876:	425b      	negs	r3, r3
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}

08003880 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2280      	movs	r2, #128	@ 0x80
 800388e:	0192      	lsls	r2, r2, #6
 8003890:	605a      	str	r2, [r3, #4]
  return 0;
 8003892:	2300      	movs	r3, #0
}
 8003894:	0018      	movs	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	b002      	add	sp, #8
 800389a:	bd80      	pop	{r7, pc}

0800389c <_isatty>:

int _isatty(int file)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80038a4:	2301      	movs	r3, #1
}
 80038a6:	0018      	movs	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	b002      	add	sp, #8
 80038ac:	bd80      	pop	{r7, pc}

080038ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b084      	sub	sp, #16
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	60f8      	str	r0, [r7, #12]
 80038b6:	60b9      	str	r1, [r7, #8]
 80038b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	0018      	movs	r0, r3
 80038be:	46bd      	mov	sp, r7
 80038c0:	b004      	add	sp, #16
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038cc:	4a14      	ldr	r2, [pc, #80]	@ (8003920 <_sbrk+0x5c>)
 80038ce:	4b15      	ldr	r3, [pc, #84]	@ (8003924 <_sbrk+0x60>)
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038d8:	4b13      	ldr	r3, [pc, #76]	@ (8003928 <_sbrk+0x64>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d102      	bne.n	80038e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038e0:	4b11      	ldr	r3, [pc, #68]	@ (8003928 <_sbrk+0x64>)
 80038e2:	4a12      	ldr	r2, [pc, #72]	@ (800392c <_sbrk+0x68>)
 80038e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038e6:	4b10      	ldr	r3, [pc, #64]	@ (8003928 <_sbrk+0x64>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	18d3      	adds	r3, r2, r3
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d207      	bcs.n	8003904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038f4:	f004 fd86 	bl	8008404 <__errno>
 80038f8:	0003      	movs	r3, r0
 80038fa:	220c      	movs	r2, #12
 80038fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038fe:	2301      	movs	r3, #1
 8003900:	425b      	negs	r3, r3
 8003902:	e009      	b.n	8003918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003904:	4b08      	ldr	r3, [pc, #32]	@ (8003928 <_sbrk+0x64>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800390a:	4b07      	ldr	r3, [pc, #28]	@ (8003928 <_sbrk+0x64>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	18d2      	adds	r2, r2, r3
 8003912:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <_sbrk+0x64>)
 8003914:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003916:	68fb      	ldr	r3, [r7, #12]
}
 8003918:	0018      	movs	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	b006      	add	sp, #24
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20005000 	.word	0x20005000
 8003924:	00000400 	.word	0x00000400
 8003928:	2000035c 	.word	0x2000035c
 800392c:	200004b0 	.word	0x200004b0

08003930 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003934:	46c0      	nop			@ (mov r8, r8)
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800393c:	480d      	ldr	r0, [pc, #52]	@ (8003974 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800393e:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003940:	f7ff fff6 	bl	8003930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003944:	480c      	ldr	r0, [pc, #48]	@ (8003978 <LoopForever+0x6>)
  ldr r1, =_edata
 8003946:	490d      	ldr	r1, [pc, #52]	@ (800397c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003948:	4a0d      	ldr	r2, [pc, #52]	@ (8003980 <LoopForever+0xe>)
  movs r3, #0
 800394a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800394c:	e002      	b.n	8003954 <LoopCopyDataInit>

0800394e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800394e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003952:	3304      	adds	r3, #4

08003954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003958:	d3f9      	bcc.n	800394e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800395a:	4a0a      	ldr	r2, [pc, #40]	@ (8003984 <LoopForever+0x12>)
  ldr r4, =_ebss
 800395c:	4c0a      	ldr	r4, [pc, #40]	@ (8003988 <LoopForever+0x16>)
  movs r3, #0
 800395e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003960:	e001      	b.n	8003966 <LoopFillZerobss>

08003962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003964:	3204      	adds	r2, #4

08003966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003968:	d3fb      	bcc.n	8003962 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800396a:	f004 fd51 	bl	8008410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800396e:	f7ff fb19 	bl	8002fa4 <main>

08003972 <LoopForever>:

LoopForever:
    b LoopForever
 8003972:	e7fe      	b.n	8003972 <LoopForever>
   ldr   r0, =_estack
 8003974:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800397c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003980:	0800c2c0 	.word	0x0800c2c0
  ldr r2, =_sbss
 8003984:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003988:	200004b0 	.word	0x200004b0

0800398c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800398c:	e7fe      	b.n	800398c <ADC1_COMP_IRQHandler>
	...

08003990 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003996:	1dfb      	adds	r3, r7, #7
 8003998:	2200      	movs	r2, #0
 800399a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800399c:	4b0b      	ldr	r3, [pc, #44]	@ (80039cc <HAL_Init+0x3c>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <HAL_Init+0x3c>)
 80039a2:	2140      	movs	r1, #64	@ 0x40
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039a8:	2000      	movs	r0, #0
 80039aa:	f000 f811 	bl	80039d0 <HAL_InitTick>
 80039ae:	1e03      	subs	r3, r0, #0
 80039b0:	d003      	beq.n	80039ba <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80039b2:	1dfb      	adds	r3, r7, #7
 80039b4:	2201      	movs	r2, #1
 80039b6:	701a      	strb	r2, [r3, #0]
 80039b8:	e001      	b.n	80039be <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80039ba:	f7ff fdb5 	bl	8003528 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039be:	1dfb      	adds	r3, r7, #7
 80039c0:	781b      	ldrb	r3, [r3, #0]
}
 80039c2:	0018      	movs	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b002      	add	sp, #8
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	46c0      	nop			@ (mov r8, r8)
 80039cc:	40022000 	.word	0x40022000

080039d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039d8:	4b14      	ldr	r3, [pc, #80]	@ (8003a2c <HAL_InitTick+0x5c>)
 80039da:	681c      	ldr	r4, [r3, #0]
 80039dc:	4b14      	ldr	r3, [pc, #80]	@ (8003a30 <HAL_InitTick+0x60>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	0019      	movs	r1, r3
 80039e2:	23fa      	movs	r3, #250	@ 0xfa
 80039e4:	0098      	lsls	r0, r3, #2
 80039e6:	f7fc fbab 	bl	8000140 <__udivsi3>
 80039ea:	0003      	movs	r3, r0
 80039ec:	0019      	movs	r1, r3
 80039ee:	0020      	movs	r0, r4
 80039f0:	f7fc fba6 	bl	8000140 <__udivsi3>
 80039f4:	0003      	movs	r3, r0
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f92f 	bl	8003c5a <HAL_SYSTICK_Config>
 80039fc:	1e03      	subs	r3, r0, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e00f      	b.n	8003a24 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b03      	cmp	r3, #3
 8003a08:	d80b      	bhi.n	8003a22 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a0a:	6879      	ldr	r1, [r7, #4]
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	425b      	negs	r3, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	0018      	movs	r0, r3
 8003a14:	f000 f8fc 	bl	8003c10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a18:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <HAL_InitTick+0x64>)
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e000      	b.n	8003a24 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b003      	add	sp, #12
 8003a2a:	bd90      	pop	{r4, r7, pc}
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	20000008 	.word	0x20000008
 8003a34:	20000004 	.word	0x20000004

08003a38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a3c:	4b05      	ldr	r3, [pc, #20]	@ (8003a54 <HAL_IncTick+0x1c>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	001a      	movs	r2, r3
 8003a42:	4b05      	ldr	r3, [pc, #20]	@ (8003a58 <HAL_IncTick+0x20>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	18d2      	adds	r2, r2, r3
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_IncTick+0x20>)
 8003a4a:	601a      	str	r2, [r3, #0]
}
 8003a4c:	46c0      	nop			@ (mov r8, r8)
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	46c0      	nop			@ (mov r8, r8)
 8003a54:	20000008 	.word	0x20000008
 8003a58:	20000360 	.word	0x20000360

08003a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a60:	4b02      	ldr	r3, [pc, #8]	@ (8003a6c <HAL_GetTick+0x10>)
 8003a62:	681b      	ldr	r3, [r3, #0]
}
 8003a64:	0018      	movs	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	46c0      	nop			@ (mov r8, r8)
 8003a6c:	20000360 	.word	0x20000360

08003a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a78:	f7ff fff0 	bl	8003a5c <HAL_GetTick>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3301      	adds	r3, #1
 8003a88:	d005      	beq.n	8003a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab4 <HAL_Delay+0x44>)
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	001a      	movs	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	189b      	adds	r3, r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	f7ff ffe0 	bl	8003a5c <HAL_GetTick>
 8003a9c:	0002      	movs	r2, r0
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d8f7      	bhi.n	8003a98 <HAL_Delay+0x28>
  {
  }
}
 8003aa8:	46c0      	nop			@ (mov r8, r8)
 8003aaa:	46c0      	nop			@ (mov r8, r8)
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b004      	add	sp, #16
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	46c0      	nop			@ (mov r8, r8)
 8003ab4:	20000008 	.word	0x20000008

08003ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	0002      	movs	r2, r0
 8003ac0:	1dfb      	adds	r3, r7, #7
 8003ac2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	2b7f      	cmp	r3, #127	@ 0x7f
 8003aca:	d809      	bhi.n	8003ae0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003acc:	1dfb      	adds	r3, r7, #7
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	001a      	movs	r2, r3
 8003ad2:	231f      	movs	r3, #31
 8003ad4:	401a      	ands	r2, r3
 8003ad6:	4b04      	ldr	r3, [pc, #16]	@ (8003ae8 <__NVIC_EnableIRQ+0x30>)
 8003ad8:	2101      	movs	r1, #1
 8003ada:	4091      	lsls	r1, r2
 8003adc:	000a      	movs	r2, r1
 8003ade:	601a      	str	r2, [r3, #0]
  }
}
 8003ae0:	46c0      	nop			@ (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b002      	add	sp, #8
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	e000e100 	.word	0xe000e100

08003aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aec:	b590      	push	{r4, r7, lr}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	0002      	movs	r2, r0
 8003af4:	6039      	str	r1, [r7, #0]
 8003af6:	1dfb      	adds	r3, r7, #7
 8003af8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003afa:	1dfb      	adds	r3, r7, #7
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b00:	d828      	bhi.n	8003b54 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b02:	4a2f      	ldr	r2, [pc, #188]	@ (8003bc0 <__NVIC_SetPriority+0xd4>)
 8003b04:	1dfb      	adds	r3, r7, #7
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	b25b      	sxtb	r3, r3
 8003b0a:	089b      	lsrs	r3, r3, #2
 8003b0c:	33c0      	adds	r3, #192	@ 0xc0
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	589b      	ldr	r3, [r3, r2]
 8003b12:	1dfa      	adds	r2, r7, #7
 8003b14:	7812      	ldrb	r2, [r2, #0]
 8003b16:	0011      	movs	r1, r2
 8003b18:	2203      	movs	r2, #3
 8003b1a:	400a      	ands	r2, r1
 8003b1c:	00d2      	lsls	r2, r2, #3
 8003b1e:	21ff      	movs	r1, #255	@ 0xff
 8003b20:	4091      	lsls	r1, r2
 8003b22:	000a      	movs	r2, r1
 8003b24:	43d2      	mvns	r2, r2
 8003b26:	401a      	ands	r2, r3
 8003b28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	019b      	lsls	r3, r3, #6
 8003b2e:	22ff      	movs	r2, #255	@ 0xff
 8003b30:	401a      	ands	r2, r3
 8003b32:	1dfb      	adds	r3, r7, #7
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	0018      	movs	r0, r3
 8003b38:	2303      	movs	r3, #3
 8003b3a:	4003      	ands	r3, r0
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b40:	481f      	ldr	r0, [pc, #124]	@ (8003bc0 <__NVIC_SetPriority+0xd4>)
 8003b42:	1dfb      	adds	r3, r7, #7
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	b25b      	sxtb	r3, r3
 8003b48:	089b      	lsrs	r3, r3, #2
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	33c0      	adds	r3, #192	@ 0xc0
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003b52:	e031      	b.n	8003bb8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b54:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc4 <__NVIC_SetPriority+0xd8>)
 8003b56:	1dfb      	adds	r3, r7, #7
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	0019      	movs	r1, r3
 8003b5c:	230f      	movs	r3, #15
 8003b5e:	400b      	ands	r3, r1
 8003b60:	3b08      	subs	r3, #8
 8003b62:	089b      	lsrs	r3, r3, #2
 8003b64:	3306      	adds	r3, #6
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	18d3      	adds	r3, r2, r3
 8003b6a:	3304      	adds	r3, #4
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	1dfa      	adds	r2, r7, #7
 8003b70:	7812      	ldrb	r2, [r2, #0]
 8003b72:	0011      	movs	r1, r2
 8003b74:	2203      	movs	r2, #3
 8003b76:	400a      	ands	r2, r1
 8003b78:	00d2      	lsls	r2, r2, #3
 8003b7a:	21ff      	movs	r1, #255	@ 0xff
 8003b7c:	4091      	lsls	r1, r2
 8003b7e:	000a      	movs	r2, r1
 8003b80:	43d2      	mvns	r2, r2
 8003b82:	401a      	ands	r2, r3
 8003b84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	019b      	lsls	r3, r3, #6
 8003b8a:	22ff      	movs	r2, #255	@ 0xff
 8003b8c:	401a      	ands	r2, r3
 8003b8e:	1dfb      	adds	r3, r7, #7
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	0018      	movs	r0, r3
 8003b94:	2303      	movs	r3, #3
 8003b96:	4003      	ands	r3, r0
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b9c:	4809      	ldr	r0, [pc, #36]	@ (8003bc4 <__NVIC_SetPriority+0xd8>)
 8003b9e:	1dfb      	adds	r3, r7, #7
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	001c      	movs	r4, r3
 8003ba4:	230f      	movs	r3, #15
 8003ba6:	4023      	ands	r3, r4
 8003ba8:	3b08      	subs	r3, #8
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	430a      	orrs	r2, r1
 8003bae:	3306      	adds	r3, #6
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	18c3      	adds	r3, r0, r3
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	601a      	str	r2, [r3, #0]
}
 8003bb8:	46c0      	nop			@ (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b003      	add	sp, #12
 8003bbe:	bd90      	pop	{r4, r7, pc}
 8003bc0:	e000e100 	.word	0xe000e100
 8003bc4:	e000ed00 	.word	0xe000ed00

08003bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	1e5a      	subs	r2, r3, #1
 8003bd4:	2380      	movs	r3, #128	@ 0x80
 8003bd6:	045b      	lsls	r3, r3, #17
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d301      	bcc.n	8003be0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e010      	b.n	8003c02 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003be0:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <SysTick_Config+0x44>)
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	3a01      	subs	r2, #1
 8003be6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003be8:	2301      	movs	r3, #1
 8003bea:	425b      	negs	r3, r3
 8003bec:	2103      	movs	r1, #3
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f7ff ff7c 	bl	8003aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bf4:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <SysTick_Config+0x44>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bfa:	4b04      	ldr	r3, [pc, #16]	@ (8003c0c <SysTick_Config+0x44>)
 8003bfc:	2207      	movs	r2, #7
 8003bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	0018      	movs	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b002      	add	sp, #8
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	e000e010 	.word	0xe000e010

08003c10 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60b9      	str	r1, [r7, #8]
 8003c18:	607a      	str	r2, [r7, #4]
 8003c1a:	210f      	movs	r1, #15
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	1c02      	adds	r2, r0, #0
 8003c20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	187b      	adds	r3, r7, r1
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	b25b      	sxtb	r3, r3
 8003c2a:	0011      	movs	r1, r2
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f7ff ff5d 	bl	8003aec <__NVIC_SetPriority>
}
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b004      	add	sp, #16
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b082      	sub	sp, #8
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	0002      	movs	r2, r0
 8003c42:	1dfb      	adds	r3, r7, #7
 8003c44:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c46:	1dfb      	adds	r3, r7, #7
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	b25b      	sxtb	r3, r3
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f7ff ff33 	bl	8003ab8 <__NVIC_EnableIRQ>
}
 8003c52:	46c0      	nop			@ (mov r8, r8)
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b002      	add	sp, #8
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b082      	sub	sp, #8
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	0018      	movs	r0, r3
 8003c66:	f7ff ffaf 	bl	8003bc8 <SysTick_Config>
 8003c6a:	0003      	movs	r3, r0
}
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b002      	add	sp, #8
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e061      	b.n	8003d4a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a32      	ldr	r2, [pc, #200]	@ (8003d54 <HAL_DMA_Init+0xe0>)
 8003c8c:	4694      	mov	ip, r2
 8003c8e:	4463      	add	r3, ip
 8003c90:	2114      	movs	r1, #20
 8003c92:	0018      	movs	r0, r3
 8003c94:	f7fc fa54 	bl	8000140 <__udivsi3>
 8003c98:	0003      	movs	r3, r0
 8003c9a:	009a      	lsls	r2, r3, #2
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8003d58 <HAL_DMA_Init+0xe4>)
 8003ca4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2225      	movs	r2, #37	@ 0x25
 8003caa:	2102      	movs	r1, #2
 8003cac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	4a28      	ldr	r2, [pc, #160]	@ (8003d5c <HAL_DMA_Init+0xe8>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	2380      	movs	r3, #128	@ 0x80
 8003cfa:	01db      	lsls	r3, r3, #7
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d018      	beq.n	8003d32 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d00:	4b17      	ldr	r3, [pc, #92]	@ (8003d60 <HAL_DMA_Init+0xec>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d08:	211c      	movs	r1, #28
 8003d0a:	400b      	ands	r3, r1
 8003d0c:	210f      	movs	r1, #15
 8003d0e:	4099      	lsls	r1, r3
 8003d10:	000b      	movs	r3, r1
 8003d12:	43d9      	mvns	r1, r3
 8003d14:	4b12      	ldr	r3, [pc, #72]	@ (8003d60 <HAL_DMA_Init+0xec>)
 8003d16:	400a      	ands	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <HAL_DMA_Init+0xec>)
 8003d1c:	6819      	ldr	r1, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d26:	201c      	movs	r0, #28
 8003d28:	4003      	ands	r3, r0
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d60 <HAL_DMA_Init+0xec>)
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2225      	movs	r2, #37	@ 0x25
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2224      	movs	r2, #36	@ 0x24
 8003d44:	2100      	movs	r1, #0
 8003d46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	b004      	add	sp, #16
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	bffdfff8 	.word	0xbffdfff8
 8003d58:	40020000 	.word	0x40020000
 8003d5c:	ffff800f 	.word	0xffff800f
 8003d60:	400200a8 	.word	0x400200a8

08003d64 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d6c:	210f      	movs	r1, #15
 8003d6e:	187b      	adds	r3, r7, r1
 8003d70:	2200      	movs	r2, #0
 8003d72:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2225      	movs	r2, #37	@ 0x25
 8003d78:	5c9b      	ldrb	r3, [r3, r2]
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d006      	beq.n	8003d8e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2204      	movs	r2, #4
 8003d84:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003d86:	187b      	adds	r3, r7, r1
 8003d88:	2201      	movs	r2, #1
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e02a      	b.n	8003de4 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	210e      	movs	r1, #14
 8003d9a:	438a      	bics	r2, r1
 8003d9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2101      	movs	r1, #1
 8003daa:	438a      	bics	r2, r1
 8003dac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	221c      	movs	r2, #28
 8003db4:	401a      	ands	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	2101      	movs	r1, #1
 8003dbc:	4091      	lsls	r1, r2
 8003dbe:	000a      	movs	r2, r1
 8003dc0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2225      	movs	r2, #37	@ 0x25
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2224      	movs	r2, #36	@ 0x24
 8003dce:	2100      	movs	r1, #0
 8003dd0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d004      	beq.n	8003de4 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	0010      	movs	r0, r2
 8003de2:	4798      	blx	r3
    }
  }
  return status;
 8003de4:	230f      	movs	r3, #15
 8003de6:	18fb      	adds	r3, r7, r3
 8003de8:	781b      	ldrb	r3, [r3, #0]
}
 8003dea:	0018      	movs	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	b004      	add	sp, #16
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b084      	sub	sp, #16
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0e:	221c      	movs	r2, #28
 8003e10:	4013      	ands	r3, r2
 8003e12:	2204      	movs	r2, #4
 8003e14:	409a      	lsls	r2, r3
 8003e16:	0013      	movs	r3, r2
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	d026      	beq.n	8003e6c <HAL_DMA_IRQHandler+0x7a>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2204      	movs	r2, #4
 8003e22:	4013      	ands	r3, r2
 8003e24:	d022      	beq.n	8003e6c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d107      	bne.n	8003e42 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2104      	movs	r1, #4
 8003e3e:	438a      	bics	r2, r1
 8003e40:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e46:	221c      	movs	r2, #28
 8003e48:	401a      	ands	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4e:	2104      	movs	r1, #4
 8003e50:	4091      	lsls	r1, r2
 8003e52:	000a      	movs	r2, r1
 8003e54:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d100      	bne.n	8003e60 <HAL_DMA_IRQHandler+0x6e>
 8003e5e:	e071      	b.n	8003f44 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	0010      	movs	r0, r2
 8003e68:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8003e6a:	e06b      	b.n	8003f44 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e70:	221c      	movs	r2, #28
 8003e72:	4013      	ands	r3, r2
 8003e74:	2202      	movs	r2, #2
 8003e76:	409a      	lsls	r2, r3
 8003e78:	0013      	movs	r3, r2
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d02d      	beq.n	8003edc <HAL_DMA_IRQHandler+0xea>
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2202      	movs	r2, #2
 8003e84:	4013      	ands	r3, r2
 8003e86:	d029      	beq.n	8003edc <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	4013      	ands	r3, r2
 8003e92:	d10b      	bne.n	8003eac <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	210a      	movs	r1, #10
 8003ea0:	438a      	bics	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2225      	movs	r2, #37	@ 0x25
 8003ea8:	2101      	movs	r1, #1
 8003eaa:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb0:	221c      	movs	r2, #28
 8003eb2:	401a      	ands	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb8:	2102      	movs	r1, #2
 8003eba:	4091      	lsls	r1, r2
 8003ebc:	000a      	movs	r2, r1
 8003ebe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2224      	movs	r2, #36	@ 0x24
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d039      	beq.n	8003f44 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	0010      	movs	r0, r2
 8003ed8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003eda:	e033      	b.n	8003f44 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee0:	221c      	movs	r2, #28
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	2208      	movs	r2, #8
 8003ee6:	409a      	lsls	r2, r3
 8003ee8:	0013      	movs	r3, r2
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	4013      	ands	r3, r2
 8003eee:	d02a      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x154>
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2208      	movs	r2, #8
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d026      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	210e      	movs	r1, #14
 8003f04:	438a      	bics	r2, r1
 8003f06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0c:	221c      	movs	r2, #28
 8003f0e:	401a      	ands	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	2101      	movs	r1, #1
 8003f16:	4091      	lsls	r1, r2
 8003f18:	000a      	movs	r2, r1
 8003f1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2225      	movs	r2, #37	@ 0x25
 8003f26:	2101      	movs	r1, #1
 8003f28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2224      	movs	r2, #36	@ 0x24
 8003f2e:	2100      	movs	r1, #0
 8003f30:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	0010      	movs	r0, r2
 8003f42:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f44:	46c0      	nop			@ (mov r8, r8)
 8003f46:	46c0      	nop			@ (mov r8, r8)
}
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b004      	add	sp, #16
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2225      	movs	r2, #37	@ 0x25
 8003f5a:	5c9b      	ldrb	r3, [r3, r2]
 8003f5c:	b2db      	uxtb	r3, r3
}
 8003f5e:	0018      	movs	r0, r3
 8003f60:	46bd      	mov	sp, r7
 8003f62:	b002      	add	sp, #8
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003f7e:	e155      	b.n	800422c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2101      	movs	r1, #1
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	4091      	lsls	r1, r2
 8003f8a:	000a      	movs	r2, r1
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d100      	bne.n	8003f98 <HAL_GPIO_Init+0x30>
 8003f96:	e146      	b.n	8004226 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2203      	movs	r2, #3
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d005      	beq.n	8003fb0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2203      	movs	r2, #3
 8003faa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d130      	bne.n	8004012 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	2203      	movs	r2, #3
 8003fbc:	409a      	lsls	r2, r3
 8003fbe:	0013      	movs	r3, r2
 8003fc0:	43da      	mvns	r2, r3
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	68da      	ldr	r2, [r3, #12]
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	409a      	lsls	r2, r3
 8003fd2:	0013      	movs	r3, r2
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	409a      	lsls	r2, r3
 8003fec:	0013      	movs	r3, r2
 8003fee:	43da      	mvns	r2, r3
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	091b      	lsrs	r3, r3, #4
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	401a      	ands	r2, r3
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	409a      	lsls	r2, r3
 8004004:	0013      	movs	r3, r2
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	2203      	movs	r2, #3
 8004018:	4013      	ands	r3, r2
 800401a:	2b03      	cmp	r3, #3
 800401c:	d017      	beq.n	800404e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	2203      	movs	r2, #3
 800402a:	409a      	lsls	r2, r3
 800402c:	0013      	movs	r3, r2
 800402e:	43da      	mvns	r2, r3
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4013      	ands	r3, r2
 8004034:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	409a      	lsls	r2, r3
 8004040:	0013      	movs	r3, r2
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2203      	movs	r2, #3
 8004054:	4013      	ands	r3, r2
 8004056:	2b02      	cmp	r3, #2
 8004058:	d123      	bne.n	80040a2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	08da      	lsrs	r2, r3, #3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	3208      	adds	r2, #8
 8004062:	0092      	lsls	r2, r2, #2
 8004064:	58d3      	ldr	r3, [r2, r3]
 8004066:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2207      	movs	r2, #7
 800406c:	4013      	ands	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	220f      	movs	r2, #15
 8004072:	409a      	lsls	r2, r3
 8004074:	0013      	movs	r3, r2
 8004076:	43da      	mvns	r2, r3
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	4013      	ands	r3, r2
 800407c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	691a      	ldr	r2, [r3, #16]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2107      	movs	r1, #7
 8004086:	400b      	ands	r3, r1
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	409a      	lsls	r2, r3
 800408c:	0013      	movs	r3, r2
 800408e:	693a      	ldr	r2, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	08da      	lsrs	r2, r3, #3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3208      	adds	r2, #8
 800409c:	0092      	lsls	r2, r2, #2
 800409e:	6939      	ldr	r1, [r7, #16]
 80040a0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	2203      	movs	r2, #3
 80040ae:	409a      	lsls	r2, r3
 80040b0:	0013      	movs	r3, r2
 80040b2:	43da      	mvns	r2, r3
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4013      	ands	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	2203      	movs	r2, #3
 80040c0:	401a      	ands	r2, r3
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	409a      	lsls	r2, r3
 80040c8:	0013      	movs	r3, r2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	23c0      	movs	r3, #192	@ 0xc0
 80040dc:	029b      	lsls	r3, r3, #10
 80040de:	4013      	ands	r3, r2
 80040e0:	d100      	bne.n	80040e4 <HAL_GPIO_Init+0x17c>
 80040e2:	e0a0      	b.n	8004226 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040e4:	4b57      	ldr	r3, [pc, #348]	@ (8004244 <HAL_GPIO_Init+0x2dc>)
 80040e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040e8:	4b56      	ldr	r3, [pc, #344]	@ (8004244 <HAL_GPIO_Init+0x2dc>)
 80040ea:	2101      	movs	r1, #1
 80040ec:	430a      	orrs	r2, r1
 80040ee:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80040f0:	4a55      	ldr	r2, [pc, #340]	@ (8004248 <HAL_GPIO_Init+0x2e0>)
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	089b      	lsrs	r3, r3, #2
 80040f6:	3302      	adds	r3, #2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	589b      	ldr	r3, [r3, r2]
 80040fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2203      	movs	r2, #3
 8004102:	4013      	ands	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	220f      	movs	r2, #15
 8004108:	409a      	lsls	r2, r3
 800410a:	0013      	movs	r3, r2
 800410c:	43da      	mvns	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4013      	ands	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	23a0      	movs	r3, #160	@ 0xa0
 8004118:	05db      	lsls	r3, r3, #23
 800411a:	429a      	cmp	r2, r3
 800411c:	d01f      	beq.n	800415e <HAL_GPIO_Init+0x1f6>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a4a      	ldr	r2, [pc, #296]	@ (800424c <HAL_GPIO_Init+0x2e4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d019      	beq.n	800415a <HAL_GPIO_Init+0x1f2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a49      	ldr	r2, [pc, #292]	@ (8004250 <HAL_GPIO_Init+0x2e8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d013      	beq.n	8004156 <HAL_GPIO_Init+0x1ee>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a48      	ldr	r2, [pc, #288]	@ (8004254 <HAL_GPIO_Init+0x2ec>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00d      	beq.n	8004152 <HAL_GPIO_Init+0x1ea>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a47      	ldr	r2, [pc, #284]	@ (8004258 <HAL_GPIO_Init+0x2f0>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d007      	beq.n	800414e <HAL_GPIO_Init+0x1e6>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a46      	ldr	r2, [pc, #280]	@ (800425c <HAL_GPIO_Init+0x2f4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d101      	bne.n	800414a <HAL_GPIO_Init+0x1e2>
 8004146:	2305      	movs	r3, #5
 8004148:	e00a      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 800414a:	2306      	movs	r3, #6
 800414c:	e008      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 800414e:	2304      	movs	r3, #4
 8004150:	e006      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 8004152:	2303      	movs	r3, #3
 8004154:	e004      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 8004156:	2302      	movs	r3, #2
 8004158:	e002      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 800415a:	2301      	movs	r3, #1
 800415c:	e000      	b.n	8004160 <HAL_GPIO_Init+0x1f8>
 800415e:	2300      	movs	r3, #0
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	2103      	movs	r1, #3
 8004164:	400a      	ands	r2, r1
 8004166:	0092      	lsls	r2, r2, #2
 8004168:	4093      	lsls	r3, r2
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4313      	orrs	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004170:	4935      	ldr	r1, [pc, #212]	@ (8004248 <HAL_GPIO_Init+0x2e0>)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	089b      	lsrs	r3, r3, #2
 8004176:	3302      	adds	r3, #2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800417e:	4b38      	ldr	r3, [pc, #224]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	43da      	mvns	r2, r3
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	4013      	ands	r3, r2
 800418c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	2380      	movs	r3, #128	@ 0x80
 8004194:	035b      	lsls	r3, r3, #13
 8004196:	4013      	ands	r3, r2
 8004198:	d003      	beq.n	80041a2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80041a2:	4b2f      	ldr	r3, [pc, #188]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80041a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	43da      	mvns	r2, r3
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4013      	ands	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	2380      	movs	r3, #128	@ 0x80
 80041be:	039b      	lsls	r3, r3, #14
 80041c0:	4013      	ands	r3, r2
 80041c2:	d003      	beq.n	80041cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041cc:	4b24      	ldr	r3, [pc, #144]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80041d2:	4b23      	ldr	r3, [pc, #140]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	43da      	mvns	r2, r3
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4013      	ands	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	2380      	movs	r3, #128	@ 0x80
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	4013      	ands	r3, r2
 80041ec:	d003      	beq.n	80041f6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80041f6:	4b1a      	ldr	r3, [pc, #104]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041fc:	4b18      	ldr	r3, [pc, #96]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	43da      	mvns	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4013      	ands	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	2380      	movs	r3, #128	@ 0x80
 8004212:	025b      	lsls	r3, r3, #9
 8004214:	4013      	ands	r3, r2
 8004216:	d003      	beq.n	8004220 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004218:	693a      	ldr	r2, [r7, #16]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4313      	orrs	r3, r2
 800421e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004220:	4b0f      	ldr	r3, [pc, #60]	@ (8004260 <HAL_GPIO_Init+0x2f8>)
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	3301      	adds	r3, #1
 800422a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	40da      	lsrs	r2, r3
 8004234:	1e13      	subs	r3, r2, #0
 8004236:	d000      	beq.n	800423a <HAL_GPIO_Init+0x2d2>
 8004238:	e6a2      	b.n	8003f80 <HAL_GPIO_Init+0x18>
  }
}
 800423a:	46c0      	nop			@ (mov r8, r8)
 800423c:	46c0      	nop			@ (mov r8, r8)
 800423e:	46bd      	mov	sp, r7
 8004240:	b006      	add	sp, #24
 8004242:	bd80      	pop	{r7, pc}
 8004244:	40021000 	.word	0x40021000
 8004248:	40010000 	.word	0x40010000
 800424c:	50000400 	.word	0x50000400
 8004250:	50000800 	.word	0x50000800
 8004254:	50000c00 	.word	0x50000c00
 8004258:	50001000 	.word	0x50001000
 800425c:	50001c00 	.word	0x50001c00
 8004260:	40010400 	.word	0x40010400

08004264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e082      	b.n	800437c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2241      	movs	r2, #65	@ 0x41
 800427a:	5c9b      	ldrb	r3, [r3, r2]
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d107      	bne.n	8004292 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2240      	movs	r2, #64	@ 0x40
 8004286:	2100      	movs	r1, #0
 8004288:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	0018      	movs	r0, r3
 800428e:	f7ff f95f 	bl	8003550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2241      	movs	r2, #65	@ 0x41
 8004296:	2124      	movs	r1, #36	@ 0x24
 8004298:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2101      	movs	r1, #1
 80042a6:	438a      	bics	r2, r1
 80042a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4934      	ldr	r1, [pc, #208]	@ (8004384 <HAL_I2C_Init+0x120>)
 80042b4:	400a      	ands	r2, r1
 80042b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689a      	ldr	r2, [r3, #8]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4931      	ldr	r1, [pc, #196]	@ (8004388 <HAL_I2C_Init+0x124>)
 80042c4:	400a      	ands	r2, r1
 80042c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d108      	bne.n	80042e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2180      	movs	r1, #128	@ 0x80
 80042da:	0209      	lsls	r1, r1, #8
 80042dc:	430a      	orrs	r2, r1
 80042de:	609a      	str	r2, [r3, #8]
 80042e0:	e007      	b.n	80042f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2184      	movs	r1, #132	@ 0x84
 80042ec:	0209      	lsls	r1, r1, #8
 80042ee:	430a      	orrs	r2, r1
 80042f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d104      	bne.n	8004304 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2280      	movs	r2, #128	@ 0x80
 8004300:	0112      	lsls	r2, r2, #4
 8004302:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	491f      	ldr	r1, [pc, #124]	@ (800438c <HAL_I2C_Init+0x128>)
 8004310:	430a      	orrs	r2, r1
 8004312:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	491a      	ldr	r1, [pc, #104]	@ (8004388 <HAL_I2C_Init+0x124>)
 8004320:	400a      	ands	r2, r1
 8004322:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	691a      	ldr	r2, [r3, #16]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	431a      	orrs	r2, r3
 800432e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	69d9      	ldr	r1, [r3, #28]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1a      	ldr	r2, [r3, #32]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	430a      	orrs	r2, r1
 800434c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2101      	movs	r1, #1
 800435a:	430a      	orrs	r2, r1
 800435c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2241      	movs	r2, #65	@ 0x41
 8004368:	2120      	movs	r1, #32
 800436a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2242      	movs	r2, #66	@ 0x42
 8004376:	2100      	movs	r1, #0
 8004378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}
 8004384:	f0ffffff 	.word	0xf0ffffff
 8004388:	ffff7fff 	.word	0xffff7fff
 800438c:	02008000 	.word	0x02008000

08004390 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004390:	b590      	push	{r4, r7, lr}
 8004392:	b089      	sub	sp, #36	@ 0x24
 8004394:	af02      	add	r7, sp, #8
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	0008      	movs	r0, r1
 800439a:	607a      	str	r2, [r7, #4]
 800439c:	0019      	movs	r1, r3
 800439e:	230a      	movs	r3, #10
 80043a0:	18fb      	adds	r3, r7, r3
 80043a2:	1c02      	adds	r2, r0, #0
 80043a4:	801a      	strh	r2, [r3, #0]
 80043a6:	2308      	movs	r3, #8
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	1c0a      	adds	r2, r1, #0
 80043ac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2241      	movs	r2, #65	@ 0x41
 80043b2:	5c9b      	ldrb	r3, [r3, r2]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d000      	beq.n	80043bc <HAL_I2C_Master_Transmit+0x2c>
 80043ba:	e0e7      	b.n	800458c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2240      	movs	r2, #64	@ 0x40
 80043c0:	5c9b      	ldrb	r3, [r3, r2]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d101      	bne.n	80043ca <HAL_I2C_Master_Transmit+0x3a>
 80043c6:	2302      	movs	r3, #2
 80043c8:	e0e1      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2240      	movs	r2, #64	@ 0x40
 80043ce:	2101      	movs	r1, #1
 80043d0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043d2:	f7ff fb43 	bl	8003a5c <HAL_GetTick>
 80043d6:	0003      	movs	r3, r0
 80043d8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043da:	2380      	movs	r3, #128	@ 0x80
 80043dc:	0219      	lsls	r1, r3, #8
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2319      	movs	r3, #25
 80043e6:	2201      	movs	r2, #1
 80043e8:	f000 ff7a 	bl	80052e0 <I2C_WaitOnFlagUntilTimeout>
 80043ec:	1e03      	subs	r3, r0, #0
 80043ee:	d001      	beq.n	80043f4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0cc      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2241      	movs	r2, #65	@ 0x41
 80043f8:	2121      	movs	r1, #33	@ 0x21
 80043fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2242      	movs	r2, #66	@ 0x42
 8004400:	2110      	movs	r1, #16
 8004402:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2208      	movs	r2, #8
 8004414:	18ba      	adds	r2, r7, r2
 8004416:	8812      	ldrh	r2, [r2, #0]
 8004418:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	2bff      	cmp	r3, #255	@ 0xff
 8004428:	d911      	bls.n	800444e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	22ff      	movs	r2, #255	@ 0xff
 800442e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004434:	b2da      	uxtb	r2, r3
 8004436:	2380      	movs	r3, #128	@ 0x80
 8004438:	045c      	lsls	r4, r3, #17
 800443a:	230a      	movs	r3, #10
 800443c:	18fb      	adds	r3, r7, r3
 800443e:	8819      	ldrh	r1, [r3, #0]
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	4b55      	ldr	r3, [pc, #340]	@ (8004598 <HAL_I2C_Master_Transmit+0x208>)
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	0023      	movs	r3, r4
 8004448:	f001 f99c 	bl	8005784 <I2C_TransferConfig>
 800444c:	e075      	b.n	800453a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004452:	b29a      	uxth	r2, r3
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445c:	b2da      	uxtb	r2, r3
 800445e:	2380      	movs	r3, #128	@ 0x80
 8004460:	049c      	lsls	r4, r3, #18
 8004462:	230a      	movs	r3, #10
 8004464:	18fb      	adds	r3, r7, r3
 8004466:	8819      	ldrh	r1, [r3, #0]
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	4b4b      	ldr	r3, [pc, #300]	@ (8004598 <HAL_I2C_Master_Transmit+0x208>)
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	0023      	movs	r3, r4
 8004470:	f001 f988 	bl	8005784 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004474:	e061      	b.n	800453a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	0018      	movs	r0, r3
 800447e:	f000 ff7d 	bl	800537c <I2C_WaitOnTXISFlagUntilTimeout>
 8004482:	1e03      	subs	r3, r0, #0
 8004484:	d001      	beq.n	800448a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e081      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	781a      	ldrb	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d03a      	beq.n	800453a <HAL_I2C_Master_Transmit+0x1aa>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d136      	bne.n	800453a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	0013      	movs	r3, r2
 80044d6:	2200      	movs	r2, #0
 80044d8:	2180      	movs	r1, #128	@ 0x80
 80044da:	f000 ff01 	bl	80052e0 <I2C_WaitOnFlagUntilTimeout>
 80044de:	1e03      	subs	r3, r0, #0
 80044e0:	d001      	beq.n	80044e6 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e053      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	2bff      	cmp	r3, #255	@ 0xff
 80044ee:	d911      	bls.n	8004514 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	22ff      	movs	r2, #255	@ 0xff
 80044f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	2380      	movs	r3, #128	@ 0x80
 80044fe:	045c      	lsls	r4, r3, #17
 8004500:	230a      	movs	r3, #10
 8004502:	18fb      	adds	r3, r7, r3
 8004504:	8819      	ldrh	r1, [r3, #0]
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	2300      	movs	r3, #0
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	0023      	movs	r3, r4
 800450e:	f001 f939 	bl	8005784 <I2C_TransferConfig>
 8004512:	e012      	b.n	800453a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004522:	b2da      	uxtb	r2, r3
 8004524:	2380      	movs	r3, #128	@ 0x80
 8004526:	049c      	lsls	r4, r3, #18
 8004528:	230a      	movs	r3, #10
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	8819      	ldrh	r1, [r3, #0]
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	2300      	movs	r3, #0
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	0023      	movs	r3, r4
 8004536:	f001 f925 	bl	8005784 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453e:	b29b      	uxth	r3, r3
 8004540:	2b00      	cmp	r3, #0
 8004542:	d198      	bne.n	8004476 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	0018      	movs	r0, r3
 800454c:	f000 ff5c 	bl	8005408 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004550:	1e03      	subs	r3, r0, #0
 8004552:	d001      	beq.n	8004558 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e01a      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2220      	movs	r2, #32
 800455e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685a      	ldr	r2, [r3, #4]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	490c      	ldr	r1, [pc, #48]	@ (800459c <HAL_I2C_Master_Transmit+0x20c>)
 800456c:	400a      	ands	r2, r1
 800456e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2241      	movs	r2, #65	@ 0x41
 8004574:	2120      	movs	r1, #32
 8004576:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2242      	movs	r2, #66	@ 0x42
 800457c:	2100      	movs	r1, #0
 800457e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2240      	movs	r2, #64	@ 0x40
 8004584:	2100      	movs	r1, #0
 8004586:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	e000      	b.n	800458e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
  }
}
 800458e:	0018      	movs	r0, r3
 8004590:	46bd      	mov	sp, r7
 8004592:	b007      	add	sp, #28
 8004594:	bd90      	pop	{r4, r7, pc}
 8004596:	46c0      	nop			@ (mov r8, r8)
 8004598:	80002000 	.word	0x80002000
 800459c:	fe00e800 	.word	0xfe00e800

080045a0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80045a0:	b590      	push	{r4, r7, lr}
 80045a2:	b089      	sub	sp, #36	@ 0x24
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	0008      	movs	r0, r1
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	0019      	movs	r1, r3
 80045ae:	230a      	movs	r3, #10
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	1c02      	adds	r2, r0, #0
 80045b4:	801a      	strh	r2, [r3, #0]
 80045b6:	2308      	movs	r3, #8
 80045b8:	18fb      	adds	r3, r7, r3
 80045ba:	1c0a      	adds	r2, r1, #0
 80045bc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2241      	movs	r2, #65	@ 0x41
 80045c2:	5c9b      	ldrb	r3, [r3, r2]
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	d000      	beq.n	80045cc <HAL_I2C_Master_Receive+0x2c>
 80045ca:	e0e8      	b.n	800479e <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2240      	movs	r2, #64	@ 0x40
 80045d0:	5c9b      	ldrb	r3, [r3, r2]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d101      	bne.n	80045da <HAL_I2C_Master_Receive+0x3a>
 80045d6:	2302      	movs	r3, #2
 80045d8:	e0e2      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2240      	movs	r2, #64	@ 0x40
 80045de:	2101      	movs	r1, #1
 80045e0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045e2:	f7ff fa3b 	bl	8003a5c <HAL_GetTick>
 80045e6:	0003      	movs	r3, r0
 80045e8:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045ea:	2380      	movs	r3, #128	@ 0x80
 80045ec:	0219      	lsls	r1, r3, #8
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	2319      	movs	r3, #25
 80045f6:	2201      	movs	r2, #1
 80045f8:	f000 fe72 	bl	80052e0 <I2C_WaitOnFlagUntilTimeout>
 80045fc:	1e03      	subs	r3, r0, #0
 80045fe:	d001      	beq.n	8004604 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e0cd      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2241      	movs	r2, #65	@ 0x41
 8004608:	2122      	movs	r1, #34	@ 0x22
 800460a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2242      	movs	r2, #66	@ 0x42
 8004610:	2110      	movs	r1, #16
 8004612:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2208      	movs	r2, #8
 8004624:	18ba      	adds	r2, r7, r2
 8004626:	8812      	ldrh	r2, [r2, #0]
 8004628:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	2bff      	cmp	r3, #255	@ 0xff
 8004638:	d911      	bls.n	800465e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	22ff      	movs	r2, #255	@ 0xff
 800463e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004644:	b2da      	uxtb	r2, r3
 8004646:	2380      	movs	r3, #128	@ 0x80
 8004648:	045c      	lsls	r4, r3, #17
 800464a:	230a      	movs	r3, #10
 800464c:	18fb      	adds	r3, r7, r3
 800464e:	8819      	ldrh	r1, [r3, #0]
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	4b55      	ldr	r3, [pc, #340]	@ (80047a8 <HAL_I2C_Master_Receive+0x208>)
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	0023      	movs	r3, r4
 8004658:	f001 f894 	bl	8005784 <I2C_TransferConfig>
 800465c:	e076      	b.n	800474c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800466c:	b2da      	uxtb	r2, r3
 800466e:	2380      	movs	r3, #128	@ 0x80
 8004670:	049c      	lsls	r4, r3, #18
 8004672:	230a      	movs	r3, #10
 8004674:	18fb      	adds	r3, r7, r3
 8004676:	8819      	ldrh	r1, [r3, #0]
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	4b4b      	ldr	r3, [pc, #300]	@ (80047a8 <HAL_I2C_Master_Receive+0x208>)
 800467c:	9300      	str	r3, [sp, #0]
 800467e:	0023      	movs	r3, r4
 8004680:	f001 f880 	bl	8005784 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004684:	e062      	b.n	800474c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	0018      	movs	r0, r3
 800468e:	f000 feff 	bl	8005490 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004692:	1e03      	subs	r3, r0, #0
 8004694:	d001      	beq.n	800469a <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e082      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	b2d2      	uxtb	r2, r2
 80046a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b6:	3b01      	subs	r3, #1
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d03a      	beq.n	800474c <HAL_I2C_Master_Receive+0x1ac>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d136      	bne.n	800474c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80046de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	0013      	movs	r3, r2
 80046e8:	2200      	movs	r2, #0
 80046ea:	2180      	movs	r1, #128	@ 0x80
 80046ec:	f000 fdf8 	bl	80052e0 <I2C_WaitOnFlagUntilTimeout>
 80046f0:	1e03      	subs	r3, r0, #0
 80046f2:	d001      	beq.n	80046f8 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e053      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2bff      	cmp	r3, #255	@ 0xff
 8004700:	d911      	bls.n	8004726 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	22ff      	movs	r2, #255	@ 0xff
 8004706:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800470c:	b2da      	uxtb	r2, r3
 800470e:	2380      	movs	r3, #128	@ 0x80
 8004710:	045c      	lsls	r4, r3, #17
 8004712:	230a      	movs	r3, #10
 8004714:	18fb      	adds	r3, r7, r3
 8004716:	8819      	ldrh	r1, [r3, #0]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	2300      	movs	r3, #0
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	0023      	movs	r3, r4
 8004720:	f001 f830 	bl	8005784 <I2C_TransferConfig>
 8004724:	e012      	b.n	800474c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800472a:	b29a      	uxth	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004734:	b2da      	uxtb	r2, r3
 8004736:	2380      	movs	r3, #128	@ 0x80
 8004738:	049c      	lsls	r4, r3, #18
 800473a:	230a      	movs	r3, #10
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	8819      	ldrh	r1, [r3, #0]
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	2300      	movs	r3, #0
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	0023      	movs	r3, r4
 8004748:	f001 f81c 	bl	8005784 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004750:	b29b      	uxth	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d197      	bne.n	8004686 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	0018      	movs	r0, r3
 800475e:	f000 fe53 	bl	8005408 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004762:	1e03      	subs	r3, r0, #0
 8004764:	d001      	beq.n	800476a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e01a      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2220      	movs	r2, #32
 8004770:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	490b      	ldr	r1, [pc, #44]	@ (80047ac <HAL_I2C_Master_Receive+0x20c>)
 800477e:	400a      	ands	r2, r1
 8004780:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2241      	movs	r2, #65	@ 0x41
 8004786:	2120      	movs	r1, #32
 8004788:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2242      	movs	r2, #66	@ 0x42
 800478e:	2100      	movs	r1, #0
 8004790:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2240      	movs	r2, #64	@ 0x40
 8004796:	2100      	movs	r1, #0
 8004798:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	e000      	b.n	80047a0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800479e:	2302      	movs	r3, #2
  }
}
 80047a0:	0018      	movs	r0, r3
 80047a2:	46bd      	mov	sp, r7
 80047a4:	b007      	add	sp, #28
 80047a6:	bd90      	pop	{r4, r7, pc}
 80047a8:	80002400 	.word	0x80002400
 80047ac:	fe00e800 	.word	0xfe00e800

080047b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	68f9      	ldr	r1, [r7, #12]
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	4798      	blx	r3
  }
}
 80047dc:	46c0      	nop			@ (mov r8, r8)
 80047de:	46bd      	mov	sp, r7
 80047e0:	b004      	add	sp, #16
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	2380      	movs	r3, #128	@ 0x80
 8004800:	005b      	lsls	r3, r3, #1
 8004802:	4013      	ands	r3, r2
 8004804:	d00e      	beq.n	8004824 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2280      	movs	r2, #128	@ 0x80
 800480a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800480c:	d00a      	beq.n	8004824 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004812:	2201      	movs	r2, #1
 8004814:	431a      	orrs	r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2280      	movs	r2, #128	@ 0x80
 8004820:	0052      	lsls	r2, r2, #1
 8004822:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	2380      	movs	r3, #128	@ 0x80
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4013      	ands	r3, r2
 800482c:	d00e      	beq.n	800484c <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	2280      	movs	r2, #128	@ 0x80
 8004832:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004834:	d00a      	beq.n	800484c <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	2208      	movs	r2, #8
 800483c:	431a      	orrs	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2280      	movs	r2, #128	@ 0x80
 8004848:	00d2      	lsls	r2, r2, #3
 800484a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	2380      	movs	r3, #128	@ 0x80
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4013      	ands	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2280      	movs	r2, #128	@ 0x80
 800485a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800485c:	d00a      	beq.n	8004874 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004862:	2202      	movs	r2, #2
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2280      	movs	r2, #128	@ 0x80
 8004870:	0092      	lsls	r2, r2, #2
 8004872:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004878:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	220b      	movs	r2, #11
 800487e:	4013      	ands	r3, r2
 8004880:	d005      	beq.n	800488e <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	0011      	movs	r1, r2
 8004888:	0018      	movs	r0, r3
 800488a:	f000 fbbd 	bl	8005008 <I2C_ITError>
  }
}
 800488e:	46c0      	nop			@ (mov r8, r8)
 8004890:	46bd      	mov	sp, r7
 8004892:	b006      	add	sp, #24
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b082      	sub	sp, #8
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800489e:	46c0      	nop			@ (mov r8, r8)
 80048a0:	46bd      	mov	sp, r7
 80048a2:	b002      	add	sp, #8
 80048a4:	bd80      	pop	{r7, pc}

080048a6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048a6:	b580      	push	{r7, lr}
 80048a8:	b082      	sub	sp, #8
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80048ae:	46c0      	nop			@ (mov r8, r8)
 80048b0:	46bd      	mov	sp, r7
 80048b2:	b002      	add	sp, #8
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b082      	sub	sp, #8
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
 80048be:	0008      	movs	r0, r1
 80048c0:	0011      	movs	r1, r2
 80048c2:	1cfb      	adds	r3, r7, #3
 80048c4:	1c02      	adds	r2, r0, #0
 80048c6:	701a      	strb	r2, [r3, #0]
 80048c8:	003b      	movs	r3, r7
 80048ca:	1c0a      	adds	r2, r1, #0
 80048cc:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80048ce:	46c0      	nop			@ (mov r8, r8)
 80048d0:	46bd      	mov	sp, r7
 80048d2:	b002      	add	sp, #8
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b082      	sub	sp, #8
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	46bd      	mov	sp, r7
 80048e2:	b002      	add	sp, #8
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b082      	sub	sp, #8
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b002      	add	sp, #8
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b082      	sub	sp, #8
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	46bd      	mov	sp, r7
 8004902:	b002      	add	sp, #8
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004918:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2240      	movs	r2, #64	@ 0x40
 8004922:	5c9b      	ldrb	r3, [r3, r2]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <I2C_Slave_ISR_IT+0x24>
 8004928:	2302      	movs	r3, #2
 800492a:	e0e6      	b.n	8004afa <I2C_Slave_ISR_IT+0x1f2>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2240      	movs	r2, #64	@ 0x40
 8004930:	2101      	movs	r1, #1
 8004932:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	2220      	movs	r2, #32
 8004938:	4013      	ands	r3, r2
 800493a:	d009      	beq.n	8004950 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004942:	d005      	beq.n	8004950 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	0011      	movs	r1, r2
 800494a:	0018      	movs	r0, r3
 800494c:	f000 f9e4 	bl	8004d18 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	2210      	movs	r2, #16
 8004954:	4013      	ands	r3, r2
 8004956:	d052      	beq.n	80049fe <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2210      	movs	r2, #16
 800495c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800495e:	d04e      	beq.n	80049fe <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d12d      	bne.n	80049c6 <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2241      	movs	r2, #65	@ 0x41
 800496e:	5c9b      	ldrb	r3, [r3, r2]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b28      	cmp	r3, #40	@ 0x28
 8004974:	d10b      	bne.n	800498e <I2C_Slave_ISR_IT+0x86>
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	049b      	lsls	r3, r3, #18
 800497c:	429a      	cmp	r2, r3
 800497e:	d106      	bne.n	800498e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	0011      	movs	r1, r2
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fae6 	bl	8004f58 <I2C_ITListenCplt>
 800498c:	e036      	b.n	80049fc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2241      	movs	r2, #65	@ 0x41
 8004992:	5c9b      	ldrb	r3, [r3, r2]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b29      	cmp	r3, #41	@ 0x29
 8004998:	d110      	bne.n	80049bc <I2C_Slave_ISR_IT+0xb4>
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	4a59      	ldr	r2, [pc, #356]	@ (8004b04 <I2C_Slave_ISR_IT+0x1fc>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00c      	beq.n	80049bc <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2210      	movs	r2, #16
 80049a8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	0018      	movs	r0, r3
 80049ae:	f000 fc56 	bl	800525e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	0018      	movs	r0, r3
 80049b6:	f000 f94b 	bl	8004c50 <I2C_ITSlaveSeqCplt>
 80049ba:	e01f      	b.n	80049fc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2210      	movs	r2, #16
 80049c2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80049c4:	e091      	b.n	8004aea <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2210      	movs	r2, #16
 80049cc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d2:	2204      	movs	r2, #4
 80049d4:	431a      	orrs	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d005      	beq.n	80049ec <I2C_Slave_ISR_IT+0xe4>
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	045b      	lsls	r3, r3, #17
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d000      	beq.n	80049ec <I2C_Slave_ISR_IT+0xe4>
 80049ea:	e07e      	b.n	8004aea <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	0011      	movs	r1, r2
 80049f4:	0018      	movs	r0, r3
 80049f6:	f000 fb07 	bl	8005008 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80049fa:	e076      	b.n	8004aea <I2C_Slave_ISR_IT+0x1e2>
 80049fc:	e075      	b.n	8004aea <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	2204      	movs	r2, #4
 8004a02:	4013      	ands	r3, r2
 8004a04:	d02f      	beq.n	8004a66 <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2204      	movs	r2, #4
 8004a0a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004a0c:	d02b      	beq.n	8004a66 <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d018      	beq.n	8004a4a <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d14c      	bne.n	8004aee <I2C_Slave_ISR_IT+0x1e6>
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	4a2b      	ldr	r2, [pc, #172]	@ (8004b04 <I2C_Slave_ISR_IT+0x1fc>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d048      	beq.n	8004aee <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	0018      	movs	r0, r3
 8004a60:	f000 f8f6 	bl	8004c50 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004a64:	e043      	b.n	8004aee <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2208      	movs	r2, #8
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d00a      	beq.n	8004a84 <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2208      	movs	r2, #8
 8004a72:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004a74:	d006      	beq.n	8004a84 <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	0011      	movs	r1, r2
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f000 f843 	bl	8004b08 <I2C_ITAddrCplt>
 8004a82:	e035      	b.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	2202      	movs	r2, #2
 8004a88:	4013      	ands	r3, r2
 8004a8a:	d031      	beq.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004a92:	d02d      	beq.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d018      	beq.n	8004ad0 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa2:	781a      	ldrb	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004ace:	e00f      	b.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	2380      	movs	r3, #128	@ 0x80
 8004ad4:	045b      	lsls	r3, r3, #17
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d002      	beq.n	8004ae0 <I2C_Slave_ISR_IT+0x1d8>
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d107      	bne.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f000 f8b4 	bl	8004c50 <I2C_ITSlaveSeqCplt>
 8004ae8:	e002      	b.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	e000      	b.n	8004af0 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8004aee:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2240      	movs	r2, #64	@ 0x40
 8004af4:	2100      	movs	r1, #0
 8004af6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	0018      	movs	r0, r3
 8004afc:	46bd      	mov	sp, r7
 8004afe:	b006      	add	sp, #24
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	46c0      	nop			@ (mov r8, r8)
 8004b04:	ffff0000 	.word	0xffff0000

08004b08 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b08:	b5b0      	push	{r4, r5, r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2241      	movs	r2, #65	@ 0x41
 8004b16:	5c9b      	ldrb	r3, [r3, r2]
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	001a      	movs	r2, r3
 8004b1c:	2328      	movs	r3, #40	@ 0x28
 8004b1e:	4013      	ands	r3, r2
 8004b20:	2b28      	cmp	r3, #40	@ 0x28
 8004b22:	d000      	beq.n	8004b26 <I2C_ITAddrCplt+0x1e>
 8004b24:	e088      	b.n	8004c38 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	0c1b      	lsrs	r3, r3, #16
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	250f      	movs	r5, #15
 8004b32:	197b      	adds	r3, r7, r5
 8004b34:	2101      	movs	r1, #1
 8004b36:	400a      	ands	r2, r1
 8004b38:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	0c1b      	lsrs	r3, r3, #16
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	200c      	movs	r0, #12
 8004b46:	183b      	adds	r3, r7, r0
 8004b48:	21fe      	movs	r1, #254	@ 0xfe
 8004b4a:	400a      	ands	r2, r1
 8004b4c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	240a      	movs	r4, #10
 8004b58:	193b      	adds	r3, r7, r4
 8004b5a:	0592      	lsls	r2, r2, #22
 8004b5c:	0d92      	lsrs	r2, r2, #22
 8004b5e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	2308      	movs	r3, #8
 8004b6a:	18fb      	adds	r3, r7, r3
 8004b6c:	21fe      	movs	r1, #254	@ 0xfe
 8004b6e:	400a      	ands	r2, r1
 8004b70:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d148      	bne.n	8004c0c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004b7a:	0021      	movs	r1, r4
 8004b7c:	187b      	adds	r3, r7, r1
 8004b7e:	881b      	ldrh	r3, [r3, #0]
 8004b80:	09db      	lsrs	r3, r3, #7
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	183b      	adds	r3, r7, r0
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	4053      	eors	r3, r2
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	001a      	movs	r2, r3
 8004b8e:	2306      	movs	r3, #6
 8004b90:	4013      	ands	r3, r2
 8004b92:	d120      	bne.n	8004bd6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004b94:	183b      	adds	r3, r7, r0
 8004b96:	187a      	adds	r2, r7, r1
 8004b98:	8812      	ldrh	r2, [r2, #0]
 8004b9a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d14c      	bne.n	8004c48 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2208      	movs	r2, #8
 8004bba:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2240      	movs	r2, #64	@ 0x40
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004bc4:	183b      	adds	r3, r7, r0
 8004bc6:	881a      	ldrh	r2, [r3, #0]
 8004bc8:	197b      	adds	r3, r7, r5
 8004bca:	7819      	ldrb	r1, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f7ff fe71 	bl	80048b6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004bd4:	e038      	b.n	8004c48 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004bd6:	240c      	movs	r4, #12
 8004bd8:	193b      	adds	r3, r7, r4
 8004bda:	2208      	movs	r2, #8
 8004bdc:	18ba      	adds	r2, r7, r2
 8004bde:	8812      	ldrh	r2, [r2, #0]
 8004be0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004be2:	2380      	movs	r3, #128	@ 0x80
 8004be4:	021a      	lsls	r2, r3, #8
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	0011      	movs	r1, r2
 8004bea:	0018      	movs	r0, r3
 8004bec:	f000 fe04 	bl	80057f8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2240      	movs	r2, #64	@ 0x40
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004bf8:	193b      	adds	r3, r7, r4
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	230f      	movs	r3, #15
 8004bfe:	18fb      	adds	r3, r7, r3
 8004c00:	7819      	ldrb	r1, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	0018      	movs	r0, r3
 8004c06:	f7ff fe56 	bl	80048b6 <HAL_I2C_AddrCallback>
}
 8004c0a:	e01d      	b.n	8004c48 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004c0c:	2380      	movs	r3, #128	@ 0x80
 8004c0e:	021a      	lsls	r2, r3, #8
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	0011      	movs	r1, r2
 8004c14:	0018      	movs	r0, r3
 8004c16:	f000 fdef 	bl	80057f8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2240      	movs	r2, #64	@ 0x40
 8004c1e:	2100      	movs	r1, #0
 8004c20:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004c22:	230c      	movs	r3, #12
 8004c24:	18fb      	adds	r3, r7, r3
 8004c26:	881a      	ldrh	r2, [r3, #0]
 8004c28:	230f      	movs	r3, #15
 8004c2a:	18fb      	adds	r3, r7, r3
 8004c2c:	7819      	ldrb	r1, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	0018      	movs	r0, r3
 8004c32:	f7ff fe40 	bl	80048b6 <HAL_I2C_AddrCallback>
}
 8004c36:	e007      	b.n	8004c48 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2240      	movs	r2, #64	@ 0x40
 8004c44:	2100      	movs	r1, #0
 8004c46:	5499      	strb	r1, [r3, r2]
}
 8004c48:	46c0      	nop			@ (mov r8, r8)
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	b004      	add	sp, #16
 8004c4e:	bdb0      	pop	{r4, r5, r7, pc}

08004c50 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2242      	movs	r2, #66	@ 0x42
 8004c64:	2100      	movs	r1, #0
 8004c66:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	2380      	movs	r3, #128	@ 0x80
 8004c6c:	01db      	lsls	r3, r3, #7
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d008      	beq.n	8004c84 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4924      	ldr	r1, [pc, #144]	@ (8004d10 <I2C_ITSlaveSeqCplt+0xc0>)
 8004c7e:	400a      	ands	r2, r1
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	e00c      	b.n	8004c9e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	2380      	movs	r3, #128	@ 0x80
 8004c88:	021b      	lsls	r3, r3, #8
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	d007      	beq.n	8004c9e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	491e      	ldr	r1, [pc, #120]	@ (8004d14 <I2C_ITSlaveSeqCplt+0xc4>)
 8004c9a:	400a      	ands	r2, r1
 8004c9c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2241      	movs	r2, #65	@ 0x41
 8004ca2:	5c9b      	ldrb	r3, [r3, r2]
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b29      	cmp	r3, #41	@ 0x29
 8004ca8:	d114      	bne.n	8004cd4 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2241      	movs	r2, #65	@ 0x41
 8004cae:	2128      	movs	r1, #40	@ 0x28
 8004cb0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2221      	movs	r2, #33	@ 0x21
 8004cb6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2101      	movs	r1, #1
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f000 fd9b 	bl	80057f8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2240      	movs	r2, #64	@ 0x40
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7ff fde2 	bl	8004896 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004cd2:	e019      	b.n	8004d08 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2241      	movs	r2, #65	@ 0x41
 8004cd8:	5c9b      	ldrb	r3, [r3, r2]
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cde:	d113      	bne.n	8004d08 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2241      	movs	r2, #65	@ 0x41
 8004ce4:	2128      	movs	r1, #40	@ 0x28
 8004ce6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2222      	movs	r2, #34	@ 0x22
 8004cec:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f000 fd80 	bl	80057f8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2240      	movs	r2, #64	@ 0x40
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	0018      	movs	r0, r3
 8004d04:	f7ff fdcf 	bl	80048a6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d08:	46c0      	nop			@ (mov r8, r8)
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	b004      	add	sp, #16
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	ffffbfff 	.word	0xffffbfff
 8004d14:	ffff7fff 	.word	0xffff7fff

08004d18 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004d2e:	200f      	movs	r0, #15
 8004d30:	183b      	adds	r3, r7, r0
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	2141      	movs	r1, #65	@ 0x41
 8004d36:	5c52      	ldrb	r2, [r2, r1]
 8004d38:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d42:	183b      	adds	r3, r7, r0
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	2b21      	cmp	r3, #33	@ 0x21
 8004d48:	d003      	beq.n	8004d52 <I2C_ITSlaveCplt+0x3a>
 8004d4a:	183b      	adds	r3, r7, r0
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	2b29      	cmp	r3, #41	@ 0x29
 8004d50:	d109      	bne.n	8004d66 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004d52:	4a7b      	ldr	r2, [pc, #492]	@ (8004f40 <I2C_ITSlaveCplt+0x228>)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	0011      	movs	r1, r2
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f000 fd4d 	bl	80057f8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2221      	movs	r2, #33	@ 0x21
 8004d62:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d64:	e011      	b.n	8004d8a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d66:	220f      	movs	r2, #15
 8004d68:	18bb      	adds	r3, r7, r2
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	2b22      	cmp	r3, #34	@ 0x22
 8004d6e:	d003      	beq.n	8004d78 <I2C_ITSlaveCplt+0x60>
 8004d70:	18bb      	adds	r3, r7, r2
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d76:	d108      	bne.n	8004d8a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004d78:	4a72      	ldr	r2, [pc, #456]	@ (8004f44 <I2C_ITSlaveCplt+0x22c>)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	0011      	movs	r1, r2
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f000 fd3a 	bl	80057f8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2222      	movs	r2, #34	@ 0x22
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2180      	movs	r1, #128	@ 0x80
 8004d96:	0209      	lsls	r1, r1, #8
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4968      	ldr	r1, [pc, #416]	@ (8004f48 <I2C_ITSlaveCplt+0x230>)
 8004da8:	400a      	ands	r2, r1
 8004daa:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	0018      	movs	r0, r3
 8004db0:	f000 fa55 	bl	800525e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	2380      	movs	r3, #128	@ 0x80
 8004db8:	01db      	lsls	r3, r3, #7
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d013      	beq.n	8004de6 <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4960      	ldr	r1, [pc, #384]	@ (8004f4c <I2C_ITSlaveCplt+0x234>)
 8004dca:	400a      	ands	r2, r1
 8004dcc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d01f      	beq.n	8004e16 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004de4:	e017      	b.n	8004e16 <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	2380      	movs	r3, #128	@ 0x80
 8004dea:	021b      	lsls	r3, r3, #8
 8004dec:	4013      	ands	r3, r2
 8004dee:	d012      	beq.n	8004e16 <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4955      	ldr	r1, [pc, #340]	@ (8004f50 <I2C_ITSlaveCplt+0x238>)
 8004dfc:	400a      	ands	r2, r1
 8004dfe:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d006      	beq.n	8004e16 <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2204      	movs	r2, #4
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	d020      	beq.n	8004e60 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2204      	movs	r2, #4
 8004e22:	4393      	bics	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e30:	b2d2      	uxtb	r2, r2
 8004e32:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00c      	beq.n	8004e60 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6e:	2204      	movs	r2, #4
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2242      	movs	r2, #66	@ 0x42
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d013      	beq.n	8004eb4 <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	0011      	movs	r1, r2
 8004e94:	0018      	movs	r0, r3
 8004e96:	f000 f8b7 	bl	8005008 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2241      	movs	r2, #65	@ 0x41
 8004e9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b28      	cmp	r3, #40	@ 0x28
 8004ea4:	d147      	bne.n	8004f36 <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	0011      	movs	r1, r2
 8004eac:	0018      	movs	r0, r3
 8004eae:	f000 f853 	bl	8004f58 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004eb2:	e040      	b.n	8004f36 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	4a26      	ldr	r2, [pc, #152]	@ (8004f54 <I2C_ITSlaveCplt+0x23c>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d016      	beq.n	8004eec <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f7ff fec5 	bl	8004c50 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a22      	ldr	r2, [pc, #136]	@ (8004f54 <I2C_ITSlaveCplt+0x23c>)
 8004eca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2241      	movs	r2, #65	@ 0x41
 8004ed0:	2120      	movs	r1, #32
 8004ed2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2240      	movs	r2, #64	@ 0x40
 8004ede:	2100      	movs	r1, #0
 8004ee0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	0018      	movs	r0, r3
 8004ee6:	f7ff fcf6 	bl	80048d6 <HAL_I2C_ListenCpltCallback>
}
 8004eea:	e024      	b.n	8004f36 <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2241      	movs	r2, #65	@ 0x41
 8004ef0:	5c9b      	ldrb	r3, [r3, r2]
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b22      	cmp	r3, #34	@ 0x22
 8004ef6:	d10f      	bne.n	8004f18 <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2241      	movs	r2, #65	@ 0x41
 8004efc:	2120      	movs	r1, #32
 8004efe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2240      	movs	r2, #64	@ 0x40
 8004f0a:	2100      	movs	r1, #0
 8004f0c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	0018      	movs	r0, r3
 8004f12:	f7ff fcc8 	bl	80048a6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004f16:	e00e      	b.n	8004f36 <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2241      	movs	r2, #65	@ 0x41
 8004f1c:	2120      	movs	r1, #32
 8004f1e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2240      	movs	r2, #64	@ 0x40
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f7ff fcb0 	bl	8004896 <HAL_I2C_SlaveTxCpltCallback>
}
 8004f36:	46c0      	nop			@ (mov r8, r8)
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	b006      	add	sp, #24
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	46c0      	nop			@ (mov r8, r8)
 8004f40:	00008001 	.word	0x00008001
 8004f44:	00008002 	.word	0x00008002
 8004f48:	fe00e800 	.word	0xfe00e800
 8004f4c:	ffffbfff 	.word	0xffffbfff
 8004f50:	ffff7fff 	.word	0xffff7fff
 8004f54:	ffff0000 	.word	0xffff0000

08004f58 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a26      	ldr	r2, [pc, #152]	@ (8005000 <I2C_ITListenCplt+0xa8>)
 8004f66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2241      	movs	r2, #65	@ 0x41
 8004f72:	2120      	movs	r1, #32
 8004f74:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2242      	movs	r2, #66	@ 0x42
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	2204      	movs	r2, #4
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d022      	beq.n	8004fd2 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d012      	beq.n	8004fd2 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fca:	2204      	movs	r2, #4
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004fd2:	4a0c      	ldr	r2, [pc, #48]	@ (8005004 <I2C_ITListenCplt+0xac>)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	0011      	movs	r1, r2
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f000 fc0d 	bl	80057f8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2210      	movs	r2, #16
 8004fe4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2240      	movs	r2, #64	@ 0x40
 8004fea:	2100      	movs	r1, #0
 8004fec:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f7ff fc70 	bl	80048d6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004ff6:	46c0      	nop			@ (mov r8, r8)
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	b002      	add	sp, #8
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	46c0      	nop			@ (mov r8, r8)
 8005000:	ffff0000 	.word	0xffff0000
 8005004:	00008003 	.word	0x00008003

08005008 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005012:	200f      	movs	r0, #15
 8005014:	183b      	adds	r3, r7, r0
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	2141      	movs	r1, #65	@ 0x41
 800501a:	5c52      	ldrb	r2, [r2, r1]
 800501c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2242      	movs	r2, #66	@ 0x42
 8005022:	2100      	movs	r1, #0
 8005024:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a72      	ldr	r2, [pc, #456]	@ (80051f4 <I2C_ITError+0x1ec>)
 800502a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	431a      	orrs	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800503e:	183b      	adds	r3, r7, r0
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	2b28      	cmp	r3, #40	@ 0x28
 8005044:	d007      	beq.n	8005056 <I2C_ITError+0x4e>
 8005046:	183b      	adds	r3, r7, r0
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	2b29      	cmp	r3, #41	@ 0x29
 800504c:	d003      	beq.n	8005056 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800504e:	183b      	adds	r3, r7, r0
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	2b2a      	cmp	r3, #42	@ 0x2a
 8005054:	d10c      	bne.n	8005070 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2103      	movs	r1, #3
 800505a:	0018      	movs	r0, r3
 800505c:	f000 fbcc 	bl	80057f8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2241      	movs	r2, #65	@ 0x41
 8005064:	2128      	movs	r1, #40	@ 0x28
 8005066:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a63      	ldr	r2, [pc, #396]	@ (80051f8 <I2C_ITError+0x1f0>)
 800506c:	635a      	str	r2, [r3, #52]	@ 0x34
 800506e:	e032      	b.n	80050d6 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005070:	4a62      	ldr	r2, [pc, #392]	@ (80051fc <I2C_ITError+0x1f4>)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	0011      	movs	r1, r2
 8005076:	0018      	movs	r0, r3
 8005078:	f000 fbbe 	bl	80057f8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	0018      	movs	r0, r3
 8005080:	f000 f8ed 	bl	800525e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2241      	movs	r2, #65	@ 0x41
 8005088:	5c9b      	ldrb	r3, [r3, r2]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b60      	cmp	r3, #96	@ 0x60
 800508e:	d01f      	beq.n	80050d0 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2241      	movs	r2, #65	@ 0x41
 8005094:	2120      	movs	r1, #32
 8005096:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	2220      	movs	r2, #32
 80050a0:	4013      	ands	r3, r2
 80050a2:	2b20      	cmp	r3, #32
 80050a4:	d114      	bne.n	80050d0 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	2210      	movs	r2, #16
 80050ae:	4013      	ands	r3, r2
 80050b0:	2b10      	cmp	r3, #16
 80050b2:	d109      	bne.n	80050c8 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2210      	movs	r2, #16
 80050ba:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c0:	2204      	movs	r2, #4
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2220      	movs	r2, #32
 80050ce:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050da:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d03b      	beq.n	800515c <I2C_ITError+0x154>
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2b11      	cmp	r3, #17
 80050e8:	d002      	beq.n	80050f0 <I2C_ITError+0xe8>
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b21      	cmp	r3, #33	@ 0x21
 80050ee:	d135      	bne.n	800515c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	2380      	movs	r3, #128	@ 0x80
 80050f8:	01db      	lsls	r3, r3, #7
 80050fa:	401a      	ands	r2, r3
 80050fc:	2380      	movs	r3, #128	@ 0x80
 80050fe:	01db      	lsls	r3, r3, #7
 8005100:	429a      	cmp	r2, r3
 8005102:	d107      	bne.n	8005114 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	493c      	ldr	r1, [pc, #240]	@ (8005200 <I2C_ITError+0x1f8>)
 8005110:	400a      	ands	r2, r1
 8005112:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005118:	0018      	movs	r0, r3
 800511a:	f7fe ff18 	bl	8003f4e <HAL_DMA_GetState>
 800511e:	0003      	movs	r3, r0
 8005120:	2b01      	cmp	r3, #1
 8005122:	d016      	beq.n	8005152 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005128:	4a36      	ldr	r2, [pc, #216]	@ (8005204 <I2C_ITError+0x1fc>)
 800512a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2240      	movs	r2, #64	@ 0x40
 8005130:	2100      	movs	r1, #0
 8005132:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005138:	0018      	movs	r0, r3
 800513a:	f7fe fe13 	bl	8003d64 <HAL_DMA_Abort_IT>
 800513e:	1e03      	subs	r3, r0, #0
 8005140:	d051      	beq.n	80051e6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005146:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514c:	0018      	movs	r0, r3
 800514e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005150:	e049      	b.n	80051e6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	0018      	movs	r0, r3
 8005156:	f000 f859 	bl	800520c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800515a:	e044      	b.n	80051e6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005160:	2b00      	cmp	r3, #0
 8005162:	d03b      	beq.n	80051dc <I2C_ITError+0x1d4>
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	2b12      	cmp	r3, #18
 8005168:	d002      	beq.n	8005170 <I2C_ITError+0x168>
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2b22      	cmp	r3, #34	@ 0x22
 800516e:	d135      	bne.n	80051dc <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	2380      	movs	r3, #128	@ 0x80
 8005178:	021b      	lsls	r3, r3, #8
 800517a:	401a      	ands	r2, r3
 800517c:	2380      	movs	r3, #128	@ 0x80
 800517e:	021b      	lsls	r3, r3, #8
 8005180:	429a      	cmp	r2, r3
 8005182:	d107      	bne.n	8005194 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	491e      	ldr	r1, [pc, #120]	@ (8005208 <I2C_ITError+0x200>)
 8005190:	400a      	ands	r2, r1
 8005192:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005198:	0018      	movs	r0, r3
 800519a:	f7fe fed8 	bl	8003f4e <HAL_DMA_GetState>
 800519e:	0003      	movs	r3, r0
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d016      	beq.n	80051d2 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051a8:	4a16      	ldr	r2, [pc, #88]	@ (8005204 <I2C_ITError+0x1fc>)
 80051aa:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2240      	movs	r2, #64	@ 0x40
 80051b0:	2100      	movs	r1, #0
 80051b2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b8:	0018      	movs	r0, r3
 80051ba:	f7fe fdd3 	bl	8003d64 <HAL_DMA_Abort_IT>
 80051be:	1e03      	subs	r3, r0, #0
 80051c0:	d013      	beq.n	80051ea <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051cc:	0018      	movs	r0, r3
 80051ce:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051d0:	e00b      	b.n	80051ea <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	0018      	movs	r0, r3
 80051d6:	f000 f819 	bl	800520c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051da:	e006      	b.n	80051ea <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	0018      	movs	r0, r3
 80051e0:	f000 f814 	bl	800520c <I2C_TreatErrorCallback>
  }
}
 80051e4:	e002      	b.n	80051ec <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051e6:	46c0      	nop			@ (mov r8, r8)
 80051e8:	e000      	b.n	80051ec <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051ea:	46c0      	nop			@ (mov r8, r8)
}
 80051ec:	46c0      	nop			@ (mov r8, r8)
 80051ee:	46bd      	mov	sp, r7
 80051f0:	b004      	add	sp, #16
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	ffff0000 	.word	0xffff0000
 80051f8:	08004909 	.word	0x08004909
 80051fc:	00008003 	.word	0x00008003
 8005200:	ffffbfff 	.word	0xffffbfff
 8005204:	080052a3 	.word	0x080052a3
 8005208:	ffff7fff 	.word	0xffff7fff

0800520c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2241      	movs	r2, #65	@ 0x41
 8005218:	5c9b      	ldrb	r3, [r3, r2]
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b60      	cmp	r3, #96	@ 0x60
 800521e:	d10f      	bne.n	8005240 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2241      	movs	r2, #65	@ 0x41
 8005224:	2120      	movs	r1, #32
 8005226:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2240      	movs	r2, #64	@ 0x40
 8005232:	2100      	movs	r1, #0
 8005234:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	0018      	movs	r0, r3
 800523a:	f7ff fb5c 	bl	80048f6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800523e:	e00a      	b.n	8005256 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2240      	movs	r2, #64	@ 0x40
 800524a:	2100      	movs	r1, #0
 800524c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	0018      	movs	r0, r3
 8005252:	f7ff fb48 	bl	80048e6 <HAL_I2C_ErrorCallback>
}
 8005256:	46c0      	nop			@ (mov r8, r8)
 8005258:	46bd      	mov	sp, r7
 800525a:	b002      	add	sp, #8
 800525c:	bd80      	pop	{r7, pc}

0800525e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	2202      	movs	r2, #2
 800526e:	4013      	ands	r3, r2
 8005270:	2b02      	cmp	r3, #2
 8005272:	d103      	bne.n	800527c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2200      	movs	r2, #0
 800527a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	2201      	movs	r2, #1
 8005284:	4013      	ands	r3, r2
 8005286:	2b01      	cmp	r3, #1
 8005288:	d007      	beq.n	800529a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699a      	ldr	r2, [r3, #24]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2101      	movs	r1, #1
 8005296:	430a      	orrs	r2, r1
 8005298:	619a      	str	r2, [r3, #24]
  }
}
 800529a:	46c0      	nop			@ (mov r8, r8)
 800529c:	46bd      	mov	sp, r7
 800529e:	b002      	add	sp, #8
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d003      	beq.n	80052c0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	2200      	movs	r2, #0
 80052be:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052cc:	2200      	movs	r2, #0
 80052ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	0018      	movs	r0, r3
 80052d4:	f7ff ff9a 	bl	800520c <I2C_TreatErrorCallback>
}
 80052d8:	46c0      	nop			@ (mov r8, r8)
 80052da:	46bd      	mov	sp, r7
 80052dc:	b004      	add	sp, #16
 80052de:	bd80      	pop	{r7, pc}

080052e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	603b      	str	r3, [r7, #0]
 80052ec:	1dfb      	adds	r3, r7, #7
 80052ee:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052f0:	e030      	b.n	8005354 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	3301      	adds	r3, #1
 80052f6:	d02d      	beq.n	8005354 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f8:	f7fe fbb0 	bl	8003a5c <HAL_GetTick>
 80052fc:	0002      	movs	r2, r0
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	429a      	cmp	r2, r3
 8005306:	d302      	bcc.n	800530e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d122      	bne.n	8005354 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	4013      	ands	r3, r2
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	425a      	negs	r2, r3
 800531e:	4153      	adcs	r3, r2
 8005320:	b2db      	uxtb	r3, r3
 8005322:	001a      	movs	r2, r3
 8005324:	1dfb      	adds	r3, r7, #7
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d113      	bne.n	8005354 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005330:	2220      	movs	r2, #32
 8005332:	431a      	orrs	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2241      	movs	r2, #65	@ 0x41
 800533c:	2120      	movs	r1, #32
 800533e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2242      	movs	r2, #66	@ 0x42
 8005344:	2100      	movs	r1, #0
 8005346:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2240      	movs	r2, #64	@ 0x40
 800534c:	2100      	movs	r1, #0
 800534e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e00f      	b.n	8005374 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	4013      	ands	r3, r2
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	425a      	negs	r2, r3
 8005364:	4153      	adcs	r3, r2
 8005366:	b2db      	uxtb	r3, r3
 8005368:	001a      	movs	r2, r3
 800536a:	1dfb      	adds	r3, r7, #7
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	429a      	cmp	r2, r3
 8005370:	d0bf      	beq.n	80052f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	0018      	movs	r0, r3
 8005376:	46bd      	mov	sp, r7
 8005378:	b004      	add	sp, #16
 800537a:	bd80      	pop	{r7, pc}

0800537c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005388:	e032      	b.n	80053f0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	68b9      	ldr	r1, [r7, #8]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	0018      	movs	r0, r3
 8005392:	f000 f8ff 	bl	8005594 <I2C_IsErrorOccurred>
 8005396:	1e03      	subs	r3, r0, #0
 8005398:	d001      	beq.n	800539e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e030      	b.n	8005400 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	3301      	adds	r3, #1
 80053a2:	d025      	beq.n	80053f0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a4:	f7fe fb5a 	bl	8003a5c <HAL_GetTick>
 80053a8:	0002      	movs	r2, r0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d302      	bcc.n	80053ba <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d11a      	bne.n	80053f0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	2202      	movs	r2, #2
 80053c2:	4013      	ands	r3, r2
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d013      	beq.n	80053f0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053cc:	2220      	movs	r2, #32
 80053ce:	431a      	orrs	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2241      	movs	r2, #65	@ 0x41
 80053d8:	2120      	movs	r1, #32
 80053da:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2242      	movs	r2, #66	@ 0x42
 80053e0:	2100      	movs	r1, #0
 80053e2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2240      	movs	r2, #64	@ 0x40
 80053e8:	2100      	movs	r1, #0
 80053ea:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e007      	b.n	8005400 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	2202      	movs	r2, #2
 80053f8:	4013      	ands	r3, r2
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d1c5      	bne.n	800538a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	0018      	movs	r0, r3
 8005402:	46bd      	mov	sp, r7
 8005404:	b004      	add	sp, #16
 8005406:	bd80      	pop	{r7, pc}

08005408 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005414:	e02f      	b.n	8005476 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	68b9      	ldr	r1, [r7, #8]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	0018      	movs	r0, r3
 800541e:	f000 f8b9 	bl	8005594 <I2C_IsErrorOccurred>
 8005422:	1e03      	subs	r3, r0, #0
 8005424:	d001      	beq.n	800542a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e02d      	b.n	8005486 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800542a:	f7fe fb17 	bl	8003a5c <HAL_GetTick>
 800542e:	0002      	movs	r2, r0
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	429a      	cmp	r2, r3
 8005438:	d302      	bcc.n	8005440 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d11a      	bne.n	8005476 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	2220      	movs	r2, #32
 8005448:	4013      	ands	r3, r2
 800544a:	2b20      	cmp	r3, #32
 800544c:	d013      	beq.n	8005476 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005452:	2220      	movs	r2, #32
 8005454:	431a      	orrs	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2241      	movs	r2, #65	@ 0x41
 800545e:	2120      	movs	r1, #32
 8005460:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2242      	movs	r2, #66	@ 0x42
 8005466:	2100      	movs	r1, #0
 8005468:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2240      	movs	r2, #64	@ 0x40
 800546e:	2100      	movs	r1, #0
 8005470:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e007      	b.n	8005486 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	2220      	movs	r2, #32
 800547e:	4013      	ands	r3, r2
 8005480:	2b20      	cmp	r3, #32
 8005482:	d1c8      	bne.n	8005416 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	0018      	movs	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	b004      	add	sp, #16
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800549c:	e06b      	b.n	8005576 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	68b9      	ldr	r1, [r7, #8]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	0018      	movs	r0, r3
 80054a6:	f000 f875 	bl	8005594 <I2C_IsErrorOccurred>
 80054aa:	1e03      	subs	r3, r0, #0
 80054ac:	d001      	beq.n	80054b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e069      	b.n	8005586 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	2220      	movs	r2, #32
 80054ba:	4013      	ands	r3, r2
 80054bc:	2b20      	cmp	r3, #32
 80054be:	d138      	bne.n	8005532 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	2204      	movs	r2, #4
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d105      	bne.n	80054da <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d001      	beq.n	80054da <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80054d6:	2300      	movs	r3, #0
 80054d8:	e055      	b.n	8005586 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	2210      	movs	r2, #16
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b10      	cmp	r3, #16
 80054e6:	d107      	bne.n	80054f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2210      	movs	r2, #16
 80054ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2204      	movs	r2, #4
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80054f6:	e002      	b.n	80054fe <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2220      	movs	r2, #32
 8005504:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	491f      	ldr	r1, [pc, #124]	@ (8005590 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8005512:	400a      	ands	r2, r1
 8005514:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2241      	movs	r2, #65	@ 0x41
 800551a:	2120      	movs	r1, #32
 800551c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2242      	movs	r2, #66	@ 0x42
 8005522:	2100      	movs	r1, #0
 8005524:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2240      	movs	r2, #64	@ 0x40
 800552a:	2100      	movs	r1, #0
 800552c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e029      	b.n	8005586 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005532:	f7fe fa93 	bl	8003a5c <HAL_GetTick>
 8005536:	0002      	movs	r2, r0
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	429a      	cmp	r2, r3
 8005540:	d302      	bcc.n	8005548 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d116      	bne.n	8005576 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	2204      	movs	r2, #4
 8005550:	4013      	ands	r3, r2
 8005552:	2b04      	cmp	r3, #4
 8005554:	d00f      	beq.n	8005576 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800555a:	2220      	movs	r2, #32
 800555c:	431a      	orrs	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2241      	movs	r2, #65	@ 0x41
 8005566:	2120      	movs	r1, #32
 8005568:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2240      	movs	r2, #64	@ 0x40
 800556e:	2100      	movs	r1, #0
 8005570:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e007      	b.n	8005586 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	2204      	movs	r2, #4
 800557e:	4013      	ands	r3, r2
 8005580:	2b04      	cmp	r3, #4
 8005582:	d18c      	bne.n	800549e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	0018      	movs	r0, r3
 8005588:	46bd      	mov	sp, r7
 800558a:	b004      	add	sp, #16
 800558c:	bd80      	pop	{r7, pc}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	fe00e800 	.word	0xfe00e800

08005594 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08a      	sub	sp, #40	@ 0x28
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055a0:	2327      	movs	r3, #39	@ 0x27
 80055a2:	18fb      	adds	r3, r7, r3
 80055a4:	2200      	movs	r2, #0
 80055a6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80055b0:	2300      	movs	r3, #0
 80055b2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	2210      	movs	r2, #16
 80055bc:	4013      	ands	r3, r2
 80055be:	d100      	bne.n	80055c2 <I2C_IsErrorOccurred+0x2e>
 80055c0:	e079      	b.n	80056b6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2210      	movs	r2, #16
 80055c8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80055ca:	e057      	b.n	800567c <I2C_IsErrorOccurred+0xe8>
 80055cc:	2227      	movs	r2, #39	@ 0x27
 80055ce:	18bb      	adds	r3, r7, r2
 80055d0:	18ba      	adds	r2, r7, r2
 80055d2:	7812      	ldrb	r2, [r2, #0]
 80055d4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	3301      	adds	r3, #1
 80055da:	d04f      	beq.n	800567c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055dc:	f7fe fa3e 	bl	8003a5c <HAL_GetTick>
 80055e0:	0002      	movs	r2, r0
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d302      	bcc.n	80055f2 <I2C_IsErrorOccurred+0x5e>
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d144      	bne.n	800567c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	2380      	movs	r3, #128	@ 0x80
 80055fa:	01db      	lsls	r3, r3, #7
 80055fc:	4013      	ands	r3, r2
 80055fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005600:	2013      	movs	r0, #19
 8005602:	183b      	adds	r3, r7, r0
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	2142      	movs	r1, #66	@ 0x42
 8005608:	5c52      	ldrb	r2, [r2, r1]
 800560a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699a      	ldr	r2, [r3, #24]
 8005612:	2380      	movs	r3, #128	@ 0x80
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	401a      	ands	r2, r3
 8005618:	2380      	movs	r3, #128	@ 0x80
 800561a:	021b      	lsls	r3, r3, #8
 800561c:	429a      	cmp	r2, r3
 800561e:	d126      	bne.n	800566e <I2C_IsErrorOccurred+0xda>
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	2380      	movs	r3, #128	@ 0x80
 8005624:	01db      	lsls	r3, r3, #7
 8005626:	429a      	cmp	r2, r3
 8005628:	d021      	beq.n	800566e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800562a:	183b      	adds	r3, r7, r0
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	2b20      	cmp	r3, #32
 8005630:	d01d      	beq.n	800566e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2180      	movs	r1, #128	@ 0x80
 800563e:	01c9      	lsls	r1, r1, #7
 8005640:	430a      	orrs	r2, r1
 8005642:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005644:	f7fe fa0a 	bl	8003a5c <HAL_GetTick>
 8005648:	0003      	movs	r3, r0
 800564a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800564c:	e00f      	b.n	800566e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800564e:	f7fe fa05 	bl	8003a5c <HAL_GetTick>
 8005652:	0002      	movs	r2, r0
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b19      	cmp	r3, #25
 800565a:	d908      	bls.n	800566e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	2220      	movs	r2, #32
 8005660:	4313      	orrs	r3, r2
 8005662:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005664:	2327      	movs	r3, #39	@ 0x27
 8005666:	18fb      	adds	r3, r7, r3
 8005668:	2201      	movs	r2, #1
 800566a:	701a      	strb	r2, [r3, #0]

              break;
 800566c:	e006      	b.n	800567c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	2220      	movs	r2, #32
 8005676:	4013      	ands	r3, r2
 8005678:	2b20      	cmp	r3, #32
 800567a:	d1e8      	bne.n	800564e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	2220      	movs	r2, #32
 8005684:	4013      	ands	r3, r2
 8005686:	2b20      	cmp	r3, #32
 8005688:	d004      	beq.n	8005694 <I2C_IsErrorOccurred+0x100>
 800568a:	2327      	movs	r3, #39	@ 0x27
 800568c:	18fb      	adds	r3, r7, r3
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d09b      	beq.n	80055cc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005694:	2327      	movs	r3, #39	@ 0x27
 8005696:	18fb      	adds	r3, r7, r3
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d103      	bne.n	80056a6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2220      	movs	r2, #32
 80056a4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	2204      	movs	r2, #4
 80056aa:	4313      	orrs	r3, r2
 80056ac:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80056ae:	2327      	movs	r3, #39	@ 0x27
 80056b0:	18fb      	adds	r3, r7, r3
 80056b2:	2201      	movs	r2, #1
 80056b4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	2380      	movs	r3, #128	@ 0x80
 80056c2:	005b      	lsls	r3, r3, #1
 80056c4:	4013      	ands	r3, r2
 80056c6:	d00c      	beq.n	80056e2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	2201      	movs	r2, #1
 80056cc:	4313      	orrs	r3, r2
 80056ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2280      	movs	r2, #128	@ 0x80
 80056d6:	0052      	lsls	r2, r2, #1
 80056d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056da:	2327      	movs	r3, #39	@ 0x27
 80056dc:	18fb      	adds	r3, r7, r3
 80056de:	2201      	movs	r2, #1
 80056e0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	2380      	movs	r3, #128	@ 0x80
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	4013      	ands	r3, r2
 80056ea:	d00c      	beq.n	8005706 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	2208      	movs	r2, #8
 80056f0:	4313      	orrs	r3, r2
 80056f2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2280      	movs	r2, #128	@ 0x80
 80056fa:	00d2      	lsls	r2, r2, #3
 80056fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056fe:	2327      	movs	r3, #39	@ 0x27
 8005700:	18fb      	adds	r3, r7, r3
 8005702:	2201      	movs	r2, #1
 8005704:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	2380      	movs	r3, #128	@ 0x80
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4013      	ands	r3, r2
 800570e:	d00c      	beq.n	800572a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	2202      	movs	r2, #2
 8005714:	4313      	orrs	r3, r2
 8005716:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2280      	movs	r2, #128	@ 0x80
 800571e:	0092      	lsls	r2, r2, #2
 8005720:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005722:	2327      	movs	r3, #39	@ 0x27
 8005724:	18fb      	adds	r3, r7, r3
 8005726:	2201      	movs	r2, #1
 8005728:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800572a:	2327      	movs	r3, #39	@ 0x27
 800572c:	18fb      	adds	r3, r7, r3
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d01d      	beq.n	8005770 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	0018      	movs	r0, r3
 8005738:	f7ff fd91 	bl	800525e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	685a      	ldr	r2, [r3, #4]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	490e      	ldr	r1, [pc, #56]	@ (8005780 <I2C_IsErrorOccurred+0x1ec>)
 8005748:	400a      	ands	r2, r1
 800574a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005750:	6a3b      	ldr	r3, [r7, #32]
 8005752:	431a      	orrs	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2241      	movs	r2, #65	@ 0x41
 800575c:	2120      	movs	r1, #32
 800575e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2242      	movs	r2, #66	@ 0x42
 8005764:	2100      	movs	r1, #0
 8005766:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2240      	movs	r2, #64	@ 0x40
 800576c:	2100      	movs	r1, #0
 800576e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005770:	2327      	movs	r3, #39	@ 0x27
 8005772:	18fb      	adds	r3, r7, r3
 8005774:	781b      	ldrb	r3, [r3, #0]
}
 8005776:	0018      	movs	r0, r3
 8005778:	46bd      	mov	sp, r7
 800577a:	b00a      	add	sp, #40	@ 0x28
 800577c:	bd80      	pop	{r7, pc}
 800577e:	46c0      	nop			@ (mov r8, r8)
 8005780:	fe00e800 	.word	0xfe00e800

08005784 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005784:	b590      	push	{r4, r7, lr}
 8005786:	b087      	sub	sp, #28
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	0008      	movs	r0, r1
 800578e:	0011      	movs	r1, r2
 8005790:	607b      	str	r3, [r7, #4]
 8005792:	240a      	movs	r4, #10
 8005794:	193b      	adds	r3, r7, r4
 8005796:	1c02      	adds	r2, r0, #0
 8005798:	801a      	strh	r2, [r3, #0]
 800579a:	2009      	movs	r0, #9
 800579c:	183b      	adds	r3, r7, r0
 800579e:	1c0a      	adds	r2, r1, #0
 80057a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057a2:	193b      	adds	r3, r7, r4
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	059b      	lsls	r3, r3, #22
 80057a8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80057aa:	183b      	adds	r3, r7, r0
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	0419      	lsls	r1, r3, #16
 80057b0:	23ff      	movs	r3, #255	@ 0xff
 80057b2:	041b      	lsls	r3, r3, #16
 80057b4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057b6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057be:	4313      	orrs	r3, r2
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	085b      	lsrs	r3, r3, #1
 80057c4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ce:	0d51      	lsrs	r1, r2, #21
 80057d0:	2280      	movs	r2, #128	@ 0x80
 80057d2:	00d2      	lsls	r2, r2, #3
 80057d4:	400a      	ands	r2, r1
 80057d6:	4907      	ldr	r1, [pc, #28]	@ (80057f4 <I2C_TransferConfig+0x70>)
 80057d8:	430a      	orrs	r2, r1
 80057da:	43d2      	mvns	r2, r2
 80057dc:	401a      	ands	r2, r3
 80057de:	0011      	movs	r1, r2
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	697a      	ldr	r2, [r7, #20]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80057ea:	46c0      	nop			@ (mov r8, r8)
 80057ec:	46bd      	mov	sp, r7
 80057ee:	b007      	add	sp, #28
 80057f0:	bd90      	pop	{r4, r7, pc}
 80057f2:	46c0      	nop			@ (mov r8, r8)
 80057f4:	03ff63ff 	.word	0x03ff63ff

080057f8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	000a      	movs	r2, r1
 8005802:	1cbb      	adds	r3, r7, #2
 8005804:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800580a:	1cbb      	adds	r3, r7, #2
 800580c:	881b      	ldrh	r3, [r3, #0]
 800580e:	2201      	movs	r2, #1
 8005810:	4013      	ands	r3, r2
 8005812:	d010      	beq.n	8005836 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2242      	movs	r2, #66	@ 0x42
 8005818:	4313      	orrs	r3, r2
 800581a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2241      	movs	r2, #65	@ 0x41
 8005820:	5c9b      	ldrb	r3, [r3, r2]
 8005822:	b2db      	uxtb	r3, r3
 8005824:	001a      	movs	r2, r3
 8005826:	2328      	movs	r3, #40	@ 0x28
 8005828:	4013      	ands	r3, r2
 800582a:	2b28      	cmp	r3, #40	@ 0x28
 800582c:	d003      	beq.n	8005836 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	22b0      	movs	r2, #176	@ 0xb0
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005836:	1cbb      	adds	r3, r7, #2
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	2202      	movs	r2, #2
 800583c:	4013      	ands	r3, r2
 800583e:	d010      	beq.n	8005862 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2244      	movs	r2, #68	@ 0x44
 8005844:	4313      	orrs	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2241      	movs	r2, #65	@ 0x41
 800584c:	5c9b      	ldrb	r3, [r3, r2]
 800584e:	b2db      	uxtb	r3, r3
 8005850:	001a      	movs	r2, r3
 8005852:	2328      	movs	r3, #40	@ 0x28
 8005854:	4013      	ands	r3, r2
 8005856:	2b28      	cmp	r3, #40	@ 0x28
 8005858:	d003      	beq.n	8005862 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	22b0      	movs	r2, #176	@ 0xb0
 800585e:	4313      	orrs	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005862:	1cbb      	adds	r3, r7, #2
 8005864:	2200      	movs	r2, #0
 8005866:	5e9b      	ldrsh	r3, [r3, r2]
 8005868:	2b00      	cmp	r3, #0
 800586a:	da03      	bge.n	8005874 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	22b8      	movs	r2, #184	@ 0xb8
 8005870:	4313      	orrs	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005874:	1cbb      	adds	r3, r7, #2
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	2b10      	cmp	r3, #16
 800587a:	d103      	bne.n	8005884 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2290      	movs	r2, #144	@ 0x90
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005884:	1cbb      	adds	r3, r7, #2
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	2b20      	cmp	r3, #32
 800588a:	d103      	bne.n	8005894 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005894:	1cbb      	adds	r3, r7, #2
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	2b40      	cmp	r3, #64	@ 0x40
 800589a:	d103      	bne.n	80058a4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2240      	movs	r2, #64	@ 0x40
 80058a0:	4313      	orrs	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	43d9      	mvns	r1, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	400a      	ands	r2, r1
 80058b4:	601a      	str	r2, [r3, #0]
}
 80058b6:	46c0      	nop			@ (mov r8, r8)
 80058b8:	46bd      	mov	sp, r7
 80058ba:	b004      	add	sp, #16
 80058bc:	bd80      	pop	{r7, pc}
	...

080058c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2241      	movs	r2, #65	@ 0x41
 80058ce:	5c9b      	ldrb	r3, [r3, r2]
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b20      	cmp	r3, #32
 80058d4:	d138      	bne.n	8005948 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2240      	movs	r2, #64	@ 0x40
 80058da:	5c9b      	ldrb	r3, [r3, r2]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80058e0:	2302      	movs	r3, #2
 80058e2:	e032      	b.n	800594a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2240      	movs	r2, #64	@ 0x40
 80058e8:	2101      	movs	r1, #1
 80058ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2241      	movs	r2, #65	@ 0x41
 80058f0:	2124      	movs	r1, #36	@ 0x24
 80058f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2101      	movs	r1, #1
 8005900:	438a      	bics	r2, r1
 8005902:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4911      	ldr	r1, [pc, #68]	@ (8005954 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005910:	400a      	ands	r2, r1
 8005912:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6819      	ldr	r1, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	683a      	ldr	r2, [r7, #0]
 8005920:	430a      	orrs	r2, r1
 8005922:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2101      	movs	r1, #1
 8005930:	430a      	orrs	r2, r1
 8005932:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2241      	movs	r2, #65	@ 0x41
 8005938:	2120      	movs	r1, #32
 800593a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2240      	movs	r2, #64	@ 0x40
 8005940:	2100      	movs	r1, #0
 8005942:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	e000      	b.n	800594a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005948:	2302      	movs	r3, #2
  }
}
 800594a:	0018      	movs	r0, r3
 800594c:	46bd      	mov	sp, r7
 800594e:	b002      	add	sp, #8
 8005950:	bd80      	pop	{r7, pc}
 8005952:	46c0      	nop			@ (mov r8, r8)
 8005954:	ffffefff 	.word	0xffffefff

08005958 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2241      	movs	r2, #65	@ 0x41
 8005966:	5c9b      	ldrb	r3, [r3, r2]
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b20      	cmp	r3, #32
 800596c:	d139      	bne.n	80059e2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2240      	movs	r2, #64	@ 0x40
 8005972:	5c9b      	ldrb	r3, [r3, r2]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005978:	2302      	movs	r3, #2
 800597a:	e033      	b.n	80059e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2240      	movs	r2, #64	@ 0x40
 8005980:	2101      	movs	r1, #1
 8005982:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2241      	movs	r2, #65	@ 0x41
 8005988:	2124      	movs	r1, #36	@ 0x24
 800598a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2101      	movs	r1, #1
 8005998:	438a      	bics	r2, r1
 800599a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	4a11      	ldr	r2, [pc, #68]	@ (80059ec <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	021b      	lsls	r3, r3, #8
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2101      	movs	r1, #1
 80059ca:	430a      	orrs	r2, r1
 80059cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2241      	movs	r2, #65	@ 0x41
 80059d2:	2120      	movs	r1, #32
 80059d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2240      	movs	r2, #64	@ 0x40
 80059da:	2100      	movs	r1, #0
 80059dc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	e000      	b.n	80059e4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80059e2:	2302      	movs	r3, #2
  }
}
 80059e4:	0018      	movs	r0, r3
 80059e6:	46bd      	mov	sp, r7
 80059e8:	b004      	add	sp, #16
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	fffff0ff 	.word	0xfffff0ff

080059f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059f0:	b5b0      	push	{r4, r5, r7, lr}
 80059f2:	b08a      	sub	sp, #40	@ 0x28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d102      	bne.n	8005a04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	f000 fbbf 	bl	8006182 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a04:	4bc9      	ldr	r3, [pc, #804]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	220c      	movs	r2, #12
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a0e:	4bc7      	ldr	r3, [pc, #796]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	2380      	movs	r3, #128	@ 0x80
 8005a14:	025b      	lsls	r3, r3, #9
 8005a16:	4013      	ands	r3, r2
 8005a18:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	4013      	ands	r3, r2
 8005a22:	d100      	bne.n	8005a26 <HAL_RCC_OscConfig+0x36>
 8005a24:	e07e      	b.n	8005b24 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	2b08      	cmp	r3, #8
 8005a2a:	d007      	beq.n	8005a3c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	2b0c      	cmp	r3, #12
 8005a30:	d112      	bne.n	8005a58 <HAL_RCC_OscConfig+0x68>
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	2380      	movs	r3, #128	@ 0x80
 8005a36:	025b      	lsls	r3, r3, #9
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d10d      	bne.n	8005a58 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a3c:	4bbb      	ldr	r3, [pc, #748]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	2380      	movs	r3, #128	@ 0x80
 8005a42:	029b      	lsls	r3, r3, #10
 8005a44:	4013      	ands	r3, r2
 8005a46:	d100      	bne.n	8005a4a <HAL_RCC_OscConfig+0x5a>
 8005a48:	e06b      	b.n	8005b22 <HAL_RCC_OscConfig+0x132>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d167      	bne.n	8005b22 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	f000 fb95 	bl	8006182 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	2380      	movs	r3, #128	@ 0x80
 8005a5e:	025b      	lsls	r3, r3, #9
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d107      	bne.n	8005a74 <HAL_RCC_OscConfig+0x84>
 8005a64:	4bb1      	ldr	r3, [pc, #708]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	4bb0      	ldr	r3, [pc, #704]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a6a:	2180      	movs	r1, #128	@ 0x80
 8005a6c:	0249      	lsls	r1, r1, #9
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	601a      	str	r2, [r3, #0]
 8005a72:	e027      	b.n	8005ac4 <HAL_RCC_OscConfig+0xd4>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	23a0      	movs	r3, #160	@ 0xa0
 8005a7a:	02db      	lsls	r3, r3, #11
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d10e      	bne.n	8005a9e <HAL_RCC_OscConfig+0xae>
 8005a80:	4baa      	ldr	r3, [pc, #680]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	4ba9      	ldr	r3, [pc, #676]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a86:	2180      	movs	r1, #128	@ 0x80
 8005a88:	02c9      	lsls	r1, r1, #11
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	4ba7      	ldr	r3, [pc, #668]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	4ba6      	ldr	r3, [pc, #664]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005a94:	2180      	movs	r1, #128	@ 0x80
 8005a96:	0249      	lsls	r1, r1, #9
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	601a      	str	r2, [r3, #0]
 8005a9c:	e012      	b.n	8005ac4 <HAL_RCC_OscConfig+0xd4>
 8005a9e:	4ba3      	ldr	r3, [pc, #652]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4ba2      	ldr	r3, [pc, #648]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005aa4:	49a2      	ldr	r1, [pc, #648]	@ (8005d30 <HAL_RCC_OscConfig+0x340>)
 8005aa6:	400a      	ands	r2, r1
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	4ba0      	ldr	r3, [pc, #640]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	2380      	movs	r3, #128	@ 0x80
 8005ab0:	025b      	lsls	r3, r3, #9
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4b9c      	ldr	r3, [pc, #624]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	4b9b      	ldr	r3, [pc, #620]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005abe:	499d      	ldr	r1, [pc, #628]	@ (8005d34 <HAL_RCC_OscConfig+0x344>)
 8005ac0:	400a      	ands	r2, r1
 8005ac2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d015      	beq.n	8005af8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005acc:	f7fd ffc6 	bl	8003a5c <HAL_GetTick>
 8005ad0:	0003      	movs	r3, r0
 8005ad2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ad4:	e009      	b.n	8005aea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ad6:	f7fd ffc1 	bl	8003a5c <HAL_GetTick>
 8005ada:	0002      	movs	r2, r0
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b64      	cmp	r3, #100	@ 0x64
 8005ae2:	d902      	bls.n	8005aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	f000 fb4c 	bl	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005aea:	4b90      	ldr	r3, [pc, #576]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	2380      	movs	r3, #128	@ 0x80
 8005af0:	029b      	lsls	r3, r3, #10
 8005af2:	4013      	ands	r3, r2
 8005af4:	d0ef      	beq.n	8005ad6 <HAL_RCC_OscConfig+0xe6>
 8005af6:	e015      	b.n	8005b24 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af8:	f7fd ffb0 	bl	8003a5c <HAL_GetTick>
 8005afc:	0003      	movs	r3, r0
 8005afe:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b00:	e008      	b.n	8005b14 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b02:	f7fd ffab 	bl	8003a5c <HAL_GetTick>
 8005b06:	0002      	movs	r2, r0
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b64      	cmp	r3, #100	@ 0x64
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e336      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b14:	4b85      	ldr	r3, [pc, #532]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	2380      	movs	r3, #128	@ 0x80
 8005b1a:	029b      	lsls	r3, r3, #10
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d1f0      	bne.n	8005b02 <HAL_RCC_OscConfig+0x112>
 8005b20:	e000      	b.n	8005b24 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b22:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2202      	movs	r2, #2
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d100      	bne.n	8005b30 <HAL_RCC_OscConfig+0x140>
 8005b2e:	e099      	b.n	8005c64 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b38:	2220      	movs	r2, #32
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	d009      	beq.n	8005b52 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005b3e:	4b7b      	ldr	r3, [pc, #492]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	4b7a      	ldr	r3, [pc, #488]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b44:	2120      	movs	r1, #32
 8005b46:	430a      	orrs	r2, r1
 8005b48:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	4393      	bics	r3, r2
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	2b04      	cmp	r3, #4
 8005b56:	d005      	beq.n	8005b64 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	2b0c      	cmp	r3, #12
 8005b5c:	d13e      	bne.n	8005bdc <HAL_RCC_OscConfig+0x1ec>
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d13b      	bne.n	8005bdc <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005b64:	4b71      	ldr	r3, [pc, #452]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2204      	movs	r2, #4
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	d004      	beq.n	8005b78 <HAL_RCC_OscConfig+0x188>
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e304      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b78:	4b6c      	ldr	r3, [pc, #432]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	4a6e      	ldr	r2, [pc, #440]	@ (8005d38 <HAL_RCC_OscConfig+0x348>)
 8005b7e:	4013      	ands	r3, r2
 8005b80:	0019      	movs	r1, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	021a      	lsls	r2, r3, #8
 8005b88:	4b68      	ldr	r3, [pc, #416]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005b8e:	4b67      	ldr	r3, [pc, #412]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2209      	movs	r2, #9
 8005b94:	4393      	bics	r3, r2
 8005b96:	0019      	movs	r1, r3
 8005b98:	4b64      	ldr	r3, [pc, #400]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b9c:	430a      	orrs	r2, r1
 8005b9e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005ba0:	f000 fc42 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 8005ba4:	0001      	movs	r1, r0
 8005ba6:	4b61      	ldr	r3, [pc, #388]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	091b      	lsrs	r3, r3, #4
 8005bac:	220f      	movs	r2, #15
 8005bae:	4013      	ands	r3, r2
 8005bb0:	4a62      	ldr	r2, [pc, #392]	@ (8005d3c <HAL_RCC_OscConfig+0x34c>)
 8005bb2:	5cd3      	ldrb	r3, [r2, r3]
 8005bb4:	000a      	movs	r2, r1
 8005bb6:	40da      	lsrs	r2, r3
 8005bb8:	4b61      	ldr	r3, [pc, #388]	@ (8005d40 <HAL_RCC_OscConfig+0x350>)
 8005bba:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005bbc:	4b61      	ldr	r3, [pc, #388]	@ (8005d44 <HAL_RCC_OscConfig+0x354>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2513      	movs	r5, #19
 8005bc2:	197c      	adds	r4, r7, r5
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	f7fd ff03 	bl	80039d0 <HAL_InitTick>
 8005bca:	0003      	movs	r3, r0
 8005bcc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005bce:	197b      	adds	r3, r7, r5
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d046      	beq.n	8005c64 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8005bd6:	197b      	adds	r3, r7, r5
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	e2d2      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d027      	beq.n	8005c32 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005be2:	4b52      	ldr	r3, [pc, #328]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2209      	movs	r2, #9
 8005be8:	4393      	bics	r3, r2
 8005bea:	0019      	movs	r1, r3
 8005bec:	4b4f      	ldr	r3, [pc, #316]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf4:	f7fd ff32 	bl	8003a5c <HAL_GetTick>
 8005bf8:	0003      	movs	r3, r0
 8005bfa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bfe:	f7fd ff2d 	bl	8003a5c <HAL_GetTick>
 8005c02:	0002      	movs	r2, r0
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e2b8      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c10:	4b46      	ldr	r3, [pc, #280]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2204      	movs	r2, #4
 8005c16:	4013      	ands	r3, r2
 8005c18:	d0f1      	beq.n	8005bfe <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c1a:	4b44      	ldr	r3, [pc, #272]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	4a46      	ldr	r2, [pc, #280]	@ (8005d38 <HAL_RCC_OscConfig+0x348>)
 8005c20:	4013      	ands	r3, r2
 8005c22:	0019      	movs	r1, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	021a      	lsls	r2, r3, #8
 8005c2a:	4b40      	ldr	r3, [pc, #256]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	605a      	str	r2, [r3, #4]
 8005c30:	e018      	b.n	8005c64 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c32:	4b3e      	ldr	r3, [pc, #248]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b3d      	ldr	r3, [pc, #244]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c38:	2101      	movs	r1, #1
 8005c3a:	438a      	bics	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c3e:	f7fd ff0d 	bl	8003a5c <HAL_GetTick>
 8005c42:	0003      	movs	r3, r0
 8005c44:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c48:	f7fd ff08 	bl	8003a5c <HAL_GetTick>
 8005c4c:	0002      	movs	r2, r0
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e293      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c5a:	4b34      	ldr	r3, [pc, #208]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2204      	movs	r2, #4
 8005c60:	4013      	ands	r3, r2
 8005c62:	d1f1      	bne.n	8005c48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2210      	movs	r2, #16
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d100      	bne.n	8005c70 <HAL_RCC_OscConfig+0x280>
 8005c6e:	e0a2      	b.n	8005db6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d140      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005c76:	4b2d      	ldr	r3, [pc, #180]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	2380      	movs	r3, #128	@ 0x80
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d005      	beq.n	8005c8e <HAL_RCC_OscConfig+0x29e>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e279      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005c8e:	4b27      	ldr	r3, [pc, #156]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	4a2d      	ldr	r2, [pc, #180]	@ (8005d48 <HAL_RCC_OscConfig+0x358>)
 8005c94:	4013      	ands	r3, r2
 8005c96:	0019      	movs	r1, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c9c:	4b23      	ldr	r3, [pc, #140]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ca2:	4b22      	ldr	r3, [pc, #136]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	021b      	lsls	r3, r3, #8
 8005ca8:	0a19      	lsrs	r1, r3, #8
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	061a      	lsls	r2, r3, #24
 8005cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cba:	0b5b      	lsrs	r3, r3, #13
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	2280      	movs	r2, #128	@ 0x80
 8005cc0:	0212      	lsls	r2, r2, #8
 8005cc2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005cc4:	4b19      	ldr	r3, [pc, #100]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	091b      	lsrs	r3, r3, #4
 8005cca:	210f      	movs	r1, #15
 8005ccc:	400b      	ands	r3, r1
 8005cce:	491b      	ldr	r1, [pc, #108]	@ (8005d3c <HAL_RCC_OscConfig+0x34c>)
 8005cd0:	5ccb      	ldrb	r3, [r1, r3]
 8005cd2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d40 <HAL_RCC_OscConfig+0x350>)
 8005cd6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d44 <HAL_RCC_OscConfig+0x354>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2513      	movs	r5, #19
 8005cde:	197c      	adds	r4, r7, r5
 8005ce0:	0018      	movs	r0, r3
 8005ce2:	f7fd fe75 	bl	80039d0 <HAL_InitTick>
 8005ce6:	0003      	movs	r3, r0
 8005ce8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005cea:	197b      	adds	r3, r7, r5
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d061      	beq.n	8005db6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8005cf2:	197b      	adds	r3, r7, r5
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	e244      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d040      	beq.n	8005d82 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005d00:	4b0a      	ldr	r3, [pc, #40]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	4b09      	ldr	r3, [pc, #36]	@ (8005d2c <HAL_RCC_OscConfig+0x33c>)
 8005d06:	2180      	movs	r1, #128	@ 0x80
 8005d08:	0049      	lsls	r1, r1, #1
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d0e:	f7fd fea5 	bl	8003a5c <HAL_GetTick>
 8005d12:	0003      	movs	r3, r0
 8005d14:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005d16:	e019      	b.n	8005d4c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d18:	f7fd fea0 	bl	8003a5c <HAL_GetTick>
 8005d1c:	0002      	movs	r2, r0
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d912      	bls.n	8005d4c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e22b      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
 8005d2a:	46c0      	nop			@ (mov r8, r8)
 8005d2c:	40021000 	.word	0x40021000
 8005d30:	fffeffff 	.word	0xfffeffff
 8005d34:	fffbffff 	.word	0xfffbffff
 8005d38:	ffffe0ff 	.word	0xffffe0ff
 8005d3c:	0800be18 	.word	0x0800be18
 8005d40:	20000000 	.word	0x20000000
 8005d44:	20000004 	.word	0x20000004
 8005d48:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005d4c:	4bca      	ldr	r3, [pc, #808]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	2380      	movs	r3, #128	@ 0x80
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4013      	ands	r3, r2
 8005d56:	d0df      	beq.n	8005d18 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d58:	4bc7      	ldr	r3, [pc, #796]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	4ac7      	ldr	r2, [pc, #796]	@ (800607c <HAL_RCC_OscConfig+0x68c>)
 8005d5e:	4013      	ands	r3, r2
 8005d60:	0019      	movs	r1, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d66:	4bc4      	ldr	r3, [pc, #784]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d68:	430a      	orrs	r2, r1
 8005d6a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d6c:	4bc2      	ldr	r3, [pc, #776]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	021b      	lsls	r3, r3, #8
 8005d72:	0a19      	lsrs	r1, r3, #8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	061a      	lsls	r2, r3, #24
 8005d7a:	4bbf      	ldr	r3, [pc, #764]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	605a      	str	r2, [r3, #4]
 8005d80:	e019      	b.n	8005db6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005d82:	4bbd      	ldr	r3, [pc, #756]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	4bbc      	ldr	r3, [pc, #752]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005d88:	49bd      	ldr	r1, [pc, #756]	@ (8006080 <HAL_RCC_OscConfig+0x690>)
 8005d8a:	400a      	ands	r2, r1
 8005d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8e:	f7fd fe65 	bl	8003a5c <HAL_GetTick>
 8005d92:	0003      	movs	r3, r0
 8005d94:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005d96:	e008      	b.n	8005daa <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005d98:	f7fd fe60 	bl	8003a5c <HAL_GetTick>
 8005d9c:	0002      	movs	r2, r0
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e1eb      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005daa:	4bb3      	ldr	r3, [pc, #716]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	2380      	movs	r3, #128	@ 0x80
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	4013      	ands	r3, r2
 8005db4:	d1f0      	bne.n	8005d98 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2208      	movs	r2, #8
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	d036      	beq.n	8005e2e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	695b      	ldr	r3, [r3, #20]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d019      	beq.n	8005dfc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dc8:	4bab      	ldr	r3, [pc, #684]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005dca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dcc:	4baa      	ldr	r3, [pc, #680]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005dce:	2101      	movs	r1, #1
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd4:	f7fd fe42 	bl	8003a5c <HAL_GetTick>
 8005dd8:	0003      	movs	r3, r0
 8005dda:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dde:	f7fd fe3d 	bl	8003a5c <HAL_GetTick>
 8005de2:	0002      	movs	r2, r0
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e1c8      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005df0:	4ba1      	ldr	r3, [pc, #644]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df4:	2202      	movs	r2, #2
 8005df6:	4013      	ands	r3, r2
 8005df8:	d0f1      	beq.n	8005dde <HAL_RCC_OscConfig+0x3ee>
 8005dfa:	e018      	b.n	8005e2e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dfc:	4b9e      	ldr	r3, [pc, #632]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005dfe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e00:	4b9d      	ldr	r3, [pc, #628]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005e02:	2101      	movs	r1, #1
 8005e04:	438a      	bics	r2, r1
 8005e06:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e08:	f7fd fe28 	bl	8003a5c <HAL_GetTick>
 8005e0c:	0003      	movs	r3, r0
 8005e0e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e10:	e008      	b.n	8005e24 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e12:	f7fd fe23 	bl	8003a5c <HAL_GetTick>
 8005e16:	0002      	movs	r2, r0
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e1ae      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005e24:	4b94      	ldr	r3, [pc, #592]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e28:	2202      	movs	r2, #2
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	d1f1      	bne.n	8005e12 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2204      	movs	r2, #4
 8005e34:	4013      	ands	r3, r2
 8005e36:	d100      	bne.n	8005e3a <HAL_RCC_OscConfig+0x44a>
 8005e38:	e0ae      	b.n	8005f98 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e3a:	2023      	movs	r0, #35	@ 0x23
 8005e3c:	183b      	adds	r3, r7, r0
 8005e3e:	2200      	movs	r2, #0
 8005e40:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e42:	4b8d      	ldr	r3, [pc, #564]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e46:	2380      	movs	r3, #128	@ 0x80
 8005e48:	055b      	lsls	r3, r3, #21
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	d109      	bne.n	8005e62 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e4e:	4b8a      	ldr	r3, [pc, #552]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e52:	4b89      	ldr	r3, [pc, #548]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005e54:	2180      	movs	r1, #128	@ 0x80
 8005e56:	0549      	lsls	r1, r1, #21
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8005e5c:	183b      	adds	r3, r7, r0
 8005e5e:	2201      	movs	r2, #1
 8005e60:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e62:	4b88      	ldr	r3, [pc, #544]	@ (8006084 <HAL_RCC_OscConfig+0x694>)
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	2380      	movs	r3, #128	@ 0x80
 8005e68:	005b      	lsls	r3, r3, #1
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d11a      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e6e:	4b85      	ldr	r3, [pc, #532]	@ (8006084 <HAL_RCC_OscConfig+0x694>)
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	4b84      	ldr	r3, [pc, #528]	@ (8006084 <HAL_RCC_OscConfig+0x694>)
 8005e74:	2180      	movs	r1, #128	@ 0x80
 8005e76:	0049      	lsls	r1, r1, #1
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e7c:	f7fd fdee 	bl	8003a5c <HAL_GetTick>
 8005e80:	0003      	movs	r3, r0
 8005e82:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e86:	f7fd fde9 	bl	8003a5c <HAL_GetTick>
 8005e8a:	0002      	movs	r2, r0
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b64      	cmp	r3, #100	@ 0x64
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e174      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e98:	4b7a      	ldr	r3, [pc, #488]	@ (8006084 <HAL_RCC_OscConfig+0x694>)
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	2380      	movs	r3, #128	@ 0x80
 8005e9e:	005b      	lsls	r3, r3, #1
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	2380      	movs	r3, #128	@ 0x80
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d107      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x4d0>
 8005eb0:	4b71      	ldr	r3, [pc, #452]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005eb2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eb4:	4b70      	ldr	r3, [pc, #448]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005eb6:	2180      	movs	r1, #128	@ 0x80
 8005eb8:	0049      	lsls	r1, r1, #1
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ebe:	e031      	b.n	8005f24 <HAL_RCC_OscConfig+0x534>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10c      	bne.n	8005ee2 <HAL_RCC_OscConfig+0x4f2>
 8005ec8:	4b6b      	ldr	r3, [pc, #428]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005eca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ece:	496c      	ldr	r1, [pc, #432]	@ (8006080 <HAL_RCC_OscConfig+0x690>)
 8005ed0:	400a      	ands	r2, r1
 8005ed2:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ed4:	4b68      	ldr	r3, [pc, #416]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ed6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ed8:	4b67      	ldr	r3, [pc, #412]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005eda:	496b      	ldr	r1, [pc, #428]	@ (8006088 <HAL_RCC_OscConfig+0x698>)
 8005edc:	400a      	ands	r2, r1
 8005ede:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ee0:	e020      	b.n	8005f24 <HAL_RCC_OscConfig+0x534>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689a      	ldr	r2, [r3, #8]
 8005ee6:	23a0      	movs	r3, #160	@ 0xa0
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d10e      	bne.n	8005f0c <HAL_RCC_OscConfig+0x51c>
 8005eee:	4b62      	ldr	r3, [pc, #392]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ef0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ef2:	4b61      	ldr	r3, [pc, #388]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ef4:	2180      	movs	r1, #128	@ 0x80
 8005ef6:	00c9      	lsls	r1, r1, #3
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	651a      	str	r2, [r3, #80]	@ 0x50
 8005efc:	4b5e      	ldr	r3, [pc, #376]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005efe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f00:	4b5d      	ldr	r3, [pc, #372]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f02:	2180      	movs	r1, #128	@ 0x80
 8005f04:	0049      	lsls	r1, r1, #1
 8005f06:	430a      	orrs	r2, r1
 8005f08:	651a      	str	r2, [r3, #80]	@ 0x50
 8005f0a:	e00b      	b.n	8005f24 <HAL_RCC_OscConfig+0x534>
 8005f0c:	4b5a      	ldr	r3, [pc, #360]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f10:	4b59      	ldr	r3, [pc, #356]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f12:	495b      	ldr	r1, [pc, #364]	@ (8006080 <HAL_RCC_OscConfig+0x690>)
 8005f14:	400a      	ands	r2, r1
 8005f16:	651a      	str	r2, [r3, #80]	@ 0x50
 8005f18:	4b57      	ldr	r3, [pc, #348]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f1c:	4b56      	ldr	r3, [pc, #344]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f1e:	495a      	ldr	r1, [pc, #360]	@ (8006088 <HAL_RCC_OscConfig+0x698>)
 8005f20:	400a      	ands	r2, r1
 8005f22:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d015      	beq.n	8005f58 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f2c:	f7fd fd96 	bl	8003a5c <HAL_GetTick>
 8005f30:	0003      	movs	r3, r0
 8005f32:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f34:	e009      	b.n	8005f4a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f36:	f7fd fd91 	bl	8003a5c <HAL_GetTick>
 8005f3a:	0002      	movs	r2, r0
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	4a52      	ldr	r2, [pc, #328]	@ (800608c <HAL_RCC_OscConfig+0x69c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e11b      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f4a:	4b4b      	ldr	r3, [pc, #300]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f4e:	2380      	movs	r3, #128	@ 0x80
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4013      	ands	r3, r2
 8005f54:	d0ef      	beq.n	8005f36 <HAL_RCC_OscConfig+0x546>
 8005f56:	e014      	b.n	8005f82 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f58:	f7fd fd80 	bl	8003a5c <HAL_GetTick>
 8005f5c:	0003      	movs	r3, r0
 8005f5e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f60:	e009      	b.n	8005f76 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f62:	f7fd fd7b 	bl	8003a5c <HAL_GetTick>
 8005f66:	0002      	movs	r2, r0
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	4a47      	ldr	r2, [pc, #284]	@ (800608c <HAL_RCC_OscConfig+0x69c>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e105      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f76:	4b40      	ldr	r3, [pc, #256]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f7a:	2380      	movs	r3, #128	@ 0x80
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	4013      	ands	r3, r2
 8005f80:	d1ef      	bne.n	8005f62 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f82:	2323      	movs	r3, #35	@ 0x23
 8005f84:	18fb      	adds	r3, r7, r3
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d105      	bne.n	8005f98 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f90:	4b39      	ldr	r3, [pc, #228]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005f92:	493f      	ldr	r1, [pc, #252]	@ (8006090 <HAL_RCC_OscConfig+0x6a0>)
 8005f94:	400a      	ands	r2, r1
 8005f96:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	d049      	beq.n	8006036 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d026      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005faa:	4b33      	ldr	r3, [pc, #204]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005fac:	689a      	ldr	r2, [r3, #8]
 8005fae:	4b32      	ldr	r3, [pc, #200]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005fb0:	2101      	movs	r1, #1
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	609a      	str	r2, [r3, #8]
 8005fb6:	4b30      	ldr	r3, [pc, #192]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005fb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fba:	4b2f      	ldr	r3, [pc, #188]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fc2:	4b34      	ldr	r3, [pc, #208]	@ (8006094 <HAL_RCC_OscConfig+0x6a4>)
 8005fc4:	6a1a      	ldr	r2, [r3, #32]
 8005fc6:	4b33      	ldr	r3, [pc, #204]	@ (8006094 <HAL_RCC_OscConfig+0x6a4>)
 8005fc8:	2180      	movs	r1, #128	@ 0x80
 8005fca:	0189      	lsls	r1, r1, #6
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd0:	f7fd fd44 	bl	8003a5c <HAL_GetTick>
 8005fd4:	0003      	movs	r3, r0
 8005fd6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005fd8:	e008      	b.n	8005fec <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005fda:	f7fd fd3f 	bl	8003a5c <HAL_GetTick>
 8005fde:	0002      	movs	r2, r0
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d901      	bls.n	8005fec <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	e0ca      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005fec:	4b22      	ldr	r3, [pc, #136]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	d0f1      	beq.n	8005fda <HAL_RCC_OscConfig+0x5ea>
 8005ff6:	e01e      	b.n	8006036 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8005ffe:	2101      	movs	r1, #1
 8006000:	438a      	bics	r2, r1
 8006002:	609a      	str	r2, [r3, #8]
 8006004:	4b23      	ldr	r3, [pc, #140]	@ (8006094 <HAL_RCC_OscConfig+0x6a4>)
 8006006:	6a1a      	ldr	r2, [r3, #32]
 8006008:	4b22      	ldr	r3, [pc, #136]	@ (8006094 <HAL_RCC_OscConfig+0x6a4>)
 800600a:	4923      	ldr	r1, [pc, #140]	@ (8006098 <HAL_RCC_OscConfig+0x6a8>)
 800600c:	400a      	ands	r2, r1
 800600e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006010:	f7fd fd24 	bl	8003a5c <HAL_GetTick>
 8006014:	0003      	movs	r3, r0
 8006016:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006018:	e008      	b.n	800602c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800601a:	f7fd fd1f 	bl	8003a5c <HAL_GetTick>
 800601e:	0002      	movs	r2, r0
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e0aa      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800602c:	4b12      	ldr	r3, [pc, #72]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2202      	movs	r2, #2
 8006032:	4013      	ands	r3, r2
 8006034:	d1f1      	bne.n	800601a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603a:	2b00      	cmp	r3, #0
 800603c:	d100      	bne.n	8006040 <HAL_RCC_OscConfig+0x650>
 800603e:	e09f      	b.n	8006180 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	2b0c      	cmp	r3, #12
 8006044:	d100      	bne.n	8006048 <HAL_RCC_OscConfig+0x658>
 8006046:	e078      	b.n	800613a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604c:	2b02      	cmp	r3, #2
 800604e:	d159      	bne.n	8006104 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006050:	4b09      	ldr	r3, [pc, #36]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	4b08      	ldr	r3, [pc, #32]	@ (8006078 <HAL_RCC_OscConfig+0x688>)
 8006056:	4911      	ldr	r1, [pc, #68]	@ (800609c <HAL_RCC_OscConfig+0x6ac>)
 8006058:	400a      	ands	r2, r1
 800605a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605c:	f7fd fcfe 	bl	8003a5c <HAL_GetTick>
 8006060:	0003      	movs	r3, r0
 8006062:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006064:	e01c      	b.n	80060a0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006066:	f7fd fcf9 	bl	8003a5c <HAL_GetTick>
 800606a:	0002      	movs	r2, r0
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d915      	bls.n	80060a0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e084      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
 8006078:	40021000 	.word	0x40021000
 800607c:	ffff1fff 	.word	0xffff1fff
 8006080:	fffffeff 	.word	0xfffffeff
 8006084:	40007000 	.word	0x40007000
 8006088:	fffffbff 	.word	0xfffffbff
 800608c:	00001388 	.word	0x00001388
 8006090:	efffffff 	.word	0xefffffff
 8006094:	40010000 	.word	0x40010000
 8006098:	ffffdfff 	.word	0xffffdfff
 800609c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80060a0:	4b3a      	ldr	r3, [pc, #232]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	2380      	movs	r3, #128	@ 0x80
 80060a6:	049b      	lsls	r3, r3, #18
 80060a8:	4013      	ands	r3, r2
 80060aa:	d1dc      	bne.n	8006066 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060ac:	4b37      	ldr	r3, [pc, #220]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	4a37      	ldr	r2, [pc, #220]	@ (8006190 <HAL_RCC_OscConfig+0x7a0>)
 80060b2:	4013      	ands	r3, r2
 80060b4:	0019      	movs	r1, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060be:	431a      	orrs	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c4:	431a      	orrs	r2, r3
 80060c6:	4b31      	ldr	r3, [pc, #196]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060c8:	430a      	orrs	r2, r1
 80060ca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060cc:	4b2f      	ldr	r3, [pc, #188]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	4b2e      	ldr	r3, [pc, #184]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060d2:	2180      	movs	r1, #128	@ 0x80
 80060d4:	0449      	lsls	r1, r1, #17
 80060d6:	430a      	orrs	r2, r1
 80060d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060da:	f7fd fcbf 	bl	8003a5c <HAL_GetTick>
 80060de:	0003      	movs	r3, r0
 80060e0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80060e2:	e008      	b.n	80060f6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060e4:	f7fd fcba 	bl	8003a5c <HAL_GetTick>
 80060e8:	0002      	movs	r2, r0
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d901      	bls.n	80060f6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	e045      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80060f6:	4b25      	ldr	r3, [pc, #148]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	2380      	movs	r3, #128	@ 0x80
 80060fc:	049b      	lsls	r3, r3, #18
 80060fe:	4013      	ands	r3, r2
 8006100:	d0f0      	beq.n	80060e4 <HAL_RCC_OscConfig+0x6f4>
 8006102:	e03d      	b.n	8006180 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006104:	4b21      	ldr	r3, [pc, #132]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	4b20      	ldr	r3, [pc, #128]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 800610a:	4922      	ldr	r1, [pc, #136]	@ (8006194 <HAL_RCC_OscConfig+0x7a4>)
 800610c:	400a      	ands	r2, r1
 800610e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006110:	f7fd fca4 	bl	8003a5c <HAL_GetTick>
 8006114:	0003      	movs	r3, r0
 8006116:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006118:	e008      	b.n	800612c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800611a:	f7fd fc9f 	bl	8003a5c <HAL_GetTick>
 800611e:	0002      	movs	r2, r0
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	2b02      	cmp	r3, #2
 8006126:	d901      	bls.n	800612c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e02a      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800612c:	4b17      	ldr	r3, [pc, #92]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	2380      	movs	r3, #128	@ 0x80
 8006132:	049b      	lsls	r3, r3, #18
 8006134:	4013      	ands	r3, r2
 8006136:	d1f0      	bne.n	800611a <HAL_RCC_OscConfig+0x72a>
 8006138:	e022      	b.n	8006180 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e01d      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006146:	4b11      	ldr	r3, [pc, #68]	@ (800618c <HAL_RCC_OscConfig+0x79c>)
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	2380      	movs	r3, #128	@ 0x80
 8006150:	025b      	lsls	r3, r3, #9
 8006152:	401a      	ands	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006158:	429a      	cmp	r2, r3
 800615a:	d10f      	bne.n	800617c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	23f0      	movs	r3, #240	@ 0xf0
 8006160:	039b      	lsls	r3, r3, #14
 8006162:	401a      	ands	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006168:	429a      	cmp	r2, r3
 800616a:	d107      	bne.n	800617c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	23c0      	movs	r3, #192	@ 0xc0
 8006170:	041b      	lsls	r3, r3, #16
 8006172:	401a      	ands	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006178:	429a      	cmp	r2, r3
 800617a:	d001      	beq.n	8006180 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	0018      	movs	r0, r3
 8006184:	46bd      	mov	sp, r7
 8006186:	b00a      	add	sp, #40	@ 0x28
 8006188:	bdb0      	pop	{r4, r5, r7, pc}
 800618a:	46c0      	nop			@ (mov r8, r8)
 800618c:	40021000 	.word	0x40021000
 8006190:	ff02ffff 	.word	0xff02ffff
 8006194:	feffffff 	.word	0xfeffffff

08006198 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006198:	b5b0      	push	{r4, r5, r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d101      	bne.n	80061ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e128      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061ac:	4b96      	ldr	r3, [pc, #600]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2201      	movs	r2, #1
 80061b2:	4013      	ands	r3, r2
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d91e      	bls.n	80061f8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ba:	4b93      	ldr	r3, [pc, #588]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2201      	movs	r2, #1
 80061c0:	4393      	bics	r3, r2
 80061c2:	0019      	movs	r1, r3
 80061c4:	4b90      	ldr	r3, [pc, #576]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80061cc:	f7fd fc46 	bl	8003a5c <HAL_GetTick>
 80061d0:	0003      	movs	r3, r0
 80061d2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061d4:	e009      	b.n	80061ea <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061d6:	f7fd fc41 	bl	8003a5c <HAL_GetTick>
 80061da:	0002      	movs	r2, r0
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	4a8a      	ldr	r2, [pc, #552]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d901      	bls.n	80061ea <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	e109      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ea:	4b87      	ldr	r3, [pc, #540]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2201      	movs	r2, #1
 80061f0:	4013      	ands	r3, r2
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d1ee      	bne.n	80061d6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2202      	movs	r2, #2
 80061fe:	4013      	ands	r3, r2
 8006200:	d009      	beq.n	8006216 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006202:	4b83      	ldr	r3, [pc, #524]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	22f0      	movs	r2, #240	@ 0xf0
 8006208:	4393      	bics	r3, r2
 800620a:	0019      	movs	r1, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	4b7f      	ldr	r3, [pc, #508]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 8006212:	430a      	orrs	r2, r1
 8006214:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2201      	movs	r2, #1
 800621c:	4013      	ands	r3, r2
 800621e:	d100      	bne.n	8006222 <HAL_RCC_ClockConfig+0x8a>
 8006220:	e089      	b.n	8006336 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2b02      	cmp	r3, #2
 8006228:	d107      	bne.n	800623a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800622a:	4b79      	ldr	r3, [pc, #484]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	2380      	movs	r3, #128	@ 0x80
 8006230:	029b      	lsls	r3, r3, #10
 8006232:	4013      	ands	r3, r2
 8006234:	d120      	bne.n	8006278 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e0e1      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2b03      	cmp	r3, #3
 8006240:	d107      	bne.n	8006252 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006242:	4b73      	ldr	r3, [pc, #460]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	2380      	movs	r3, #128	@ 0x80
 8006248:	049b      	lsls	r3, r3, #18
 800624a:	4013      	ands	r3, r2
 800624c:	d114      	bne.n	8006278 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e0d5      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d106      	bne.n	8006268 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800625a:	4b6d      	ldr	r3, [pc, #436]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2204      	movs	r2, #4
 8006260:	4013      	ands	r3, r2
 8006262:	d109      	bne.n	8006278 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e0ca      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006268:	4b69      	ldr	r3, [pc, #420]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	2380      	movs	r3, #128	@ 0x80
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	4013      	ands	r3, r2
 8006272:	d101      	bne.n	8006278 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e0c2      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006278:	4b65      	ldr	r3, [pc, #404]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	2203      	movs	r2, #3
 800627e:	4393      	bics	r3, r2
 8006280:	0019      	movs	r1, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	4b62      	ldr	r3, [pc, #392]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 8006288:	430a      	orrs	r2, r1
 800628a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800628c:	f7fd fbe6 	bl	8003a5c <HAL_GetTick>
 8006290:	0003      	movs	r3, r0
 8006292:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b02      	cmp	r3, #2
 800629a:	d111      	bne.n	80062c0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800629c:	e009      	b.n	80062b2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800629e:	f7fd fbdd 	bl	8003a5c <HAL_GetTick>
 80062a2:	0002      	movs	r2, r0
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	4a58      	ldr	r2, [pc, #352]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e0a5      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062b2:	4b57      	ldr	r3, [pc, #348]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	220c      	movs	r2, #12
 80062b8:	4013      	ands	r3, r2
 80062ba:	2b08      	cmp	r3, #8
 80062bc:	d1ef      	bne.n	800629e <HAL_RCC_ClockConfig+0x106>
 80062be:	e03a      	b.n	8006336 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	2b03      	cmp	r3, #3
 80062c6:	d111      	bne.n	80062ec <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062c8:	e009      	b.n	80062de <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062ca:	f7fd fbc7 	bl	8003a5c <HAL_GetTick>
 80062ce:	0002      	movs	r2, r0
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	4a4d      	ldr	r2, [pc, #308]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e08f      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062de:	4b4c      	ldr	r3, [pc, #304]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	220c      	movs	r2, #12
 80062e4:	4013      	ands	r3, r2
 80062e6:	2b0c      	cmp	r3, #12
 80062e8:	d1ef      	bne.n	80062ca <HAL_RCC_ClockConfig+0x132>
 80062ea:	e024      	b.n	8006336 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d11b      	bne.n	800632c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80062f4:	e009      	b.n	800630a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062f6:	f7fd fbb1 	bl	8003a5c <HAL_GetTick>
 80062fa:	0002      	movs	r2, r0
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	4a42      	ldr	r2, [pc, #264]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d901      	bls.n	800630a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e079      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800630a:	4b41      	ldr	r3, [pc, #260]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	220c      	movs	r2, #12
 8006310:	4013      	ands	r3, r2
 8006312:	2b04      	cmp	r3, #4
 8006314:	d1ef      	bne.n	80062f6 <HAL_RCC_ClockConfig+0x15e>
 8006316:	e00e      	b.n	8006336 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006318:	f7fd fba0 	bl	8003a5c <HAL_GetTick>
 800631c:	0002      	movs	r2, r0
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	4a3a      	ldr	r2, [pc, #232]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d901      	bls.n	800632c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e068      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800632c:	4b38      	ldr	r3, [pc, #224]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	220c      	movs	r2, #12
 8006332:	4013      	ands	r3, r2
 8006334:	d1f0      	bne.n	8006318 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006336:	4b34      	ldr	r3, [pc, #208]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2201      	movs	r2, #1
 800633c:	4013      	ands	r3, r2
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	429a      	cmp	r2, r3
 8006342:	d21e      	bcs.n	8006382 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006344:	4b30      	ldr	r3, [pc, #192]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2201      	movs	r2, #1
 800634a:	4393      	bics	r3, r2
 800634c:	0019      	movs	r1, r3
 800634e:	4b2e      	ldr	r3, [pc, #184]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	430a      	orrs	r2, r1
 8006354:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006356:	f7fd fb81 	bl	8003a5c <HAL_GetTick>
 800635a:	0003      	movs	r3, r0
 800635c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800635e:	e009      	b.n	8006374 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006360:	f7fd fb7c 	bl	8003a5c <HAL_GetTick>
 8006364:	0002      	movs	r2, r0
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	4a28      	ldr	r2, [pc, #160]	@ (800640c <HAL_RCC_ClockConfig+0x274>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d901      	bls.n	8006374 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e044      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006374:	4b24      	ldr	r3, [pc, #144]	@ (8006408 <HAL_RCC_ClockConfig+0x270>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2201      	movs	r2, #1
 800637a:	4013      	ands	r3, r2
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	429a      	cmp	r2, r3
 8006380:	d1ee      	bne.n	8006360 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2204      	movs	r2, #4
 8006388:	4013      	ands	r3, r2
 800638a:	d009      	beq.n	80063a0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800638c:	4b20      	ldr	r3, [pc, #128]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	4a20      	ldr	r2, [pc, #128]	@ (8006414 <HAL_RCC_ClockConfig+0x27c>)
 8006392:	4013      	ands	r3, r2
 8006394:	0019      	movs	r1, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	4b1d      	ldr	r3, [pc, #116]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 800639c:	430a      	orrs	r2, r1
 800639e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2208      	movs	r2, #8
 80063a6:	4013      	ands	r3, r2
 80063a8:	d00a      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063aa:	4b19      	ldr	r3, [pc, #100]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006418 <HAL_RCC_ClockConfig+0x280>)
 80063b0:	4013      	ands	r3, r2
 80063b2:	0019      	movs	r1, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	00da      	lsls	r2, r3, #3
 80063ba:	4b15      	ldr	r3, [pc, #84]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 80063bc:	430a      	orrs	r2, r1
 80063be:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063c0:	f000 f832 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 80063c4:	0001      	movs	r1, r0
 80063c6:	4b12      	ldr	r3, [pc, #72]	@ (8006410 <HAL_RCC_ClockConfig+0x278>)
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	091b      	lsrs	r3, r3, #4
 80063cc:	220f      	movs	r2, #15
 80063ce:	4013      	ands	r3, r2
 80063d0:	4a12      	ldr	r2, [pc, #72]	@ (800641c <HAL_RCC_ClockConfig+0x284>)
 80063d2:	5cd3      	ldrb	r3, [r2, r3]
 80063d4:	000a      	movs	r2, r1
 80063d6:	40da      	lsrs	r2, r3
 80063d8:	4b11      	ldr	r3, [pc, #68]	@ (8006420 <HAL_RCC_ClockConfig+0x288>)
 80063da:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80063dc:	4b11      	ldr	r3, [pc, #68]	@ (8006424 <HAL_RCC_ClockConfig+0x28c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	250b      	movs	r5, #11
 80063e2:	197c      	adds	r4, r7, r5
 80063e4:	0018      	movs	r0, r3
 80063e6:	f7fd faf3 	bl	80039d0 <HAL_InitTick>
 80063ea:	0003      	movs	r3, r0
 80063ec:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80063ee:	197b      	adds	r3, r7, r5
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d002      	beq.n	80063fc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80063f6:	197b      	adds	r3, r7, r5
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	e000      	b.n	80063fe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	0018      	movs	r0, r3
 8006400:	46bd      	mov	sp, r7
 8006402:	b004      	add	sp, #16
 8006404:	bdb0      	pop	{r4, r5, r7, pc}
 8006406:	46c0      	nop			@ (mov r8, r8)
 8006408:	40022000 	.word	0x40022000
 800640c:	00001388 	.word	0x00001388
 8006410:	40021000 	.word	0x40021000
 8006414:	fffff8ff 	.word	0xfffff8ff
 8006418:	ffffc7ff 	.word	0xffffc7ff
 800641c:	0800be18 	.word	0x0800be18
 8006420:	20000000 	.word	0x20000000
 8006424:	20000004 	.word	0x20000004

08006428 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006428:	b5b0      	push	{r4, r5, r7, lr}
 800642a:	b08e      	sub	sp, #56	@ 0x38
 800642c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800642e:	4b4c      	ldr	r3, [pc, #304]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x138>)
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006436:	230c      	movs	r3, #12
 8006438:	4013      	ands	r3, r2
 800643a:	2b0c      	cmp	r3, #12
 800643c:	d014      	beq.n	8006468 <HAL_RCC_GetSysClockFreq+0x40>
 800643e:	d900      	bls.n	8006442 <HAL_RCC_GetSysClockFreq+0x1a>
 8006440:	e07b      	b.n	800653a <HAL_RCC_GetSysClockFreq+0x112>
 8006442:	2b04      	cmp	r3, #4
 8006444:	d002      	beq.n	800644c <HAL_RCC_GetSysClockFreq+0x24>
 8006446:	2b08      	cmp	r3, #8
 8006448:	d00b      	beq.n	8006462 <HAL_RCC_GetSysClockFreq+0x3a>
 800644a:	e076      	b.n	800653a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800644c:	4b44      	ldr	r3, [pc, #272]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x138>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2210      	movs	r2, #16
 8006452:	4013      	ands	r3, r2
 8006454:	d002      	beq.n	800645c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006456:	4b43      	ldr	r3, [pc, #268]	@ (8006564 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006458:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800645a:	e07c      	b.n	8006556 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800645c:	4b42      	ldr	r3, [pc, #264]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x140>)
 800645e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8006460:	e079      	b.n	8006556 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006462:	4b42      	ldr	r3, [pc, #264]	@ (800656c <HAL_RCC_GetSysClockFreq+0x144>)
 8006464:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8006466:	e076      	b.n	8006556 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646a:	0c9a      	lsrs	r2, r3, #18
 800646c:	230f      	movs	r3, #15
 800646e:	401a      	ands	r2, r3
 8006470:	4b3f      	ldr	r3, [pc, #252]	@ (8006570 <HAL_RCC_GetSysClockFreq+0x148>)
 8006472:	5c9b      	ldrb	r3, [r3, r2]
 8006474:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006478:	0d9a      	lsrs	r2, r3, #22
 800647a:	2303      	movs	r3, #3
 800647c:	4013      	ands	r3, r2
 800647e:	3301      	adds	r3, #1
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006482:	4b37      	ldr	r3, [pc, #220]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x138>)
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	2380      	movs	r3, #128	@ 0x80
 8006488:	025b      	lsls	r3, r3, #9
 800648a:	4013      	ands	r3, r2
 800648c:	d01a      	beq.n	80064c4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	61bb      	str	r3, [r7, #24]
 8006492:	2300      	movs	r3, #0
 8006494:	61fb      	str	r3, [r7, #28]
 8006496:	4a35      	ldr	r2, [pc, #212]	@ (800656c <HAL_RCC_GetSysClockFreq+0x144>)
 8006498:	2300      	movs	r3, #0
 800649a:	69b8      	ldr	r0, [r7, #24]
 800649c:	69f9      	ldr	r1, [r7, #28]
 800649e:	f7fa f823 	bl	80004e8 <__aeabi_lmul>
 80064a2:	0002      	movs	r2, r0
 80064a4:	000b      	movs	r3, r1
 80064a6:	0010      	movs	r0, r2
 80064a8:	0019      	movs	r1, r3
 80064aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ac:	613b      	str	r3, [r7, #16]
 80064ae:	2300      	movs	r3, #0
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f7f9 fff7 	bl	80004a8 <__aeabi_uldivmod>
 80064ba:	0002      	movs	r2, r0
 80064bc:	000b      	movs	r3, r1
 80064be:	0013      	movs	r3, r2
 80064c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064c2:	e037      	b.n	8006534 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80064c4:	4b26      	ldr	r3, [pc, #152]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x138>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2210      	movs	r2, #16
 80064ca:	4013      	ands	r3, r2
 80064cc:	d01a      	beq.n	8006504 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80064ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d0:	60bb      	str	r3, [r7, #8]
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	4a23      	ldr	r2, [pc, #140]	@ (8006564 <HAL_RCC_GetSysClockFreq+0x13c>)
 80064d8:	2300      	movs	r3, #0
 80064da:	68b8      	ldr	r0, [r7, #8]
 80064dc:	68f9      	ldr	r1, [r7, #12]
 80064de:	f7fa f803 	bl	80004e8 <__aeabi_lmul>
 80064e2:	0002      	movs	r2, r0
 80064e4:	000b      	movs	r3, r1
 80064e6:	0010      	movs	r0, r2
 80064e8:	0019      	movs	r1, r3
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	603b      	str	r3, [r7, #0]
 80064ee:	2300      	movs	r3, #0
 80064f0:	607b      	str	r3, [r7, #4]
 80064f2:	683a      	ldr	r2, [r7, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f7f9 ffd7 	bl	80004a8 <__aeabi_uldivmod>
 80064fa:	0002      	movs	r2, r0
 80064fc:	000b      	movs	r3, r1
 80064fe:	0013      	movs	r3, r2
 8006500:	637b      	str	r3, [r7, #52]	@ 0x34
 8006502:	e017      	b.n	8006534 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006506:	0018      	movs	r0, r3
 8006508:	2300      	movs	r3, #0
 800650a:	0019      	movs	r1, r3
 800650c:	4a16      	ldr	r2, [pc, #88]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x140>)
 800650e:	2300      	movs	r3, #0
 8006510:	f7f9 ffea 	bl	80004e8 <__aeabi_lmul>
 8006514:	0002      	movs	r2, r0
 8006516:	000b      	movs	r3, r1
 8006518:	0010      	movs	r0, r2
 800651a:	0019      	movs	r1, r3
 800651c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651e:	001c      	movs	r4, r3
 8006520:	2300      	movs	r3, #0
 8006522:	001d      	movs	r5, r3
 8006524:	0022      	movs	r2, r4
 8006526:	002b      	movs	r3, r5
 8006528:	f7f9 ffbe 	bl	80004a8 <__aeabi_uldivmod>
 800652c:	0002      	movs	r2, r0
 800652e:	000b      	movs	r3, r1
 8006530:	0013      	movs	r3, r2
 8006532:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8006534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006536:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8006538:	e00d      	b.n	8006556 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800653a:	4b09      	ldr	r3, [pc, #36]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x138>)
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	0b5b      	lsrs	r3, r3, #13
 8006540:	2207      	movs	r2, #7
 8006542:	4013      	ands	r3, r2
 8006544:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	3301      	adds	r3, #1
 800654a:	2280      	movs	r2, #128	@ 0x80
 800654c:	0212      	lsls	r2, r2, #8
 800654e:	409a      	lsls	r2, r3
 8006550:	0013      	movs	r3, r2
 8006552:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8006554:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8006558:	0018      	movs	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	b00e      	add	sp, #56	@ 0x38
 800655e:	bdb0      	pop	{r4, r5, r7, pc}
 8006560:	40021000 	.word	0x40021000
 8006564:	003d0900 	.word	0x003d0900
 8006568:	00f42400 	.word	0x00f42400
 800656c:	007a1200 	.word	0x007a1200
 8006570:	0800be30 	.word	0x0800be30

08006574 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006578:	4b02      	ldr	r3, [pc, #8]	@ (8006584 <HAL_RCC_GetHCLKFreq+0x10>)
 800657a:	681b      	ldr	r3, [r3, #0]
}
 800657c:	0018      	movs	r0, r3
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	46c0      	nop			@ (mov r8, r8)
 8006584:	20000000 	.word	0x20000000

08006588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800658c:	f7ff fff2 	bl	8006574 <HAL_RCC_GetHCLKFreq>
 8006590:	0001      	movs	r1, r0
 8006592:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	0a1b      	lsrs	r3, r3, #8
 8006598:	2207      	movs	r2, #7
 800659a:	4013      	ands	r3, r2
 800659c:	4a04      	ldr	r2, [pc, #16]	@ (80065b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800659e:	5cd3      	ldrb	r3, [r2, r3]
 80065a0:	40d9      	lsrs	r1, r3
 80065a2:	000b      	movs	r3, r1
}
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	46c0      	nop			@ (mov r8, r8)
 80065ac:	40021000 	.word	0x40021000
 80065b0:	0800be28 	.word	0x0800be28

080065b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065b8:	f7ff ffdc 	bl	8006574 <HAL_RCC_GetHCLKFreq>
 80065bc:	0001      	movs	r1, r0
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	0adb      	lsrs	r3, r3, #11
 80065c4:	2207      	movs	r2, #7
 80065c6:	4013      	ands	r3, r2
 80065c8:	4a04      	ldr	r2, [pc, #16]	@ (80065dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80065ca:	5cd3      	ldrb	r3, [r2, r3]
 80065cc:	40d9      	lsrs	r1, r3
 80065ce:	000b      	movs	r3, r1
}
 80065d0:	0018      	movs	r0, r3
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			@ (mov r8, r8)
 80065d8:	40021000 	.word	0x40021000
 80065dc:	0800be28 	.word	0x0800be28

080065e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80065e8:	2017      	movs	r0, #23
 80065ea:	183b      	adds	r3, r7, r0
 80065ec:	2200      	movs	r2, #0
 80065ee:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2220      	movs	r2, #32
 80065f6:	4013      	ands	r3, r2
 80065f8:	d100      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80065fa:	e0c7      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065fc:	4b9b      	ldr	r3, [pc, #620]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80065fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006600:	2380      	movs	r3, #128	@ 0x80
 8006602:	055b      	lsls	r3, r3, #21
 8006604:	4013      	ands	r3, r2
 8006606:	d109      	bne.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006608:	4b98      	ldr	r3, [pc, #608]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800660a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800660c:	4b97      	ldr	r3, [pc, #604]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800660e:	2180      	movs	r1, #128	@ 0x80
 8006610:	0549      	lsls	r1, r1, #21
 8006612:	430a      	orrs	r2, r1
 8006614:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006616:	183b      	adds	r3, r7, r0
 8006618:	2201      	movs	r2, #1
 800661a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800661c:	4b94      	ldr	r3, [pc, #592]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	2380      	movs	r3, #128	@ 0x80
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	4013      	ands	r3, r2
 8006626:	d11a      	bne.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006628:	4b91      	ldr	r3, [pc, #580]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	4b90      	ldr	r3, [pc, #576]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800662e:	2180      	movs	r1, #128	@ 0x80
 8006630:	0049      	lsls	r1, r1, #1
 8006632:	430a      	orrs	r2, r1
 8006634:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006636:	f7fd fa11 	bl	8003a5c <HAL_GetTick>
 800663a:	0003      	movs	r3, r0
 800663c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800663e:	e008      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006640:	f7fd fa0c 	bl	8003a5c <HAL_GetTick>
 8006644:	0002      	movs	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b64      	cmp	r3, #100	@ 0x64
 800664c:	d901      	bls.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e107      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006652:	4b87      	ldr	r3, [pc, #540]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	2380      	movs	r3, #128	@ 0x80
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	4013      	ands	r3, r2
 800665c:	d0f0      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800665e:	4b83      	ldr	r3, [pc, #524]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	23c0      	movs	r3, #192	@ 0xc0
 8006664:	039b      	lsls	r3, r3, #14
 8006666:	4013      	ands	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	23c0      	movs	r3, #192	@ 0xc0
 8006670:	039b      	lsls	r3, r3, #14
 8006672:	4013      	ands	r3, r2
 8006674:	68fa      	ldr	r2, [r7, #12]
 8006676:	429a      	cmp	r2, r3
 8006678:	d013      	beq.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	23c0      	movs	r3, #192	@ 0xc0
 8006680:	029b      	lsls	r3, r3, #10
 8006682:	401a      	ands	r2, r3
 8006684:	23c0      	movs	r3, #192	@ 0xc0
 8006686:	029b      	lsls	r3, r3, #10
 8006688:	429a      	cmp	r2, r3
 800668a:	d10a      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800668c:	4b77      	ldr	r3, [pc, #476]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	2380      	movs	r3, #128	@ 0x80
 8006692:	029b      	lsls	r3, r3, #10
 8006694:	401a      	ands	r2, r3
 8006696:	2380      	movs	r3, #128	@ 0x80
 8006698:	029b      	lsls	r3, r3, #10
 800669a:	429a      	cmp	r2, r3
 800669c:	d101      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e0df      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80066a2:	4b72      	ldr	r3, [pc, #456]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066a6:	23c0      	movs	r3, #192	@ 0xc0
 80066a8:	029b      	lsls	r3, r3, #10
 80066aa:	4013      	ands	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d03b      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	23c0      	movs	r3, #192	@ 0xc0
 80066ba:	029b      	lsls	r3, r3, #10
 80066bc:	4013      	ands	r3, r2
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d033      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2220      	movs	r2, #32
 80066ca:	4013      	ands	r3, r2
 80066cc:	d02e      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80066ce:	4b67      	ldr	r3, [pc, #412]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066d2:	4a68      	ldr	r2, [pc, #416]	@ (8006874 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80066d4:	4013      	ands	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80066d8:	4b64      	ldr	r3, [pc, #400]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066dc:	4b63      	ldr	r3, [pc, #396]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066de:	2180      	movs	r1, #128	@ 0x80
 80066e0:	0309      	lsls	r1, r1, #12
 80066e2:	430a      	orrs	r2, r1
 80066e4:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80066e6:	4b61      	ldr	r3, [pc, #388]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066ea:	4b60      	ldr	r3, [pc, #384]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066ec:	4962      	ldr	r1, [pc, #392]	@ (8006878 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80066ee:	400a      	ands	r2, r1
 80066f0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80066f2:	4b5e      	ldr	r3, [pc, #376]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	2380      	movs	r3, #128	@ 0x80
 80066fc:	005b      	lsls	r3, r3, #1
 80066fe:	4013      	ands	r3, r2
 8006700:	d014      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006702:	f7fd f9ab 	bl	8003a5c <HAL_GetTick>
 8006706:	0003      	movs	r3, r0
 8006708:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800670a:	e009      	b.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800670c:	f7fd f9a6 	bl	8003a5c <HAL_GetTick>
 8006710:	0002      	movs	r2, r0
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	4a59      	ldr	r2, [pc, #356]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d901      	bls.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e0a0      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006720:	4b52      	ldr	r3, [pc, #328]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006722:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006724:	2380      	movs	r3, #128	@ 0x80
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4013      	ands	r3, r2
 800672a:	d0ef      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2220      	movs	r2, #32
 8006732:	4013      	ands	r3, r2
 8006734:	d01f      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	23c0      	movs	r3, #192	@ 0xc0
 800673c:	029b      	lsls	r3, r3, #10
 800673e:	401a      	ands	r2, r3
 8006740:	23c0      	movs	r3, #192	@ 0xc0
 8006742:	029b      	lsls	r3, r3, #10
 8006744:	429a      	cmp	r2, r3
 8006746:	d10c      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8006748:	4b48      	ldr	r3, [pc, #288]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a4c      	ldr	r2, [pc, #304]	@ (8006880 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800674e:	4013      	ands	r3, r2
 8006750:	0019      	movs	r1, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	23c0      	movs	r3, #192	@ 0xc0
 8006758:	039b      	lsls	r3, r3, #14
 800675a:	401a      	ands	r2, r3
 800675c:	4b43      	ldr	r3, [pc, #268]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800675e:	430a      	orrs	r2, r1
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	4b42      	ldr	r3, [pc, #264]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006764:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	23c0      	movs	r3, #192	@ 0xc0
 800676c:	029b      	lsls	r3, r3, #10
 800676e:	401a      	ands	r2, r3
 8006770:	4b3e      	ldr	r3, [pc, #248]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006772:	430a      	orrs	r2, r1
 8006774:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006776:	2317      	movs	r3, #23
 8006778:	18fb      	adds	r3, r7, r3
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d105      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006780:	4b3a      	ldr	r3, [pc, #232]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006782:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006784:	4b39      	ldr	r3, [pc, #228]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006786:	493f      	ldr	r1, [pc, #252]	@ (8006884 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8006788:	400a      	ands	r2, r1
 800678a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2201      	movs	r2, #1
 8006792:	4013      	ands	r3, r2
 8006794:	d009      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006796:	4b35      	ldr	r3, [pc, #212]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800679a:	2203      	movs	r2, #3
 800679c:	4393      	bics	r3, r2
 800679e:	0019      	movs	r1, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	4b31      	ldr	r3, [pc, #196]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067a6:	430a      	orrs	r2, r1
 80067a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2202      	movs	r2, #2
 80067b0:	4013      	ands	r3, r2
 80067b2:	d009      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067b4:	4b2d      	ldr	r3, [pc, #180]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b8:	220c      	movs	r2, #12
 80067ba:	4393      	bics	r3, r2
 80067bc:	0019      	movs	r1, r3
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	4b2a      	ldr	r3, [pc, #168]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067c4:	430a      	orrs	r2, r1
 80067c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2204      	movs	r2, #4
 80067ce:	4013      	ands	r3, r2
 80067d0:	d009      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80067d2:	4b26      	ldr	r3, [pc, #152]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067d6:	4a2c      	ldr	r2, [pc, #176]	@ (8006888 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80067d8:	4013      	ands	r3, r2
 80067da:	0019      	movs	r1, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691a      	ldr	r2, [r3, #16]
 80067e0:	4b22      	ldr	r3, [pc, #136]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067e2:	430a      	orrs	r2, r1
 80067e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2208      	movs	r2, #8
 80067ec:	4013      	ands	r3, r2
 80067ee:	d009      	beq.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067f0:	4b1e      	ldr	r3, [pc, #120]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067f4:	4a25      	ldr	r2, [pc, #148]	@ (800688c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	0019      	movs	r1, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	695a      	ldr	r2, [r3, #20]
 80067fe:	4b1b      	ldr	r3, [pc, #108]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006800:	430a      	orrs	r2, r1
 8006802:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681a      	ldr	r2, [r3, #0]
 8006808:	2380      	movs	r3, #128	@ 0x80
 800680a:	005b      	lsls	r3, r3, #1
 800680c:	4013      	ands	r3, r2
 800680e:	d009      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006810:	4b16      	ldr	r3, [pc, #88]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006814:	4a17      	ldr	r2, [pc, #92]	@ (8006874 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006816:	4013      	ands	r3, r2
 8006818:	0019      	movs	r1, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	4b13      	ldr	r3, [pc, #76]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006820:	430a      	orrs	r2, r1
 8006822:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2240      	movs	r2, #64	@ 0x40
 800682a:	4013      	ands	r3, r2
 800682c:	d009      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800682e:	4b0f      	ldr	r3, [pc, #60]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006832:	4a17      	ldr	r2, [pc, #92]	@ (8006890 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8006834:	4013      	ands	r3, r2
 8006836:	0019      	movs	r1, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	4b0b      	ldr	r3, [pc, #44]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800683e:	430a      	orrs	r2, r1
 8006840:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2280      	movs	r2, #128	@ 0x80
 8006848:	4013      	ands	r3, r2
 800684a:	d009      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800684c:	4b07      	ldr	r3, [pc, #28]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800684e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006850:	4a10      	ldr	r2, [pc, #64]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8006852:	4013      	ands	r3, r2
 8006854:	0019      	movs	r1, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	69da      	ldr	r2, [r3, #28]
 800685a:	4b04      	ldr	r3, [pc, #16]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800685c:	430a      	orrs	r2, r1
 800685e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	0018      	movs	r0, r3
 8006864:	46bd      	mov	sp, r7
 8006866:	b006      	add	sp, #24
 8006868:	bd80      	pop	{r7, pc}
 800686a:	46c0      	nop			@ (mov r8, r8)
 800686c:	40021000 	.word	0x40021000
 8006870:	40007000 	.word	0x40007000
 8006874:	fffcffff 	.word	0xfffcffff
 8006878:	fff7ffff 	.word	0xfff7ffff
 800687c:	00001388 	.word	0x00001388
 8006880:	ffcfffff 	.word	0xffcfffff
 8006884:	efffffff 	.word	0xefffffff
 8006888:	fffff3ff 	.word	0xfffff3ff
 800688c:	ffffcfff 	.word	0xffffcfff
 8006890:	fbffffff 	.word	0xfbffffff
 8006894:	fff3ffff 	.word	0xfff3ffff

08006898 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e044      	b.n	8006934 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d107      	bne.n	80068c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2278      	movs	r2, #120	@ 0x78
 80068b6:	2100      	movs	r1, #0
 80068b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	0018      	movs	r0, r3
 80068be:	f7fc feef 	bl	80036a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2224      	movs	r2, #36	@ 0x24
 80068c6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2101      	movs	r1, #1
 80068d4:	438a      	bics	r2, r1
 80068d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	0018      	movs	r0, r3
 80068dc:	f000 f8d0 	bl	8006a80 <UART_SetConfig>
 80068e0:	0003      	movs	r3, r0
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e024      	b.n	8006934 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d003      	beq.n	80068fa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	0018      	movs	r0, r3
 80068f6:	f000 fb61 	bl	8006fbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	490d      	ldr	r1, [pc, #52]	@ (800693c <HAL_UART_Init+0xa4>)
 8006906:	400a      	ands	r2, r1
 8006908:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	212a      	movs	r1, #42	@ 0x2a
 8006916:	438a      	bics	r2, r1
 8006918:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2101      	movs	r1, #1
 8006926:	430a      	orrs	r2, r1
 8006928:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	0018      	movs	r0, r3
 800692e:	f000 fbf9 	bl	8007124 <UART_CheckIdleState>
 8006932:	0003      	movs	r3, r0
}
 8006934:	0018      	movs	r0, r3
 8006936:	46bd      	mov	sp, r7
 8006938:	b002      	add	sp, #8
 800693a:	bd80      	pop	{r7, pc}
 800693c:	ffffb7ff 	.word	0xffffb7ff

08006940 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b08a      	sub	sp, #40	@ 0x28
 8006944:	af02      	add	r7, sp, #8
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	1dbb      	adds	r3, r7, #6
 800694e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006954:	2b20      	cmp	r3, #32
 8006956:	d000      	beq.n	800695a <HAL_UART_Transmit+0x1a>
 8006958:	e08c      	b.n	8006a74 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <HAL_UART_Transmit+0x28>
 8006960:	1dbb      	adds	r3, r7, #6
 8006962:	881b      	ldrh	r3, [r3, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e084      	b.n	8006a76 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	689a      	ldr	r2, [r3, #8]
 8006970:	2380      	movs	r3, #128	@ 0x80
 8006972:	015b      	lsls	r3, r3, #5
 8006974:	429a      	cmp	r2, r3
 8006976:	d109      	bne.n	800698c <HAL_UART_Transmit+0x4c>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d105      	bne.n	800698c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2201      	movs	r2, #1
 8006984:	4013      	ands	r3, r2
 8006986:	d001      	beq.n	800698c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e074      	b.n	8006a76 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2284      	movs	r2, #132	@ 0x84
 8006990:	2100      	movs	r1, #0
 8006992:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2221      	movs	r2, #33	@ 0x21
 8006998:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800699a:	f7fd f85f 	bl	8003a5c <HAL_GetTick>
 800699e:	0003      	movs	r3, r0
 80069a0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	1dba      	adds	r2, r7, #6
 80069a6:	2150      	movs	r1, #80	@ 0x50
 80069a8:	8812      	ldrh	r2, [r2, #0]
 80069aa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	1dba      	adds	r2, r7, #6
 80069b0:	2152      	movs	r1, #82	@ 0x52
 80069b2:	8812      	ldrh	r2, [r2, #0]
 80069b4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	689a      	ldr	r2, [r3, #8]
 80069ba:	2380      	movs	r3, #128	@ 0x80
 80069bc:	015b      	lsls	r3, r3, #5
 80069be:	429a      	cmp	r2, r3
 80069c0:	d108      	bne.n	80069d4 <HAL_UART_Transmit+0x94>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d104      	bne.n	80069d4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80069ca:	2300      	movs	r3, #0
 80069cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	61bb      	str	r3, [r7, #24]
 80069d2:	e003      	b.n	80069dc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069d8:	2300      	movs	r3, #0
 80069da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069dc:	e02f      	b.n	8006a3e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	0013      	movs	r3, r2
 80069e8:	2200      	movs	r2, #0
 80069ea:	2180      	movs	r1, #128	@ 0x80
 80069ec:	f000 fc42 	bl	8007274 <UART_WaitOnFlagUntilTimeout>
 80069f0:	1e03      	subs	r3, r0, #0
 80069f2:	d004      	beq.n	80069fe <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2220      	movs	r2, #32
 80069f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e03b      	b.n	8006a76 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10b      	bne.n	8006a1c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	881b      	ldrh	r3, [r3, #0]
 8006a08:	001a      	movs	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	05d2      	lsls	r2, r2, #23
 8006a10:	0dd2      	lsrs	r2, r2, #23
 8006a12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	3302      	adds	r3, #2
 8006a18:	61bb      	str	r3, [r7, #24]
 8006a1a:	e007      	b.n	8006a2c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	781a      	ldrb	r2, [r3, #0]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	3301      	adds	r3, #1
 8006a2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2252      	movs	r2, #82	@ 0x52
 8006a30:	5a9b      	ldrh	r3, [r3, r2]
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b299      	uxth	r1, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2252      	movs	r2, #82	@ 0x52
 8006a3c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2252      	movs	r2, #82	@ 0x52
 8006a42:	5a9b      	ldrh	r3, [r3, r2]
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1c9      	bne.n	80069de <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	0013      	movs	r3, r2
 8006a54:	2200      	movs	r2, #0
 8006a56:	2140      	movs	r1, #64	@ 0x40
 8006a58:	f000 fc0c 	bl	8007274 <UART_WaitOnFlagUntilTimeout>
 8006a5c:	1e03      	subs	r3, r0, #0
 8006a5e:	d004      	beq.n	8006a6a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e005      	b.n	8006a76 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006a70:	2300      	movs	r3, #0
 8006a72:	e000      	b.n	8006a76 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006a74:	2302      	movs	r3, #2
  }
}
 8006a76:	0018      	movs	r0, r3
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	b008      	add	sp, #32
 8006a7c:	bd80      	pop	{r7, pc}
	...

08006a80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a80:	b5b0      	push	{r4, r5, r7, lr}
 8006a82:	b08e      	sub	sp, #56	@ 0x38
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a88:	231a      	movs	r3, #26
 8006a8a:	2218      	movs	r2, #24
 8006a8c:	189b      	adds	r3, r3, r2
 8006a8e:	19db      	adds	r3, r3, r7
 8006a90:	2200      	movs	r2, #0
 8006a92:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	689a      	ldr	r2, [r3, #8]
 8006a98:	69fb      	ldr	r3, [r7, #28]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4ac3      	ldr	r2, [pc, #780]	@ (8006dc0 <UART_SetConfig+0x340>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	0019      	movs	r1, r3
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	4abe      	ldr	r2, [pc, #760]	@ (8006dc4 <UART_SetConfig+0x344>)
 8006aca:	4013      	ands	r3, r2
 8006acc:	0019      	movs	r1, r3
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	68da      	ldr	r2, [r3, #12]
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4ab8      	ldr	r2, [pc, #736]	@ (8006dc8 <UART_SetConfig+0x348>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d004      	beq.n	8006af4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006af0:	4313      	orrs	r3, r2
 8006af2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	4ab4      	ldr	r2, [pc, #720]	@ (8006dcc <UART_SetConfig+0x34c>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	0019      	movs	r1, r3
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b06:	430a      	orrs	r2, r1
 8006b08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4ab0      	ldr	r2, [pc, #704]	@ (8006dd0 <UART_SetConfig+0x350>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d131      	bne.n	8006b78 <UART_SetConfig+0xf8>
 8006b14:	4baf      	ldr	r3, [pc, #700]	@ (8006dd4 <UART_SetConfig+0x354>)
 8006b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b18:	2203      	movs	r2, #3
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	2b03      	cmp	r3, #3
 8006b1e:	d01d      	beq.n	8006b5c <UART_SetConfig+0xdc>
 8006b20:	d823      	bhi.n	8006b6a <UART_SetConfig+0xea>
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d00c      	beq.n	8006b40 <UART_SetConfig+0xc0>
 8006b26:	d820      	bhi.n	8006b6a <UART_SetConfig+0xea>
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <UART_SetConfig+0xb2>
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d00e      	beq.n	8006b4e <UART_SetConfig+0xce>
 8006b30:	e01b      	b.n	8006b6a <UART_SetConfig+0xea>
 8006b32:	231b      	movs	r3, #27
 8006b34:	2218      	movs	r2, #24
 8006b36:	189b      	adds	r3, r3, r2
 8006b38:	19db      	adds	r3, r3, r7
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	701a      	strb	r2, [r3, #0]
 8006b3e:	e0b4      	b.n	8006caa <UART_SetConfig+0x22a>
 8006b40:	231b      	movs	r3, #27
 8006b42:	2218      	movs	r2, #24
 8006b44:	189b      	adds	r3, r3, r2
 8006b46:	19db      	adds	r3, r3, r7
 8006b48:	2202      	movs	r2, #2
 8006b4a:	701a      	strb	r2, [r3, #0]
 8006b4c:	e0ad      	b.n	8006caa <UART_SetConfig+0x22a>
 8006b4e:	231b      	movs	r3, #27
 8006b50:	2218      	movs	r2, #24
 8006b52:	189b      	adds	r3, r3, r2
 8006b54:	19db      	adds	r3, r3, r7
 8006b56:	2204      	movs	r2, #4
 8006b58:	701a      	strb	r2, [r3, #0]
 8006b5a:	e0a6      	b.n	8006caa <UART_SetConfig+0x22a>
 8006b5c:	231b      	movs	r3, #27
 8006b5e:	2218      	movs	r2, #24
 8006b60:	189b      	adds	r3, r3, r2
 8006b62:	19db      	adds	r3, r3, r7
 8006b64:	2208      	movs	r2, #8
 8006b66:	701a      	strb	r2, [r3, #0]
 8006b68:	e09f      	b.n	8006caa <UART_SetConfig+0x22a>
 8006b6a:	231b      	movs	r3, #27
 8006b6c:	2218      	movs	r2, #24
 8006b6e:	189b      	adds	r3, r3, r2
 8006b70:	19db      	adds	r3, r3, r7
 8006b72:	2210      	movs	r2, #16
 8006b74:	701a      	strb	r2, [r3, #0]
 8006b76:	e098      	b.n	8006caa <UART_SetConfig+0x22a>
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a96      	ldr	r2, [pc, #600]	@ (8006dd8 <UART_SetConfig+0x358>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d131      	bne.n	8006be6 <UART_SetConfig+0x166>
 8006b82:	4b94      	ldr	r3, [pc, #592]	@ (8006dd4 <UART_SetConfig+0x354>)
 8006b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b86:	220c      	movs	r2, #12
 8006b88:	4013      	ands	r3, r2
 8006b8a:	2b0c      	cmp	r3, #12
 8006b8c:	d01d      	beq.n	8006bca <UART_SetConfig+0x14a>
 8006b8e:	d823      	bhi.n	8006bd8 <UART_SetConfig+0x158>
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	d00c      	beq.n	8006bae <UART_SetConfig+0x12e>
 8006b94:	d820      	bhi.n	8006bd8 <UART_SetConfig+0x158>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d002      	beq.n	8006ba0 <UART_SetConfig+0x120>
 8006b9a:	2b04      	cmp	r3, #4
 8006b9c:	d00e      	beq.n	8006bbc <UART_SetConfig+0x13c>
 8006b9e:	e01b      	b.n	8006bd8 <UART_SetConfig+0x158>
 8006ba0:	231b      	movs	r3, #27
 8006ba2:	2218      	movs	r2, #24
 8006ba4:	189b      	adds	r3, r3, r2
 8006ba6:	19db      	adds	r3, r3, r7
 8006ba8:	2200      	movs	r2, #0
 8006baa:	701a      	strb	r2, [r3, #0]
 8006bac:	e07d      	b.n	8006caa <UART_SetConfig+0x22a>
 8006bae:	231b      	movs	r3, #27
 8006bb0:	2218      	movs	r2, #24
 8006bb2:	189b      	adds	r3, r3, r2
 8006bb4:	19db      	adds	r3, r3, r7
 8006bb6:	2202      	movs	r2, #2
 8006bb8:	701a      	strb	r2, [r3, #0]
 8006bba:	e076      	b.n	8006caa <UART_SetConfig+0x22a>
 8006bbc:	231b      	movs	r3, #27
 8006bbe:	2218      	movs	r2, #24
 8006bc0:	189b      	adds	r3, r3, r2
 8006bc2:	19db      	adds	r3, r3, r7
 8006bc4:	2204      	movs	r2, #4
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e06f      	b.n	8006caa <UART_SetConfig+0x22a>
 8006bca:	231b      	movs	r3, #27
 8006bcc:	2218      	movs	r2, #24
 8006bce:	189b      	adds	r3, r3, r2
 8006bd0:	19db      	adds	r3, r3, r7
 8006bd2:	2208      	movs	r2, #8
 8006bd4:	701a      	strb	r2, [r3, #0]
 8006bd6:	e068      	b.n	8006caa <UART_SetConfig+0x22a>
 8006bd8:	231b      	movs	r3, #27
 8006bda:	2218      	movs	r2, #24
 8006bdc:	189b      	adds	r3, r3, r2
 8006bde:	19db      	adds	r3, r3, r7
 8006be0:	2210      	movs	r2, #16
 8006be2:	701a      	strb	r2, [r3, #0]
 8006be4:	e061      	b.n	8006caa <UART_SetConfig+0x22a>
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a7c      	ldr	r2, [pc, #496]	@ (8006ddc <UART_SetConfig+0x35c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d106      	bne.n	8006bfe <UART_SetConfig+0x17e>
 8006bf0:	231b      	movs	r3, #27
 8006bf2:	2218      	movs	r2, #24
 8006bf4:	189b      	adds	r3, r3, r2
 8006bf6:	19db      	adds	r3, r3, r7
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	701a      	strb	r2, [r3, #0]
 8006bfc:	e055      	b.n	8006caa <UART_SetConfig+0x22a>
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a77      	ldr	r2, [pc, #476]	@ (8006de0 <UART_SetConfig+0x360>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d106      	bne.n	8006c16 <UART_SetConfig+0x196>
 8006c08:	231b      	movs	r3, #27
 8006c0a:	2218      	movs	r2, #24
 8006c0c:	189b      	adds	r3, r3, r2
 8006c0e:	19db      	adds	r3, r3, r7
 8006c10:	2200      	movs	r2, #0
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	e049      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a6b      	ldr	r2, [pc, #428]	@ (8006dc8 <UART_SetConfig+0x348>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d13e      	bne.n	8006c9e <UART_SetConfig+0x21e>
 8006c20:	4b6c      	ldr	r3, [pc, #432]	@ (8006dd4 <UART_SetConfig+0x354>)
 8006c22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c24:	23c0      	movs	r3, #192	@ 0xc0
 8006c26:	011b      	lsls	r3, r3, #4
 8006c28:	4013      	ands	r3, r2
 8006c2a:	22c0      	movs	r2, #192	@ 0xc0
 8006c2c:	0112      	lsls	r2, r2, #4
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d027      	beq.n	8006c82 <UART_SetConfig+0x202>
 8006c32:	22c0      	movs	r2, #192	@ 0xc0
 8006c34:	0112      	lsls	r2, r2, #4
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d82a      	bhi.n	8006c90 <UART_SetConfig+0x210>
 8006c3a:	2280      	movs	r2, #128	@ 0x80
 8006c3c:	0112      	lsls	r2, r2, #4
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d011      	beq.n	8006c66 <UART_SetConfig+0x1e6>
 8006c42:	2280      	movs	r2, #128	@ 0x80
 8006c44:	0112      	lsls	r2, r2, #4
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d822      	bhi.n	8006c90 <UART_SetConfig+0x210>
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d004      	beq.n	8006c58 <UART_SetConfig+0x1d8>
 8006c4e:	2280      	movs	r2, #128	@ 0x80
 8006c50:	00d2      	lsls	r2, r2, #3
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d00e      	beq.n	8006c74 <UART_SetConfig+0x1f4>
 8006c56:	e01b      	b.n	8006c90 <UART_SetConfig+0x210>
 8006c58:	231b      	movs	r3, #27
 8006c5a:	2218      	movs	r2, #24
 8006c5c:	189b      	adds	r3, r3, r2
 8006c5e:	19db      	adds	r3, r3, r7
 8006c60:	2200      	movs	r2, #0
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	e021      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c66:	231b      	movs	r3, #27
 8006c68:	2218      	movs	r2, #24
 8006c6a:	189b      	adds	r3, r3, r2
 8006c6c:	19db      	adds	r3, r3, r7
 8006c6e:	2202      	movs	r2, #2
 8006c70:	701a      	strb	r2, [r3, #0]
 8006c72:	e01a      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c74:	231b      	movs	r3, #27
 8006c76:	2218      	movs	r2, #24
 8006c78:	189b      	adds	r3, r3, r2
 8006c7a:	19db      	adds	r3, r3, r7
 8006c7c:	2204      	movs	r2, #4
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	e013      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c82:	231b      	movs	r3, #27
 8006c84:	2218      	movs	r2, #24
 8006c86:	189b      	adds	r3, r3, r2
 8006c88:	19db      	adds	r3, r3, r7
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	701a      	strb	r2, [r3, #0]
 8006c8e:	e00c      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c90:	231b      	movs	r3, #27
 8006c92:	2218      	movs	r2, #24
 8006c94:	189b      	adds	r3, r3, r2
 8006c96:	19db      	adds	r3, r3, r7
 8006c98:	2210      	movs	r2, #16
 8006c9a:	701a      	strb	r2, [r3, #0]
 8006c9c:	e005      	b.n	8006caa <UART_SetConfig+0x22a>
 8006c9e:	231b      	movs	r3, #27
 8006ca0:	2218      	movs	r2, #24
 8006ca2:	189b      	adds	r3, r3, r2
 8006ca4:	19db      	adds	r3, r3, r7
 8006ca6:	2210      	movs	r2, #16
 8006ca8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a46      	ldr	r2, [pc, #280]	@ (8006dc8 <UART_SetConfig+0x348>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d000      	beq.n	8006cb6 <UART_SetConfig+0x236>
 8006cb4:	e09a      	b.n	8006dec <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cb6:	231b      	movs	r3, #27
 8006cb8:	2218      	movs	r2, #24
 8006cba:	189b      	adds	r3, r3, r2
 8006cbc:	19db      	adds	r3, r3, r7
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	2b08      	cmp	r3, #8
 8006cc2:	d01d      	beq.n	8006d00 <UART_SetConfig+0x280>
 8006cc4:	dc20      	bgt.n	8006d08 <UART_SetConfig+0x288>
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d015      	beq.n	8006cf6 <UART_SetConfig+0x276>
 8006cca:	dc1d      	bgt.n	8006d08 <UART_SetConfig+0x288>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <UART_SetConfig+0x256>
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d005      	beq.n	8006ce0 <UART_SetConfig+0x260>
 8006cd4:	e018      	b.n	8006d08 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cd6:	f7ff fc57 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8006cda:	0003      	movs	r3, r0
 8006cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cde:	e01c      	b.n	8006d1a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ce0:	4b3c      	ldr	r3, [pc, #240]	@ (8006dd4 <UART_SetConfig+0x354>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2210      	movs	r2, #16
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	d002      	beq.n	8006cf0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006cea:	4b3e      	ldr	r3, [pc, #248]	@ (8006de4 <UART_SetConfig+0x364>)
 8006cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006cee:	e014      	b.n	8006d1a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8006cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8006de8 <UART_SetConfig+0x368>)
 8006cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cf4:	e011      	b.n	8006d1a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cf6:	f7ff fb97 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 8006cfa:	0003      	movs	r3, r0
 8006cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006cfe:	e00c      	b.n	8006d1a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d00:	2380      	movs	r3, #128	@ 0x80
 8006d02:	021b      	lsls	r3, r3, #8
 8006d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006d06:	e008      	b.n	8006d1a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006d0c:	231a      	movs	r3, #26
 8006d0e:	2218      	movs	r2, #24
 8006d10:	189b      	adds	r3, r3, r2
 8006d12:	19db      	adds	r3, r3, r7
 8006d14:	2201      	movs	r2, #1
 8006d16:	701a      	strb	r2, [r3, #0]
        break;
 8006d18:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d100      	bne.n	8006d22 <UART_SetConfig+0x2a2>
 8006d20:	e133      	b.n	8006f8a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	0013      	movs	r3, r2
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	189b      	adds	r3, r3, r2
 8006d2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d305      	bcc.n	8006d3e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d906      	bls.n	8006d4c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8006d3e:	231a      	movs	r3, #26
 8006d40:	2218      	movs	r2, #24
 8006d42:	189b      	adds	r3, r3, r2
 8006d44:	19db      	adds	r3, r3, r7
 8006d46:	2201      	movs	r2, #1
 8006d48:	701a      	strb	r2, [r3, #0]
 8006d4a:	e11e      	b.n	8006f8a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4e:	613b      	str	r3, [r7, #16]
 8006d50:	2300      	movs	r3, #0
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	6939      	ldr	r1, [r7, #16]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	000b      	movs	r3, r1
 8006d5a:	0e1b      	lsrs	r3, r3, #24
 8006d5c:	0010      	movs	r0, r2
 8006d5e:	0205      	lsls	r5, r0, #8
 8006d60:	431d      	orrs	r5, r3
 8006d62:	000b      	movs	r3, r1
 8006d64:	021c      	lsls	r4, r3, #8
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	085b      	lsrs	r3, r3, #1
 8006d6c:	60bb      	str	r3, [r7, #8]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60fb      	str	r3, [r7, #12]
 8006d72:	68b8      	ldr	r0, [r7, #8]
 8006d74:	68f9      	ldr	r1, [r7, #12]
 8006d76:	1900      	adds	r0, r0, r4
 8006d78:	4169      	adcs	r1, r5
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	603b      	str	r3, [r7, #0]
 8006d80:	2300      	movs	r3, #0
 8006d82:	607b      	str	r3, [r7, #4]
 8006d84:	683a      	ldr	r2, [r7, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f7f9 fb8e 	bl	80004a8 <__aeabi_uldivmod>
 8006d8c:	0002      	movs	r2, r0
 8006d8e:	000b      	movs	r3, r1
 8006d90:	0013      	movs	r3, r2
 8006d92:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d96:	23c0      	movs	r3, #192	@ 0xc0
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d309      	bcc.n	8006db2 <UART_SetConfig+0x332>
 8006d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006da0:	2380      	movs	r3, #128	@ 0x80
 8006da2:	035b      	lsls	r3, r3, #13
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d204      	bcs.n	8006db2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006da8:	69fb      	ldr	r3, [r7, #28]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006dae:	60da      	str	r2, [r3, #12]
 8006db0:	e0eb      	b.n	8006f8a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8006db2:	231a      	movs	r3, #26
 8006db4:	2218      	movs	r2, #24
 8006db6:	189b      	adds	r3, r3, r2
 8006db8:	19db      	adds	r3, r3, r7
 8006dba:	2201      	movs	r2, #1
 8006dbc:	701a      	strb	r2, [r3, #0]
 8006dbe:	e0e4      	b.n	8006f8a <UART_SetConfig+0x50a>
 8006dc0:	efff69f3 	.word	0xefff69f3
 8006dc4:	ffffcfff 	.word	0xffffcfff
 8006dc8:	40004800 	.word	0x40004800
 8006dcc:	fffff4ff 	.word	0xfffff4ff
 8006dd0:	40013800 	.word	0x40013800
 8006dd4:	40021000 	.word	0x40021000
 8006dd8:	40004400 	.word	0x40004400
 8006ddc:	40004c00 	.word	0x40004c00
 8006de0:	40005000 	.word	0x40005000
 8006de4:	003d0900 	.word	0x003d0900
 8006de8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	2380      	movs	r3, #128	@ 0x80
 8006df2:	021b      	lsls	r3, r3, #8
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d000      	beq.n	8006dfa <UART_SetConfig+0x37a>
 8006df8:	e070      	b.n	8006edc <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8006dfa:	231b      	movs	r3, #27
 8006dfc:	2218      	movs	r2, #24
 8006dfe:	189b      	adds	r3, r3, r2
 8006e00:	19db      	adds	r3, r3, r7
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	2b08      	cmp	r3, #8
 8006e06:	d822      	bhi.n	8006e4e <UART_SetConfig+0x3ce>
 8006e08:	009a      	lsls	r2, r3, #2
 8006e0a:	4b67      	ldr	r3, [pc, #412]	@ (8006fa8 <UART_SetConfig+0x528>)
 8006e0c:	18d3      	adds	r3, r2, r3
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e12:	f7ff fbb9 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8006e16:	0003      	movs	r3, r0
 8006e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e1a:	e021      	b.n	8006e60 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e1c:	f7ff fbca 	bl	80065b4 <HAL_RCC_GetPCLK2Freq>
 8006e20:	0003      	movs	r3, r0
 8006e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e24:	e01c      	b.n	8006e60 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e26:	4b61      	ldr	r3, [pc, #388]	@ (8006fac <UART_SetConfig+0x52c>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2210      	movs	r2, #16
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	d002      	beq.n	8006e36 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006e30:	4b5f      	ldr	r3, [pc, #380]	@ (8006fb0 <UART_SetConfig+0x530>)
 8006e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e34:	e014      	b.n	8006e60 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006e36:	4b5f      	ldr	r3, [pc, #380]	@ (8006fb4 <UART_SetConfig+0x534>)
 8006e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e3a:	e011      	b.n	8006e60 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e3c:	f7ff faf4 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 8006e40:	0003      	movs	r3, r0
 8006e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e44:	e00c      	b.n	8006e60 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e46:	2380      	movs	r3, #128	@ 0x80
 8006e48:	021b      	lsls	r3, r3, #8
 8006e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006e4c:	e008      	b.n	8006e60 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006e52:	231a      	movs	r3, #26
 8006e54:	2218      	movs	r2, #24
 8006e56:	189b      	adds	r3, r3, r2
 8006e58:	19db      	adds	r3, r3, r7
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	701a      	strb	r2, [r3, #0]
        break;
 8006e5e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d100      	bne.n	8006e68 <UART_SetConfig+0x3e8>
 8006e66:	e090      	b.n	8006f8a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e6a:	005a      	lsls	r2, r3, #1
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	085b      	lsrs	r3, r3, #1
 8006e72:	18d2      	adds	r2, r2, r3
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	0019      	movs	r1, r3
 8006e7a:	0010      	movs	r0, r2
 8006e7c:	f7f9 f960 	bl	8000140 <__udivsi3>
 8006e80:	0003      	movs	r3, r0
 8006e82:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e86:	2b0f      	cmp	r3, #15
 8006e88:	d921      	bls.n	8006ece <UART_SetConfig+0x44e>
 8006e8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e8c:	2380      	movs	r3, #128	@ 0x80
 8006e8e:	025b      	lsls	r3, r3, #9
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d21c      	bcs.n	8006ece <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	200e      	movs	r0, #14
 8006e9a:	2418      	movs	r4, #24
 8006e9c:	1903      	adds	r3, r0, r4
 8006e9e:	19db      	adds	r3, r3, r7
 8006ea0:	210f      	movs	r1, #15
 8006ea2:	438a      	bics	r2, r1
 8006ea4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea8:	085b      	lsrs	r3, r3, #1
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	2207      	movs	r2, #7
 8006eae:	4013      	ands	r3, r2
 8006eb0:	b299      	uxth	r1, r3
 8006eb2:	1903      	adds	r3, r0, r4
 8006eb4:	19db      	adds	r3, r3, r7
 8006eb6:	1902      	adds	r2, r0, r4
 8006eb8:	19d2      	adds	r2, r2, r7
 8006eba:	8812      	ldrh	r2, [r2, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	1902      	adds	r2, r0, r4
 8006ec6:	19d2      	adds	r2, r2, r7
 8006ec8:	8812      	ldrh	r2, [r2, #0]
 8006eca:	60da      	str	r2, [r3, #12]
 8006ecc:	e05d      	b.n	8006f8a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006ece:	231a      	movs	r3, #26
 8006ed0:	2218      	movs	r2, #24
 8006ed2:	189b      	adds	r3, r3, r2
 8006ed4:	19db      	adds	r3, r3, r7
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	701a      	strb	r2, [r3, #0]
 8006eda:	e056      	b.n	8006f8a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006edc:	231b      	movs	r3, #27
 8006ede:	2218      	movs	r2, #24
 8006ee0:	189b      	adds	r3, r3, r2
 8006ee2:	19db      	adds	r3, r3, r7
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	2b08      	cmp	r3, #8
 8006ee8:	d822      	bhi.n	8006f30 <UART_SetConfig+0x4b0>
 8006eea:	009a      	lsls	r2, r3, #2
 8006eec:	4b32      	ldr	r3, [pc, #200]	@ (8006fb8 <UART_SetConfig+0x538>)
 8006eee:	18d3      	adds	r3, r2, r3
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ef4:	f7ff fb48 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006efc:	e021      	b.n	8006f42 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006efe:	f7ff fb59 	bl	80065b4 <HAL_RCC_GetPCLK2Freq>
 8006f02:	0003      	movs	r3, r0
 8006f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f06:	e01c      	b.n	8006f42 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f08:	4b28      	ldr	r3, [pc, #160]	@ (8006fac <UART_SetConfig+0x52c>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2210      	movs	r2, #16
 8006f0e:	4013      	ands	r3, r2
 8006f10:	d002      	beq.n	8006f18 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006f12:	4b27      	ldr	r3, [pc, #156]	@ (8006fb0 <UART_SetConfig+0x530>)
 8006f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f16:	e014      	b.n	8006f42 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006f18:	4b26      	ldr	r3, [pc, #152]	@ (8006fb4 <UART_SetConfig+0x534>)
 8006f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f1c:	e011      	b.n	8006f42 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f1e:	f7ff fa83 	bl	8006428 <HAL_RCC_GetSysClockFreq>
 8006f22:	0003      	movs	r3, r0
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f26:	e00c      	b.n	8006f42 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f28:	2380      	movs	r3, #128	@ 0x80
 8006f2a:	021b      	lsls	r3, r3, #8
 8006f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006f2e:	e008      	b.n	8006f42 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8006f30:	2300      	movs	r3, #0
 8006f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006f34:	231a      	movs	r3, #26
 8006f36:	2218      	movs	r2, #24
 8006f38:	189b      	adds	r3, r3, r2
 8006f3a:	19db      	adds	r3, r3, r7
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	701a      	strb	r2, [r3, #0]
        break;
 8006f40:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d020      	beq.n	8006f8a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	085a      	lsrs	r2, r3, #1
 8006f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f50:	18d2      	adds	r2, r2, r3
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	0019      	movs	r1, r3
 8006f58:	0010      	movs	r0, r2
 8006f5a:	f7f9 f8f1 	bl	8000140 <__udivsi3>
 8006f5e:	0003      	movs	r3, r0
 8006f60:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f64:	2b0f      	cmp	r3, #15
 8006f66:	d90a      	bls.n	8006f7e <UART_SetConfig+0x4fe>
 8006f68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f6a:	2380      	movs	r3, #128	@ 0x80
 8006f6c:	025b      	lsls	r3, r3, #9
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d205      	bcs.n	8006f7e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	60da      	str	r2, [r3, #12]
 8006f7c:	e005      	b.n	8006f8a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006f7e:	231a      	movs	r3, #26
 8006f80:	2218      	movs	r2, #24
 8006f82:	189b      	adds	r3, r3, r2
 8006f84:	19db      	adds	r3, r3, r7
 8006f86:	2201      	movs	r2, #1
 8006f88:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	2200      	movs	r2, #0
 8006f94:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006f96:	231a      	movs	r3, #26
 8006f98:	2218      	movs	r2, #24
 8006f9a:	189b      	adds	r3, r3, r2
 8006f9c:	19db      	adds	r3, r3, r7
 8006f9e:	781b      	ldrb	r3, [r3, #0]
}
 8006fa0:	0018      	movs	r0, r3
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	b00e      	add	sp, #56	@ 0x38
 8006fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8006fa8:	0800be3c 	.word	0x0800be3c
 8006fac:	40021000 	.word	0x40021000
 8006fb0:	003d0900 	.word	0x003d0900
 8006fb4:	00f42400 	.word	0x00f42400
 8006fb8:	0800be60 	.word	0x0800be60

08006fbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	2201      	movs	r2, #1
 8006fca:	4013      	ands	r3, r2
 8006fcc:	d00b      	beq.n	8006fe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	4a4a      	ldr	r2, [pc, #296]	@ (8007100 <UART_AdvFeatureConfig+0x144>)
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	0019      	movs	r1, r3
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fea:	2202      	movs	r2, #2
 8006fec:	4013      	ands	r3, r2
 8006fee:	d00b      	beq.n	8007008 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	4a43      	ldr	r2, [pc, #268]	@ (8007104 <UART_AdvFeatureConfig+0x148>)
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	0019      	movs	r1, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	2204      	movs	r2, #4
 800700e:	4013      	ands	r3, r2
 8007010:	d00b      	beq.n	800702a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	4a3b      	ldr	r2, [pc, #236]	@ (8007108 <UART_AdvFeatureConfig+0x14c>)
 800701a:	4013      	ands	r3, r2
 800701c:	0019      	movs	r1, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800702e:	2208      	movs	r2, #8
 8007030:	4013      	ands	r3, r2
 8007032:	d00b      	beq.n	800704c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	4a34      	ldr	r2, [pc, #208]	@ (800710c <UART_AdvFeatureConfig+0x150>)
 800703c:	4013      	ands	r3, r2
 800703e:	0019      	movs	r1, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007050:	2210      	movs	r2, #16
 8007052:	4013      	ands	r3, r2
 8007054:	d00b      	beq.n	800706e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	4a2c      	ldr	r2, [pc, #176]	@ (8007110 <UART_AdvFeatureConfig+0x154>)
 800705e:	4013      	ands	r3, r2
 8007060:	0019      	movs	r1, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007072:	2220      	movs	r2, #32
 8007074:	4013      	ands	r3, r2
 8007076:	d00b      	beq.n	8007090 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	4a25      	ldr	r2, [pc, #148]	@ (8007114 <UART_AdvFeatureConfig+0x158>)
 8007080:	4013      	ands	r3, r2
 8007082:	0019      	movs	r1, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007094:	2240      	movs	r2, #64	@ 0x40
 8007096:	4013      	ands	r3, r2
 8007098:	d01d      	beq.n	80070d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007118 <UART_AdvFeatureConfig+0x15c>)
 80070a2:	4013      	ands	r3, r2
 80070a4:	0019      	movs	r1, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	430a      	orrs	r2, r1
 80070b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070b6:	2380      	movs	r3, #128	@ 0x80
 80070b8:	035b      	lsls	r3, r3, #13
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d10b      	bne.n	80070d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	4a15      	ldr	r2, [pc, #84]	@ (800711c <UART_AdvFeatureConfig+0x160>)
 80070c6:	4013      	ands	r3, r2
 80070c8:	0019      	movs	r1, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	2280      	movs	r2, #128	@ 0x80
 80070dc:	4013      	ands	r3, r2
 80070de:	d00b      	beq.n	80070f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007120 <UART_AdvFeatureConfig+0x164>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	0019      	movs	r1, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	605a      	str	r2, [r3, #4]
  }
}
 80070f8:	46c0      	nop			@ (mov r8, r8)
 80070fa:	46bd      	mov	sp, r7
 80070fc:	b002      	add	sp, #8
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	fffdffff 	.word	0xfffdffff
 8007104:	fffeffff 	.word	0xfffeffff
 8007108:	fffbffff 	.word	0xfffbffff
 800710c:	ffff7fff 	.word	0xffff7fff
 8007110:	ffffefff 	.word	0xffffefff
 8007114:	ffffdfff 	.word	0xffffdfff
 8007118:	ffefffff 	.word	0xffefffff
 800711c:	ff9fffff 	.word	0xff9fffff
 8007120:	fff7ffff 	.word	0xfff7ffff

08007124 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b092      	sub	sp, #72	@ 0x48
 8007128:	af02      	add	r7, sp, #8
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2284      	movs	r2, #132	@ 0x84
 8007130:	2100      	movs	r1, #0
 8007132:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007134:	f7fc fc92 	bl	8003a5c <HAL_GetTick>
 8007138:	0003      	movs	r3, r0
 800713a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2208      	movs	r2, #8
 8007144:	4013      	ands	r3, r2
 8007146:	2b08      	cmp	r3, #8
 8007148:	d12c      	bne.n	80071a4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800714a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800714c:	2280      	movs	r2, #128	@ 0x80
 800714e:	0391      	lsls	r1, r2, #14
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	4a46      	ldr	r2, [pc, #280]	@ (800726c <UART_CheckIdleState+0x148>)
 8007154:	9200      	str	r2, [sp, #0]
 8007156:	2200      	movs	r2, #0
 8007158:	f000 f88c 	bl	8007274 <UART_WaitOnFlagUntilTimeout>
 800715c:	1e03      	subs	r3, r0, #0
 800715e:	d021      	beq.n	80071a4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007160:	f3ef 8310 	mrs	r3, PRIMASK
 8007164:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007168:	63bb      	str	r3, [r7, #56]	@ 0x38
 800716a:	2301      	movs	r3, #1
 800716c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800716e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007170:	f383 8810 	msr	PRIMASK, r3
}
 8007174:	46c0      	nop			@ (mov r8, r8)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2180      	movs	r1, #128	@ 0x80
 8007182:	438a      	bics	r2, r1
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800718a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718c:	f383 8810 	msr	PRIMASK, r3
}
 8007190:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2220      	movs	r2, #32
 8007196:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2278      	movs	r2, #120	@ 0x78
 800719c:	2100      	movs	r1, #0
 800719e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e05f      	b.n	8007264 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2204      	movs	r2, #4
 80071ac:	4013      	ands	r3, r2
 80071ae:	2b04      	cmp	r3, #4
 80071b0:	d146      	bne.n	8007240 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071b4:	2280      	movs	r2, #128	@ 0x80
 80071b6:	03d1      	lsls	r1, r2, #15
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	4a2c      	ldr	r2, [pc, #176]	@ (800726c <UART_CheckIdleState+0x148>)
 80071bc:	9200      	str	r2, [sp, #0]
 80071be:	2200      	movs	r2, #0
 80071c0:	f000 f858 	bl	8007274 <UART_WaitOnFlagUntilTimeout>
 80071c4:	1e03      	subs	r3, r0, #0
 80071c6:	d03b      	beq.n	8007240 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071c8:	f3ef 8310 	mrs	r3, PRIMASK
 80071cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80071ce:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d2:	2301      	movs	r3, #1
 80071d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f383 8810 	msr	PRIMASK, r3
}
 80071dc:	46c0      	nop			@ (mov r8, r8)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4921      	ldr	r1, [pc, #132]	@ (8007270 <UART_CheckIdleState+0x14c>)
 80071ea:	400a      	ands	r2, r1
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f383 8810 	msr	PRIMASK, r3
}
 80071f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071fa:	f3ef 8310 	mrs	r3, PRIMASK
 80071fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8007200:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007202:	633b      	str	r3, [r7, #48]	@ 0x30
 8007204:	2301      	movs	r3, #1
 8007206:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	f383 8810 	msr	PRIMASK, r3
}
 800720e:	46c0      	nop			@ (mov r8, r8)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	689a      	ldr	r2, [r3, #8]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2101      	movs	r1, #1
 800721c:	438a      	bics	r2, r1
 800721e:	609a      	str	r2, [r3, #8]
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	f383 8810 	msr	PRIMASK, r3
}
 800722a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2280      	movs	r2, #128	@ 0x80
 8007230:	2120      	movs	r1, #32
 8007232:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2278      	movs	r2, #120	@ 0x78
 8007238:	2100      	movs	r1, #0
 800723a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e011      	b.n	8007264 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2220      	movs	r2, #32
 8007244:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2280      	movs	r2, #128	@ 0x80
 800724a:	2120      	movs	r1, #32
 800724c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2278      	movs	r2, #120	@ 0x78
 800725e:	2100      	movs	r1, #0
 8007260:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	0018      	movs	r0, r3
 8007266:	46bd      	mov	sp, r7
 8007268:	b010      	add	sp, #64	@ 0x40
 800726a:	bd80      	pop	{r7, pc}
 800726c:	01ffffff 	.word	0x01ffffff
 8007270:	fffffedf 	.word	0xfffffedf

08007274 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	603b      	str	r3, [r7, #0]
 8007280:	1dfb      	adds	r3, r7, #7
 8007282:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007284:	e04b      	b.n	800731e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	3301      	adds	r3, #1
 800728a:	d048      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800728c:	f7fc fbe6 	bl	8003a5c <HAL_GetTick>
 8007290:	0002      	movs	r2, r0
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	69ba      	ldr	r2, [r7, #24]
 8007298:	429a      	cmp	r2, r3
 800729a:	d302      	bcc.n	80072a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e04b      	b.n	800733e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2204      	movs	r2, #4
 80072ae:	4013      	ands	r3, r2
 80072b0:	d035      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	2208      	movs	r2, #8
 80072ba:	4013      	ands	r3, r2
 80072bc:	2b08      	cmp	r3, #8
 80072be:	d111      	bne.n	80072e4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2208      	movs	r2, #8
 80072c6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	0018      	movs	r0, r3
 80072cc:	f000 f83c 	bl	8007348 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2284      	movs	r2, #132	@ 0x84
 80072d4:	2108      	movs	r1, #8
 80072d6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2278      	movs	r2, #120	@ 0x78
 80072dc:	2100      	movs	r1, #0
 80072de:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e02c      	b.n	800733e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	69da      	ldr	r2, [r3, #28]
 80072ea:	2380      	movs	r3, #128	@ 0x80
 80072ec:	011b      	lsls	r3, r3, #4
 80072ee:	401a      	ands	r2, r3
 80072f0:	2380      	movs	r3, #128	@ 0x80
 80072f2:	011b      	lsls	r3, r3, #4
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d112      	bne.n	800731e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2280      	movs	r2, #128	@ 0x80
 80072fe:	0112      	lsls	r2, r2, #4
 8007300:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	0018      	movs	r0, r3
 8007306:	f000 f81f 	bl	8007348 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2284      	movs	r2, #132	@ 0x84
 800730e:	2120      	movs	r1, #32
 8007310:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2278      	movs	r2, #120	@ 0x78
 8007316:	2100      	movs	r1, #0
 8007318:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e00f      	b.n	800733e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	69db      	ldr	r3, [r3, #28]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	4013      	ands	r3, r2
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	425a      	negs	r2, r3
 800732e:	4153      	adcs	r3, r2
 8007330:	b2db      	uxtb	r3, r3
 8007332:	001a      	movs	r2, r3
 8007334:	1dfb      	adds	r3, r7, #7
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	429a      	cmp	r2, r3
 800733a:	d0a4      	beq.n	8007286 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	0018      	movs	r0, r3
 8007340:	46bd      	mov	sp, r7
 8007342:	b004      	add	sp, #16
 8007344:	bd80      	pop	{r7, pc}
	...

08007348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b08e      	sub	sp, #56	@ 0x38
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007350:	f3ef 8310 	mrs	r3, PRIMASK
 8007354:	617b      	str	r3, [r7, #20]
  return(result);
 8007356:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007358:	637b      	str	r3, [r7, #52]	@ 0x34
 800735a:	2301      	movs	r3, #1
 800735c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	f383 8810 	msr	PRIMASK, r3
}
 8007364:	46c0      	nop			@ (mov r8, r8)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4926      	ldr	r1, [pc, #152]	@ (800740c <UART_EndRxTransfer+0xc4>)
 8007372:	400a      	ands	r2, r1
 8007374:	601a      	str	r2, [r3, #0]
 8007376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007378:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	f383 8810 	msr	PRIMASK, r3
}
 8007380:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007382:	f3ef 8310 	mrs	r3, PRIMASK
 8007386:	623b      	str	r3, [r7, #32]
  return(result);
 8007388:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800738a:	633b      	str	r3, [r7, #48]	@ 0x30
 800738c:	2301      	movs	r3, #1
 800738e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007392:	f383 8810 	msr	PRIMASK, r3
}
 8007396:	46c0      	nop			@ (mov r8, r8)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689a      	ldr	r2, [r3, #8]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2101      	movs	r1, #1
 80073a4:	438a      	bics	r2, r1
 80073a6:	609a      	str	r2, [r3, #8]
 80073a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ae:	f383 8810 	msr	PRIMASK, r3
}
 80073b2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d118      	bne.n	80073ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073bc:	f3ef 8310 	mrs	r3, PRIMASK
 80073c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80073c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073c6:	2301      	movs	r3, #1
 80073c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f383 8810 	msr	PRIMASK, r3
}
 80073d0:	46c0      	nop			@ (mov r8, r8)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2110      	movs	r1, #16
 80073de:	438a      	bics	r2, r1
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f383 8810 	msr	PRIMASK, r3
}
 80073ec:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2280      	movs	r2, #128	@ 0x80
 80073f2:	2120      	movs	r1, #32
 80073f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	46bd      	mov	sp, r7
 8007406:	b00e      	add	sp, #56	@ 0x38
 8007408:	bd80      	pop	{r7, pc}
 800740a:	46c0      	nop			@ (mov r8, r8)
 800740c:	fffffedf 	.word	0xfffffedf

08007410 <__cvt>:
 8007410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007412:	001f      	movs	r7, r3
 8007414:	2300      	movs	r3, #0
 8007416:	0016      	movs	r6, r2
 8007418:	b08b      	sub	sp, #44	@ 0x2c
 800741a:	429f      	cmp	r7, r3
 800741c:	da04      	bge.n	8007428 <__cvt+0x18>
 800741e:	2180      	movs	r1, #128	@ 0x80
 8007420:	0609      	lsls	r1, r1, #24
 8007422:	187b      	adds	r3, r7, r1
 8007424:	001f      	movs	r7, r3
 8007426:	232d      	movs	r3, #45	@ 0x2d
 8007428:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800742a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800742c:	7013      	strb	r3, [r2, #0]
 800742e:	2320      	movs	r3, #32
 8007430:	2203      	movs	r2, #3
 8007432:	439d      	bics	r5, r3
 8007434:	2d46      	cmp	r5, #70	@ 0x46
 8007436:	d007      	beq.n	8007448 <__cvt+0x38>
 8007438:	002b      	movs	r3, r5
 800743a:	3b45      	subs	r3, #69	@ 0x45
 800743c:	4259      	negs	r1, r3
 800743e:	414b      	adcs	r3, r1
 8007440:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007442:	3a01      	subs	r2, #1
 8007444:	18cb      	adds	r3, r1, r3
 8007446:	9310      	str	r3, [sp, #64]	@ 0x40
 8007448:	ab09      	add	r3, sp, #36	@ 0x24
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	ab08      	add	r3, sp, #32
 800744e:	9303      	str	r3, [sp, #12]
 8007450:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007452:	9200      	str	r2, [sp, #0]
 8007454:	9302      	str	r3, [sp, #8]
 8007456:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007458:	0032      	movs	r2, r6
 800745a:	9301      	str	r3, [sp, #4]
 800745c:	003b      	movs	r3, r7
 800745e:	f001 f89b 	bl	8008598 <_dtoa_r>
 8007462:	0004      	movs	r4, r0
 8007464:	2d47      	cmp	r5, #71	@ 0x47
 8007466:	d11b      	bne.n	80074a0 <__cvt+0x90>
 8007468:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800746a:	07db      	lsls	r3, r3, #31
 800746c:	d511      	bpl.n	8007492 <__cvt+0x82>
 800746e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007470:	18c3      	adds	r3, r0, r3
 8007472:	9307      	str	r3, [sp, #28]
 8007474:	2200      	movs	r2, #0
 8007476:	2300      	movs	r3, #0
 8007478:	0030      	movs	r0, r6
 800747a:	0039      	movs	r1, r7
 800747c:	f7f8 ffe6 	bl	800044c <__aeabi_dcmpeq>
 8007480:	2800      	cmp	r0, #0
 8007482:	d001      	beq.n	8007488 <__cvt+0x78>
 8007484:	9b07      	ldr	r3, [sp, #28]
 8007486:	9309      	str	r3, [sp, #36]	@ 0x24
 8007488:	2230      	movs	r2, #48	@ 0x30
 800748a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800748c:	9907      	ldr	r1, [sp, #28]
 800748e:	428b      	cmp	r3, r1
 8007490:	d320      	bcc.n	80074d4 <__cvt+0xc4>
 8007492:	0020      	movs	r0, r4
 8007494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007496:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007498:	1b1b      	subs	r3, r3, r4
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	b00b      	add	sp, #44	@ 0x2c
 800749e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80074a2:	18c3      	adds	r3, r0, r3
 80074a4:	9307      	str	r3, [sp, #28]
 80074a6:	2d46      	cmp	r5, #70	@ 0x46
 80074a8:	d1e4      	bne.n	8007474 <__cvt+0x64>
 80074aa:	7803      	ldrb	r3, [r0, #0]
 80074ac:	2b30      	cmp	r3, #48	@ 0x30
 80074ae:	d10c      	bne.n	80074ca <__cvt+0xba>
 80074b0:	2200      	movs	r2, #0
 80074b2:	2300      	movs	r3, #0
 80074b4:	0030      	movs	r0, r6
 80074b6:	0039      	movs	r1, r7
 80074b8:	f7f8 ffc8 	bl	800044c <__aeabi_dcmpeq>
 80074bc:	2800      	cmp	r0, #0
 80074be:	d104      	bne.n	80074ca <__cvt+0xba>
 80074c0:	2301      	movs	r3, #1
 80074c2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80074c4:	1a9b      	subs	r3, r3, r2
 80074c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80074c8:	6013      	str	r3, [r2, #0]
 80074ca:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80074cc:	9a07      	ldr	r2, [sp, #28]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	18d3      	adds	r3, r2, r3
 80074d2:	e7ce      	b.n	8007472 <__cvt+0x62>
 80074d4:	1c59      	adds	r1, r3, #1
 80074d6:	9109      	str	r1, [sp, #36]	@ 0x24
 80074d8:	701a      	strb	r2, [r3, #0]
 80074da:	e7d6      	b.n	800748a <__cvt+0x7a>

080074dc <__exponent>:
 80074dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074de:	232b      	movs	r3, #43	@ 0x2b
 80074e0:	0005      	movs	r5, r0
 80074e2:	000c      	movs	r4, r1
 80074e4:	b085      	sub	sp, #20
 80074e6:	7002      	strb	r2, [r0, #0]
 80074e8:	2900      	cmp	r1, #0
 80074ea:	da01      	bge.n	80074f0 <__exponent+0x14>
 80074ec:	424c      	negs	r4, r1
 80074ee:	3302      	adds	r3, #2
 80074f0:	706b      	strb	r3, [r5, #1]
 80074f2:	2c09      	cmp	r4, #9
 80074f4:	dd2c      	ble.n	8007550 <__exponent+0x74>
 80074f6:	ab02      	add	r3, sp, #8
 80074f8:	1dde      	adds	r6, r3, #7
 80074fa:	0020      	movs	r0, r4
 80074fc:	210a      	movs	r1, #10
 80074fe:	f7f8 ff8f 	bl	8000420 <__aeabi_idivmod>
 8007502:	0037      	movs	r7, r6
 8007504:	3130      	adds	r1, #48	@ 0x30
 8007506:	3e01      	subs	r6, #1
 8007508:	0020      	movs	r0, r4
 800750a:	7031      	strb	r1, [r6, #0]
 800750c:	210a      	movs	r1, #10
 800750e:	9401      	str	r4, [sp, #4]
 8007510:	f7f8 fea0 	bl	8000254 <__divsi3>
 8007514:	9b01      	ldr	r3, [sp, #4]
 8007516:	0004      	movs	r4, r0
 8007518:	2b63      	cmp	r3, #99	@ 0x63
 800751a:	dcee      	bgt.n	80074fa <__exponent+0x1e>
 800751c:	1eba      	subs	r2, r7, #2
 800751e:	1ca8      	adds	r0, r5, #2
 8007520:	0001      	movs	r1, r0
 8007522:	0013      	movs	r3, r2
 8007524:	3430      	adds	r4, #48	@ 0x30
 8007526:	7014      	strb	r4, [r2, #0]
 8007528:	ac02      	add	r4, sp, #8
 800752a:	3407      	adds	r4, #7
 800752c:	429c      	cmp	r4, r3
 800752e:	d80a      	bhi.n	8007546 <__exponent+0x6a>
 8007530:	2300      	movs	r3, #0
 8007532:	42a2      	cmp	r2, r4
 8007534:	d803      	bhi.n	800753e <__exponent+0x62>
 8007536:	3309      	adds	r3, #9
 8007538:	aa02      	add	r2, sp, #8
 800753a:	189b      	adds	r3, r3, r2
 800753c:	1bdb      	subs	r3, r3, r7
 800753e:	18c0      	adds	r0, r0, r3
 8007540:	1b40      	subs	r0, r0, r5
 8007542:	b005      	add	sp, #20
 8007544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007546:	781c      	ldrb	r4, [r3, #0]
 8007548:	3301      	adds	r3, #1
 800754a:	700c      	strb	r4, [r1, #0]
 800754c:	3101      	adds	r1, #1
 800754e:	e7eb      	b.n	8007528 <__exponent+0x4c>
 8007550:	2330      	movs	r3, #48	@ 0x30
 8007552:	18e4      	adds	r4, r4, r3
 8007554:	70ab      	strb	r3, [r5, #2]
 8007556:	1d28      	adds	r0, r5, #4
 8007558:	70ec      	strb	r4, [r5, #3]
 800755a:	e7f1      	b.n	8007540 <__exponent+0x64>

0800755c <_printf_float>:
 800755c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800755e:	b097      	sub	sp, #92	@ 0x5c
 8007560:	000d      	movs	r5, r1
 8007562:	920a      	str	r2, [sp, #40]	@ 0x28
 8007564:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8007566:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007568:	9009      	str	r0, [sp, #36]	@ 0x24
 800756a:	f000 fef9 	bl	8008360 <_localeconv_r>
 800756e:	6803      	ldr	r3, [r0, #0]
 8007570:	0018      	movs	r0, r3
 8007572:	930d      	str	r3, [sp, #52]	@ 0x34
 8007574:	f7f8 fdc8 	bl	8000108 <strlen>
 8007578:	2300      	movs	r3, #0
 800757a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800757c:	9314      	str	r3, [sp, #80]	@ 0x50
 800757e:	7e2b      	ldrb	r3, [r5, #24]
 8007580:	2207      	movs	r2, #7
 8007582:	930c      	str	r3, [sp, #48]	@ 0x30
 8007584:	682b      	ldr	r3, [r5, #0]
 8007586:	930e      	str	r3, [sp, #56]	@ 0x38
 8007588:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800758a:	6823      	ldr	r3, [r4, #0]
 800758c:	05c9      	lsls	r1, r1, #23
 800758e:	d545      	bpl.n	800761c <_printf_float+0xc0>
 8007590:	189b      	adds	r3, r3, r2
 8007592:	4393      	bics	r3, r2
 8007594:	001a      	movs	r2, r3
 8007596:	3208      	adds	r2, #8
 8007598:	6022      	str	r2, [r4, #0]
 800759a:	2201      	movs	r2, #1
 800759c:	681e      	ldr	r6, [r3, #0]
 800759e:	685f      	ldr	r7, [r3, #4]
 80075a0:	007b      	lsls	r3, r7, #1
 80075a2:	085b      	lsrs	r3, r3, #1
 80075a4:	9311      	str	r3, [sp, #68]	@ 0x44
 80075a6:	9610      	str	r6, [sp, #64]	@ 0x40
 80075a8:	64ae      	str	r6, [r5, #72]	@ 0x48
 80075aa:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80075ac:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80075ae:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80075b0:	4ba7      	ldr	r3, [pc, #668]	@ (8007850 <_printf_float+0x2f4>)
 80075b2:	4252      	negs	r2, r2
 80075b4:	f7fb fb50 	bl	8002c58 <__aeabi_dcmpun>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d131      	bne.n	8007620 <_printf_float+0xc4>
 80075bc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80075be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80075c0:	2201      	movs	r2, #1
 80075c2:	4ba3      	ldr	r3, [pc, #652]	@ (8007850 <_printf_float+0x2f4>)
 80075c4:	4252      	negs	r2, r2
 80075c6:	f7f8 ff51 	bl	800046c <__aeabi_dcmple>
 80075ca:	2800      	cmp	r0, #0
 80075cc:	d128      	bne.n	8007620 <_printf_float+0xc4>
 80075ce:	2200      	movs	r2, #0
 80075d0:	2300      	movs	r3, #0
 80075d2:	0030      	movs	r0, r6
 80075d4:	0039      	movs	r1, r7
 80075d6:	f7f8 ff3f 	bl	8000458 <__aeabi_dcmplt>
 80075da:	2800      	cmp	r0, #0
 80075dc:	d003      	beq.n	80075e6 <_printf_float+0x8a>
 80075de:	002b      	movs	r3, r5
 80075e0:	222d      	movs	r2, #45	@ 0x2d
 80075e2:	3343      	adds	r3, #67	@ 0x43
 80075e4:	701a      	strb	r2, [r3, #0]
 80075e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075e8:	4f9a      	ldr	r7, [pc, #616]	@ (8007854 <_printf_float+0x2f8>)
 80075ea:	2b47      	cmp	r3, #71	@ 0x47
 80075ec:	d900      	bls.n	80075f0 <_printf_float+0x94>
 80075ee:	4f9a      	ldr	r7, [pc, #616]	@ (8007858 <_printf_float+0x2fc>)
 80075f0:	2303      	movs	r3, #3
 80075f2:	2400      	movs	r4, #0
 80075f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075f6:	612b      	str	r3, [r5, #16]
 80075f8:	3301      	adds	r3, #1
 80075fa:	439a      	bics	r2, r3
 80075fc:	602a      	str	r2, [r5, #0]
 80075fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007600:	0029      	movs	r1, r5
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007606:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007608:	aa15      	add	r2, sp, #84	@ 0x54
 800760a:	f000 f9e5 	bl	80079d8 <_printf_common>
 800760e:	3001      	adds	r0, #1
 8007610:	d000      	beq.n	8007614 <_printf_float+0xb8>
 8007612:	e09f      	b.n	8007754 <_printf_float+0x1f8>
 8007614:	2001      	movs	r0, #1
 8007616:	4240      	negs	r0, r0
 8007618:	b017      	add	sp, #92	@ 0x5c
 800761a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800761c:	3307      	adds	r3, #7
 800761e:	e7b8      	b.n	8007592 <_printf_float+0x36>
 8007620:	0032      	movs	r2, r6
 8007622:	003b      	movs	r3, r7
 8007624:	0030      	movs	r0, r6
 8007626:	0039      	movs	r1, r7
 8007628:	f7fb fb16 	bl	8002c58 <__aeabi_dcmpun>
 800762c:	2800      	cmp	r0, #0
 800762e:	d00b      	beq.n	8007648 <_printf_float+0xec>
 8007630:	2f00      	cmp	r7, #0
 8007632:	da03      	bge.n	800763c <_printf_float+0xe0>
 8007634:	002b      	movs	r3, r5
 8007636:	222d      	movs	r2, #45	@ 0x2d
 8007638:	3343      	adds	r3, #67	@ 0x43
 800763a:	701a      	strb	r2, [r3, #0]
 800763c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800763e:	4f87      	ldr	r7, [pc, #540]	@ (800785c <_printf_float+0x300>)
 8007640:	2b47      	cmp	r3, #71	@ 0x47
 8007642:	d9d5      	bls.n	80075f0 <_printf_float+0x94>
 8007644:	4f86      	ldr	r7, [pc, #536]	@ (8007860 <_printf_float+0x304>)
 8007646:	e7d3      	b.n	80075f0 <_printf_float+0x94>
 8007648:	2220      	movs	r2, #32
 800764a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800764c:	686b      	ldr	r3, [r5, #4]
 800764e:	4394      	bics	r4, r2
 8007650:	1c5a      	adds	r2, r3, #1
 8007652:	d146      	bne.n	80076e2 <_printf_float+0x186>
 8007654:	3307      	adds	r3, #7
 8007656:	606b      	str	r3, [r5, #4]
 8007658:	2380      	movs	r3, #128	@ 0x80
 800765a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800765c:	00db      	lsls	r3, r3, #3
 800765e:	4313      	orrs	r3, r2
 8007660:	2200      	movs	r2, #0
 8007662:	602b      	str	r3, [r5, #0]
 8007664:	9206      	str	r2, [sp, #24]
 8007666:	aa14      	add	r2, sp, #80	@ 0x50
 8007668:	9205      	str	r2, [sp, #20]
 800766a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800766c:	a90a      	add	r1, sp, #40	@ 0x28
 800766e:	9204      	str	r2, [sp, #16]
 8007670:	aa13      	add	r2, sp, #76	@ 0x4c
 8007672:	9203      	str	r2, [sp, #12]
 8007674:	2223      	movs	r2, #35	@ 0x23
 8007676:	1852      	adds	r2, r2, r1
 8007678:	9202      	str	r2, [sp, #8]
 800767a:	9301      	str	r3, [sp, #4]
 800767c:	686b      	ldr	r3, [r5, #4]
 800767e:	0032      	movs	r2, r6
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007684:	003b      	movs	r3, r7
 8007686:	f7ff fec3 	bl	8007410 <__cvt>
 800768a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800768c:	0007      	movs	r7, r0
 800768e:	2c47      	cmp	r4, #71	@ 0x47
 8007690:	d12d      	bne.n	80076ee <_printf_float+0x192>
 8007692:	1cd3      	adds	r3, r2, #3
 8007694:	db02      	blt.n	800769c <_printf_float+0x140>
 8007696:	686b      	ldr	r3, [r5, #4]
 8007698:	429a      	cmp	r2, r3
 800769a:	dd48      	ble.n	800772e <_printf_float+0x1d2>
 800769c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800769e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80076a0:	3b02      	subs	r3, #2
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80076a6:	0028      	movs	r0, r5
 80076a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076aa:	3901      	subs	r1, #1
 80076ac:	3050      	adds	r0, #80	@ 0x50
 80076ae:	9113      	str	r1, [sp, #76]	@ 0x4c
 80076b0:	f7ff ff14 	bl	80074dc <__exponent>
 80076b4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80076b6:	0004      	movs	r4, r0
 80076b8:	1813      	adds	r3, r2, r0
 80076ba:	612b      	str	r3, [r5, #16]
 80076bc:	2a01      	cmp	r2, #1
 80076be:	dc02      	bgt.n	80076c6 <_printf_float+0x16a>
 80076c0:	682a      	ldr	r2, [r5, #0]
 80076c2:	07d2      	lsls	r2, r2, #31
 80076c4:	d501      	bpl.n	80076ca <_printf_float+0x16e>
 80076c6:	3301      	adds	r3, #1
 80076c8:	612b      	str	r3, [r5, #16]
 80076ca:	2323      	movs	r3, #35	@ 0x23
 80076cc:	aa0a      	add	r2, sp, #40	@ 0x28
 80076ce:	189b      	adds	r3, r3, r2
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d100      	bne.n	80076d8 <_printf_float+0x17c>
 80076d6:	e792      	b.n	80075fe <_printf_float+0xa2>
 80076d8:	002b      	movs	r3, r5
 80076da:	222d      	movs	r2, #45	@ 0x2d
 80076dc:	3343      	adds	r3, #67	@ 0x43
 80076de:	701a      	strb	r2, [r3, #0]
 80076e0:	e78d      	b.n	80075fe <_printf_float+0xa2>
 80076e2:	2c47      	cmp	r4, #71	@ 0x47
 80076e4:	d1b8      	bne.n	8007658 <_printf_float+0xfc>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1b6      	bne.n	8007658 <_printf_float+0xfc>
 80076ea:	3301      	adds	r3, #1
 80076ec:	e7b3      	b.n	8007656 <_printf_float+0xfa>
 80076ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076f0:	0011      	movs	r1, r2
 80076f2:	2b65      	cmp	r3, #101	@ 0x65
 80076f4:	d9d7      	bls.n	80076a6 <_printf_float+0x14a>
 80076f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076f8:	2b66      	cmp	r3, #102	@ 0x66
 80076fa:	d11a      	bne.n	8007732 <_printf_float+0x1d6>
 80076fc:	686b      	ldr	r3, [r5, #4]
 80076fe:	2a00      	cmp	r2, #0
 8007700:	dd09      	ble.n	8007716 <_printf_float+0x1ba>
 8007702:	612a      	str	r2, [r5, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d102      	bne.n	800770e <_printf_float+0x1b2>
 8007708:	6829      	ldr	r1, [r5, #0]
 800770a:	07c9      	lsls	r1, r1, #31
 800770c:	d50b      	bpl.n	8007726 <_printf_float+0x1ca>
 800770e:	3301      	adds	r3, #1
 8007710:	189b      	adds	r3, r3, r2
 8007712:	612b      	str	r3, [r5, #16]
 8007714:	e007      	b.n	8007726 <_printf_float+0x1ca>
 8007716:	2b00      	cmp	r3, #0
 8007718:	d103      	bne.n	8007722 <_printf_float+0x1c6>
 800771a:	2201      	movs	r2, #1
 800771c:	6829      	ldr	r1, [r5, #0]
 800771e:	4211      	tst	r1, r2
 8007720:	d000      	beq.n	8007724 <_printf_float+0x1c8>
 8007722:	1c9a      	adds	r2, r3, #2
 8007724:	612a      	str	r2, [r5, #16]
 8007726:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007728:	2400      	movs	r4, #0
 800772a:	65ab      	str	r3, [r5, #88]	@ 0x58
 800772c:	e7cd      	b.n	80076ca <_printf_float+0x16e>
 800772e:	2367      	movs	r3, #103	@ 0x67
 8007730:	930c      	str	r3, [sp, #48]	@ 0x30
 8007732:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007734:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007736:	4299      	cmp	r1, r3
 8007738:	db06      	blt.n	8007748 <_printf_float+0x1ec>
 800773a:	682b      	ldr	r3, [r5, #0]
 800773c:	6129      	str	r1, [r5, #16]
 800773e:	07db      	lsls	r3, r3, #31
 8007740:	d5f1      	bpl.n	8007726 <_printf_float+0x1ca>
 8007742:	3101      	adds	r1, #1
 8007744:	6129      	str	r1, [r5, #16]
 8007746:	e7ee      	b.n	8007726 <_printf_float+0x1ca>
 8007748:	2201      	movs	r2, #1
 800774a:	2900      	cmp	r1, #0
 800774c:	dce0      	bgt.n	8007710 <_printf_float+0x1b4>
 800774e:	1892      	adds	r2, r2, r2
 8007750:	1a52      	subs	r2, r2, r1
 8007752:	e7dd      	b.n	8007710 <_printf_float+0x1b4>
 8007754:	682a      	ldr	r2, [r5, #0]
 8007756:	0553      	lsls	r3, r2, #21
 8007758:	d408      	bmi.n	800776c <_printf_float+0x210>
 800775a:	692b      	ldr	r3, [r5, #16]
 800775c:	003a      	movs	r2, r7
 800775e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007760:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007762:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007764:	47a0      	blx	r4
 8007766:	3001      	adds	r0, #1
 8007768:	d129      	bne.n	80077be <_printf_float+0x262>
 800776a:	e753      	b.n	8007614 <_printf_float+0xb8>
 800776c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800776e:	2b65      	cmp	r3, #101	@ 0x65
 8007770:	d800      	bhi.n	8007774 <_printf_float+0x218>
 8007772:	e0da      	b.n	800792a <_printf_float+0x3ce>
 8007774:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007776:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007778:	2200      	movs	r2, #0
 800777a:	2300      	movs	r3, #0
 800777c:	f7f8 fe66 	bl	800044c <__aeabi_dcmpeq>
 8007780:	2800      	cmp	r0, #0
 8007782:	d033      	beq.n	80077ec <_printf_float+0x290>
 8007784:	2301      	movs	r3, #1
 8007786:	4a37      	ldr	r2, [pc, #220]	@ (8007864 <_printf_float+0x308>)
 8007788:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800778a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800778c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800778e:	47a0      	blx	r4
 8007790:	3001      	adds	r0, #1
 8007792:	d100      	bne.n	8007796 <_printf_float+0x23a>
 8007794:	e73e      	b.n	8007614 <_printf_float+0xb8>
 8007796:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007798:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800779a:	42b3      	cmp	r3, r6
 800779c:	db02      	blt.n	80077a4 <_printf_float+0x248>
 800779e:	682b      	ldr	r3, [r5, #0]
 80077a0:	07db      	lsls	r3, r3, #31
 80077a2:	d50c      	bpl.n	80077be <_printf_float+0x262>
 80077a4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80077a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80077aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077ac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077ae:	47a0      	blx	r4
 80077b0:	2400      	movs	r4, #0
 80077b2:	3001      	adds	r0, #1
 80077b4:	d100      	bne.n	80077b8 <_printf_float+0x25c>
 80077b6:	e72d      	b.n	8007614 <_printf_float+0xb8>
 80077b8:	1e73      	subs	r3, r6, #1
 80077ba:	42a3      	cmp	r3, r4
 80077bc:	dc0a      	bgt.n	80077d4 <_printf_float+0x278>
 80077be:	682b      	ldr	r3, [r5, #0]
 80077c0:	079b      	lsls	r3, r3, #30
 80077c2:	d500      	bpl.n	80077c6 <_printf_float+0x26a>
 80077c4:	e105      	b.n	80079d2 <_printf_float+0x476>
 80077c6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80077c8:	68e8      	ldr	r0, [r5, #12]
 80077ca:	4298      	cmp	r0, r3
 80077cc:	db00      	blt.n	80077d0 <_printf_float+0x274>
 80077ce:	e723      	b.n	8007618 <_printf_float+0xbc>
 80077d0:	0018      	movs	r0, r3
 80077d2:	e721      	b.n	8007618 <_printf_float+0xbc>
 80077d4:	002a      	movs	r2, r5
 80077d6:	2301      	movs	r3, #1
 80077d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80077de:	321a      	adds	r2, #26
 80077e0:	47b8      	blx	r7
 80077e2:	3001      	adds	r0, #1
 80077e4:	d100      	bne.n	80077e8 <_printf_float+0x28c>
 80077e6:	e715      	b.n	8007614 <_printf_float+0xb8>
 80077e8:	3401      	adds	r4, #1
 80077ea:	e7e5      	b.n	80077b8 <_printf_float+0x25c>
 80077ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	dc3a      	bgt.n	8007868 <_printf_float+0x30c>
 80077f2:	2301      	movs	r3, #1
 80077f4:	4a1b      	ldr	r2, [pc, #108]	@ (8007864 <_printf_float+0x308>)
 80077f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077f8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80077fc:	47a0      	blx	r4
 80077fe:	3001      	adds	r0, #1
 8007800:	d100      	bne.n	8007804 <_printf_float+0x2a8>
 8007802:	e707      	b.n	8007614 <_printf_float+0xb8>
 8007804:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007806:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007808:	4333      	orrs	r3, r6
 800780a:	d102      	bne.n	8007812 <_printf_float+0x2b6>
 800780c:	682b      	ldr	r3, [r5, #0]
 800780e:	07db      	lsls	r3, r3, #31
 8007810:	d5d5      	bpl.n	80077be <_printf_float+0x262>
 8007812:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007814:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007816:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007818:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800781a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800781c:	47a0      	blx	r4
 800781e:	2300      	movs	r3, #0
 8007820:	3001      	adds	r0, #1
 8007822:	d100      	bne.n	8007826 <_printf_float+0x2ca>
 8007824:	e6f6      	b.n	8007614 <_printf_float+0xb8>
 8007826:	930c      	str	r3, [sp, #48]	@ 0x30
 8007828:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800782a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800782c:	425b      	negs	r3, r3
 800782e:	4293      	cmp	r3, r2
 8007830:	dc01      	bgt.n	8007836 <_printf_float+0x2da>
 8007832:	0033      	movs	r3, r6
 8007834:	e792      	b.n	800775c <_printf_float+0x200>
 8007836:	002a      	movs	r2, r5
 8007838:	2301      	movs	r3, #1
 800783a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800783c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800783e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007840:	321a      	adds	r2, #26
 8007842:	47a0      	blx	r4
 8007844:	3001      	adds	r0, #1
 8007846:	d100      	bne.n	800784a <_printf_float+0x2ee>
 8007848:	e6e4      	b.n	8007614 <_printf_float+0xb8>
 800784a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800784c:	3301      	adds	r3, #1
 800784e:	e7ea      	b.n	8007826 <_printf_float+0x2ca>
 8007850:	7fefffff 	.word	0x7fefffff
 8007854:	0800be84 	.word	0x0800be84
 8007858:	0800be88 	.word	0x0800be88
 800785c:	0800be8c 	.word	0x0800be8c
 8007860:	0800be90 	.word	0x0800be90
 8007864:	0800be94 	.word	0x0800be94
 8007868:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800786a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800786c:	930c      	str	r3, [sp, #48]	@ 0x30
 800786e:	429e      	cmp	r6, r3
 8007870:	dd00      	ble.n	8007874 <_printf_float+0x318>
 8007872:	001e      	movs	r6, r3
 8007874:	2e00      	cmp	r6, #0
 8007876:	dc31      	bgt.n	80078dc <_printf_float+0x380>
 8007878:	43f3      	mvns	r3, r6
 800787a:	2400      	movs	r4, #0
 800787c:	17db      	asrs	r3, r3, #31
 800787e:	4033      	ands	r3, r6
 8007880:	930e      	str	r3, [sp, #56]	@ 0x38
 8007882:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007884:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007886:	1af3      	subs	r3, r6, r3
 8007888:	42a3      	cmp	r3, r4
 800788a:	dc30      	bgt.n	80078ee <_printf_float+0x392>
 800788c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800788e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007890:	429a      	cmp	r2, r3
 8007892:	dc38      	bgt.n	8007906 <_printf_float+0x3aa>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	07db      	lsls	r3, r3, #31
 8007898:	d435      	bmi.n	8007906 <_printf_float+0x3aa>
 800789a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800789c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800789e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80078a0:	1b9b      	subs	r3, r3, r6
 80078a2:	1b14      	subs	r4, r2, r4
 80078a4:	429c      	cmp	r4, r3
 80078a6:	dd00      	ble.n	80078aa <_printf_float+0x34e>
 80078a8:	001c      	movs	r4, r3
 80078aa:	2c00      	cmp	r4, #0
 80078ac:	dc34      	bgt.n	8007918 <_printf_float+0x3bc>
 80078ae:	43e3      	mvns	r3, r4
 80078b0:	2600      	movs	r6, #0
 80078b2:	17db      	asrs	r3, r3, #31
 80078b4:	401c      	ands	r4, r3
 80078b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	1b1b      	subs	r3, r3, r4
 80078be:	42b3      	cmp	r3, r6
 80078c0:	dc00      	bgt.n	80078c4 <_printf_float+0x368>
 80078c2:	e77c      	b.n	80077be <_printf_float+0x262>
 80078c4:	002a      	movs	r2, r5
 80078c6:	2301      	movs	r3, #1
 80078c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078cc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80078ce:	321a      	adds	r2, #26
 80078d0:	47b8      	blx	r7
 80078d2:	3001      	adds	r0, #1
 80078d4:	d100      	bne.n	80078d8 <_printf_float+0x37c>
 80078d6:	e69d      	b.n	8007614 <_printf_float+0xb8>
 80078d8:	3601      	adds	r6, #1
 80078da:	e7ec      	b.n	80078b6 <_printf_float+0x35a>
 80078dc:	0033      	movs	r3, r6
 80078de:	003a      	movs	r2, r7
 80078e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078e4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80078e6:	47a0      	blx	r4
 80078e8:	3001      	adds	r0, #1
 80078ea:	d1c5      	bne.n	8007878 <_printf_float+0x31c>
 80078ec:	e692      	b.n	8007614 <_printf_float+0xb8>
 80078ee:	002a      	movs	r2, r5
 80078f0:	2301      	movs	r3, #1
 80078f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078f6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80078f8:	321a      	adds	r2, #26
 80078fa:	47b0      	blx	r6
 80078fc:	3001      	adds	r0, #1
 80078fe:	d100      	bne.n	8007902 <_printf_float+0x3a6>
 8007900:	e688      	b.n	8007614 <_printf_float+0xb8>
 8007902:	3401      	adds	r4, #1
 8007904:	e7bd      	b.n	8007882 <_printf_float+0x326>
 8007906:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007908:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800790a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800790c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800790e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007910:	47a0      	blx	r4
 8007912:	3001      	adds	r0, #1
 8007914:	d1c1      	bne.n	800789a <_printf_float+0x33e>
 8007916:	e67d      	b.n	8007614 <_printf_float+0xb8>
 8007918:	19ba      	adds	r2, r7, r6
 800791a:	0023      	movs	r3, r4
 800791c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800791e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007920:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007922:	47b0      	blx	r6
 8007924:	3001      	adds	r0, #1
 8007926:	d1c2      	bne.n	80078ae <_printf_float+0x352>
 8007928:	e674      	b.n	8007614 <_printf_float+0xb8>
 800792a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800792c:	930c      	str	r3, [sp, #48]	@ 0x30
 800792e:	2b01      	cmp	r3, #1
 8007930:	dc02      	bgt.n	8007938 <_printf_float+0x3dc>
 8007932:	2301      	movs	r3, #1
 8007934:	421a      	tst	r2, r3
 8007936:	d039      	beq.n	80079ac <_printf_float+0x450>
 8007938:	2301      	movs	r3, #1
 800793a:	003a      	movs	r2, r7
 800793c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800793e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007940:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007942:	47b0      	blx	r6
 8007944:	3001      	adds	r0, #1
 8007946:	d100      	bne.n	800794a <_printf_float+0x3ee>
 8007948:	e664      	b.n	8007614 <_printf_float+0xb8>
 800794a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800794c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800794e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007950:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007952:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007954:	47b0      	blx	r6
 8007956:	3001      	adds	r0, #1
 8007958:	d100      	bne.n	800795c <_printf_float+0x400>
 800795a:	e65b      	b.n	8007614 <_printf_float+0xb8>
 800795c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800795e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007962:	2200      	movs	r2, #0
 8007964:	3b01      	subs	r3, #1
 8007966:	930c      	str	r3, [sp, #48]	@ 0x30
 8007968:	2300      	movs	r3, #0
 800796a:	f7f8 fd6f 	bl	800044c <__aeabi_dcmpeq>
 800796e:	2800      	cmp	r0, #0
 8007970:	d11a      	bne.n	80079a8 <_printf_float+0x44c>
 8007972:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007974:	1c7a      	adds	r2, r7, #1
 8007976:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007978:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800797a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800797c:	47b0      	blx	r6
 800797e:	3001      	adds	r0, #1
 8007980:	d10e      	bne.n	80079a0 <_printf_float+0x444>
 8007982:	e647      	b.n	8007614 <_printf_float+0xb8>
 8007984:	002a      	movs	r2, r5
 8007986:	2301      	movs	r3, #1
 8007988:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800798a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800798c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800798e:	321a      	adds	r2, #26
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	d100      	bne.n	8007998 <_printf_float+0x43c>
 8007996:	e63d      	b.n	8007614 <_printf_float+0xb8>
 8007998:	3601      	adds	r6, #1
 800799a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800799c:	429e      	cmp	r6, r3
 800799e:	dbf1      	blt.n	8007984 <_printf_float+0x428>
 80079a0:	002a      	movs	r2, r5
 80079a2:	0023      	movs	r3, r4
 80079a4:	3250      	adds	r2, #80	@ 0x50
 80079a6:	e6da      	b.n	800775e <_printf_float+0x202>
 80079a8:	2600      	movs	r6, #0
 80079aa:	e7f6      	b.n	800799a <_printf_float+0x43e>
 80079ac:	003a      	movs	r2, r7
 80079ae:	e7e2      	b.n	8007976 <_printf_float+0x41a>
 80079b0:	002a      	movs	r2, r5
 80079b2:	2301      	movs	r3, #1
 80079b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80079b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80079ba:	3219      	adds	r2, #25
 80079bc:	47b0      	blx	r6
 80079be:	3001      	adds	r0, #1
 80079c0:	d100      	bne.n	80079c4 <_printf_float+0x468>
 80079c2:	e627      	b.n	8007614 <_printf_float+0xb8>
 80079c4:	3401      	adds	r4, #1
 80079c6:	68eb      	ldr	r3, [r5, #12]
 80079c8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80079ca:	1a9b      	subs	r3, r3, r2
 80079cc:	42a3      	cmp	r3, r4
 80079ce:	dcef      	bgt.n	80079b0 <_printf_float+0x454>
 80079d0:	e6f9      	b.n	80077c6 <_printf_float+0x26a>
 80079d2:	2400      	movs	r4, #0
 80079d4:	e7f7      	b.n	80079c6 <_printf_float+0x46a>
 80079d6:	46c0      	nop			@ (mov r8, r8)

080079d8 <_printf_common>:
 80079d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079da:	0016      	movs	r6, r2
 80079dc:	9301      	str	r3, [sp, #4]
 80079de:	688a      	ldr	r2, [r1, #8]
 80079e0:	690b      	ldr	r3, [r1, #16]
 80079e2:	000c      	movs	r4, r1
 80079e4:	9000      	str	r0, [sp, #0]
 80079e6:	4293      	cmp	r3, r2
 80079e8:	da00      	bge.n	80079ec <_printf_common+0x14>
 80079ea:	0013      	movs	r3, r2
 80079ec:	0022      	movs	r2, r4
 80079ee:	6033      	str	r3, [r6, #0]
 80079f0:	3243      	adds	r2, #67	@ 0x43
 80079f2:	7812      	ldrb	r2, [r2, #0]
 80079f4:	2a00      	cmp	r2, #0
 80079f6:	d001      	beq.n	80079fc <_printf_common+0x24>
 80079f8:	3301      	adds	r3, #1
 80079fa:	6033      	str	r3, [r6, #0]
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	069b      	lsls	r3, r3, #26
 8007a00:	d502      	bpl.n	8007a08 <_printf_common+0x30>
 8007a02:	6833      	ldr	r3, [r6, #0]
 8007a04:	3302      	adds	r3, #2
 8007a06:	6033      	str	r3, [r6, #0]
 8007a08:	6822      	ldr	r2, [r4, #0]
 8007a0a:	2306      	movs	r3, #6
 8007a0c:	0015      	movs	r5, r2
 8007a0e:	401d      	ands	r5, r3
 8007a10:	421a      	tst	r2, r3
 8007a12:	d027      	beq.n	8007a64 <_printf_common+0x8c>
 8007a14:	0023      	movs	r3, r4
 8007a16:	3343      	adds	r3, #67	@ 0x43
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	1e5a      	subs	r2, r3, #1
 8007a1c:	4193      	sbcs	r3, r2
 8007a1e:	6822      	ldr	r2, [r4, #0]
 8007a20:	0692      	lsls	r2, r2, #26
 8007a22:	d430      	bmi.n	8007a86 <_printf_common+0xae>
 8007a24:	0022      	movs	r2, r4
 8007a26:	9901      	ldr	r1, [sp, #4]
 8007a28:	9800      	ldr	r0, [sp, #0]
 8007a2a:	9d08      	ldr	r5, [sp, #32]
 8007a2c:	3243      	adds	r2, #67	@ 0x43
 8007a2e:	47a8      	blx	r5
 8007a30:	3001      	adds	r0, #1
 8007a32:	d025      	beq.n	8007a80 <_printf_common+0xa8>
 8007a34:	2206      	movs	r2, #6
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	2500      	movs	r5, #0
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	2b04      	cmp	r3, #4
 8007a3e:	d105      	bne.n	8007a4c <_printf_common+0x74>
 8007a40:	6833      	ldr	r3, [r6, #0]
 8007a42:	68e5      	ldr	r5, [r4, #12]
 8007a44:	1aed      	subs	r5, r5, r3
 8007a46:	43eb      	mvns	r3, r5
 8007a48:	17db      	asrs	r3, r3, #31
 8007a4a:	401d      	ands	r5, r3
 8007a4c:	68a3      	ldr	r3, [r4, #8]
 8007a4e:	6922      	ldr	r2, [r4, #16]
 8007a50:	4293      	cmp	r3, r2
 8007a52:	dd01      	ble.n	8007a58 <_printf_common+0x80>
 8007a54:	1a9b      	subs	r3, r3, r2
 8007a56:	18ed      	adds	r5, r5, r3
 8007a58:	2600      	movs	r6, #0
 8007a5a:	42b5      	cmp	r5, r6
 8007a5c:	d120      	bne.n	8007aa0 <_printf_common+0xc8>
 8007a5e:	2000      	movs	r0, #0
 8007a60:	e010      	b.n	8007a84 <_printf_common+0xac>
 8007a62:	3501      	adds	r5, #1
 8007a64:	68e3      	ldr	r3, [r4, #12]
 8007a66:	6832      	ldr	r2, [r6, #0]
 8007a68:	1a9b      	subs	r3, r3, r2
 8007a6a:	42ab      	cmp	r3, r5
 8007a6c:	ddd2      	ble.n	8007a14 <_printf_common+0x3c>
 8007a6e:	0022      	movs	r2, r4
 8007a70:	2301      	movs	r3, #1
 8007a72:	9901      	ldr	r1, [sp, #4]
 8007a74:	9800      	ldr	r0, [sp, #0]
 8007a76:	9f08      	ldr	r7, [sp, #32]
 8007a78:	3219      	adds	r2, #25
 8007a7a:	47b8      	blx	r7
 8007a7c:	3001      	adds	r0, #1
 8007a7e:	d1f0      	bne.n	8007a62 <_printf_common+0x8a>
 8007a80:	2001      	movs	r0, #1
 8007a82:	4240      	negs	r0, r0
 8007a84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a86:	2030      	movs	r0, #48	@ 0x30
 8007a88:	18e1      	adds	r1, r4, r3
 8007a8a:	3143      	adds	r1, #67	@ 0x43
 8007a8c:	7008      	strb	r0, [r1, #0]
 8007a8e:	0021      	movs	r1, r4
 8007a90:	1c5a      	adds	r2, r3, #1
 8007a92:	3145      	adds	r1, #69	@ 0x45
 8007a94:	7809      	ldrb	r1, [r1, #0]
 8007a96:	18a2      	adds	r2, r4, r2
 8007a98:	3243      	adds	r2, #67	@ 0x43
 8007a9a:	3302      	adds	r3, #2
 8007a9c:	7011      	strb	r1, [r2, #0]
 8007a9e:	e7c1      	b.n	8007a24 <_printf_common+0x4c>
 8007aa0:	0022      	movs	r2, r4
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	9901      	ldr	r1, [sp, #4]
 8007aa6:	9800      	ldr	r0, [sp, #0]
 8007aa8:	9f08      	ldr	r7, [sp, #32]
 8007aaa:	321a      	adds	r2, #26
 8007aac:	47b8      	blx	r7
 8007aae:	3001      	adds	r0, #1
 8007ab0:	d0e6      	beq.n	8007a80 <_printf_common+0xa8>
 8007ab2:	3601      	adds	r6, #1
 8007ab4:	e7d1      	b.n	8007a5a <_printf_common+0x82>
	...

08007ab8 <_printf_i>:
 8007ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aba:	b08b      	sub	sp, #44	@ 0x2c
 8007abc:	9206      	str	r2, [sp, #24]
 8007abe:	000a      	movs	r2, r1
 8007ac0:	3243      	adds	r2, #67	@ 0x43
 8007ac2:	9307      	str	r3, [sp, #28]
 8007ac4:	9005      	str	r0, [sp, #20]
 8007ac6:	9203      	str	r2, [sp, #12]
 8007ac8:	7e0a      	ldrb	r2, [r1, #24]
 8007aca:	000c      	movs	r4, r1
 8007acc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ace:	2a78      	cmp	r2, #120	@ 0x78
 8007ad0:	d809      	bhi.n	8007ae6 <_printf_i+0x2e>
 8007ad2:	2a62      	cmp	r2, #98	@ 0x62
 8007ad4:	d80b      	bhi.n	8007aee <_printf_i+0x36>
 8007ad6:	2a00      	cmp	r2, #0
 8007ad8:	d100      	bne.n	8007adc <_printf_i+0x24>
 8007ada:	e0bc      	b.n	8007c56 <_printf_i+0x19e>
 8007adc:	497b      	ldr	r1, [pc, #492]	@ (8007ccc <_printf_i+0x214>)
 8007ade:	9104      	str	r1, [sp, #16]
 8007ae0:	2a58      	cmp	r2, #88	@ 0x58
 8007ae2:	d100      	bne.n	8007ae6 <_printf_i+0x2e>
 8007ae4:	e090      	b.n	8007c08 <_printf_i+0x150>
 8007ae6:	0025      	movs	r5, r4
 8007ae8:	3542      	adds	r5, #66	@ 0x42
 8007aea:	702a      	strb	r2, [r5, #0]
 8007aec:	e022      	b.n	8007b34 <_printf_i+0x7c>
 8007aee:	0010      	movs	r0, r2
 8007af0:	3863      	subs	r0, #99	@ 0x63
 8007af2:	2815      	cmp	r0, #21
 8007af4:	d8f7      	bhi.n	8007ae6 <_printf_i+0x2e>
 8007af6:	f7f8 fb19 	bl	800012c <__gnu_thumb1_case_shi>
 8007afa:	0016      	.short	0x0016
 8007afc:	fff6001f 	.word	0xfff6001f
 8007b00:	fff6fff6 	.word	0xfff6fff6
 8007b04:	001ffff6 	.word	0x001ffff6
 8007b08:	fff6fff6 	.word	0xfff6fff6
 8007b0c:	fff6fff6 	.word	0xfff6fff6
 8007b10:	003600a1 	.word	0x003600a1
 8007b14:	fff60080 	.word	0xfff60080
 8007b18:	00b2fff6 	.word	0x00b2fff6
 8007b1c:	0036fff6 	.word	0x0036fff6
 8007b20:	fff6fff6 	.word	0xfff6fff6
 8007b24:	0084      	.short	0x0084
 8007b26:	0025      	movs	r5, r4
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	3542      	adds	r5, #66	@ 0x42
 8007b2c:	1d11      	adds	r1, r2, #4
 8007b2e:	6019      	str	r1, [r3, #0]
 8007b30:	6813      	ldr	r3, [r2, #0]
 8007b32:	702b      	strb	r3, [r5, #0]
 8007b34:	2301      	movs	r3, #1
 8007b36:	e0a0      	b.n	8007c7a <_printf_i+0x1c2>
 8007b38:	6818      	ldr	r0, [r3, #0]
 8007b3a:	6809      	ldr	r1, [r1, #0]
 8007b3c:	1d02      	adds	r2, r0, #4
 8007b3e:	060d      	lsls	r5, r1, #24
 8007b40:	d50b      	bpl.n	8007b5a <_printf_i+0xa2>
 8007b42:	6806      	ldr	r6, [r0, #0]
 8007b44:	601a      	str	r2, [r3, #0]
 8007b46:	2e00      	cmp	r6, #0
 8007b48:	da03      	bge.n	8007b52 <_printf_i+0x9a>
 8007b4a:	232d      	movs	r3, #45	@ 0x2d
 8007b4c:	9a03      	ldr	r2, [sp, #12]
 8007b4e:	4276      	negs	r6, r6
 8007b50:	7013      	strb	r3, [r2, #0]
 8007b52:	4b5e      	ldr	r3, [pc, #376]	@ (8007ccc <_printf_i+0x214>)
 8007b54:	270a      	movs	r7, #10
 8007b56:	9304      	str	r3, [sp, #16]
 8007b58:	e018      	b.n	8007b8c <_printf_i+0xd4>
 8007b5a:	6806      	ldr	r6, [r0, #0]
 8007b5c:	601a      	str	r2, [r3, #0]
 8007b5e:	0649      	lsls	r1, r1, #25
 8007b60:	d5f1      	bpl.n	8007b46 <_printf_i+0x8e>
 8007b62:	b236      	sxth	r6, r6
 8007b64:	e7ef      	b.n	8007b46 <_printf_i+0x8e>
 8007b66:	6808      	ldr	r0, [r1, #0]
 8007b68:	6819      	ldr	r1, [r3, #0]
 8007b6a:	c940      	ldmia	r1!, {r6}
 8007b6c:	0605      	lsls	r5, r0, #24
 8007b6e:	d402      	bmi.n	8007b76 <_printf_i+0xbe>
 8007b70:	0640      	lsls	r0, r0, #25
 8007b72:	d500      	bpl.n	8007b76 <_printf_i+0xbe>
 8007b74:	b2b6      	uxth	r6, r6
 8007b76:	6019      	str	r1, [r3, #0]
 8007b78:	4b54      	ldr	r3, [pc, #336]	@ (8007ccc <_printf_i+0x214>)
 8007b7a:	270a      	movs	r7, #10
 8007b7c:	9304      	str	r3, [sp, #16]
 8007b7e:	2a6f      	cmp	r2, #111	@ 0x6f
 8007b80:	d100      	bne.n	8007b84 <_printf_i+0xcc>
 8007b82:	3f02      	subs	r7, #2
 8007b84:	0023      	movs	r3, r4
 8007b86:	2200      	movs	r2, #0
 8007b88:	3343      	adds	r3, #67	@ 0x43
 8007b8a:	701a      	strb	r2, [r3, #0]
 8007b8c:	6863      	ldr	r3, [r4, #4]
 8007b8e:	60a3      	str	r3, [r4, #8]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	db03      	blt.n	8007b9c <_printf_i+0xe4>
 8007b94:	2104      	movs	r1, #4
 8007b96:	6822      	ldr	r2, [r4, #0]
 8007b98:	438a      	bics	r2, r1
 8007b9a:	6022      	str	r2, [r4, #0]
 8007b9c:	2e00      	cmp	r6, #0
 8007b9e:	d102      	bne.n	8007ba6 <_printf_i+0xee>
 8007ba0:	9d03      	ldr	r5, [sp, #12]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00c      	beq.n	8007bc0 <_printf_i+0x108>
 8007ba6:	9d03      	ldr	r5, [sp, #12]
 8007ba8:	0030      	movs	r0, r6
 8007baa:	0039      	movs	r1, r7
 8007bac:	f7f8 fb4e 	bl	800024c <__aeabi_uidivmod>
 8007bb0:	9b04      	ldr	r3, [sp, #16]
 8007bb2:	3d01      	subs	r5, #1
 8007bb4:	5c5b      	ldrb	r3, [r3, r1]
 8007bb6:	702b      	strb	r3, [r5, #0]
 8007bb8:	0033      	movs	r3, r6
 8007bba:	0006      	movs	r6, r0
 8007bbc:	429f      	cmp	r7, r3
 8007bbe:	d9f3      	bls.n	8007ba8 <_printf_i+0xf0>
 8007bc0:	2f08      	cmp	r7, #8
 8007bc2:	d109      	bne.n	8007bd8 <_printf_i+0x120>
 8007bc4:	6823      	ldr	r3, [r4, #0]
 8007bc6:	07db      	lsls	r3, r3, #31
 8007bc8:	d506      	bpl.n	8007bd8 <_printf_i+0x120>
 8007bca:	6862      	ldr	r2, [r4, #4]
 8007bcc:	6923      	ldr	r3, [r4, #16]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	dc02      	bgt.n	8007bd8 <_printf_i+0x120>
 8007bd2:	2330      	movs	r3, #48	@ 0x30
 8007bd4:	3d01      	subs	r5, #1
 8007bd6:	702b      	strb	r3, [r5, #0]
 8007bd8:	9b03      	ldr	r3, [sp, #12]
 8007bda:	1b5b      	subs	r3, r3, r5
 8007bdc:	6123      	str	r3, [r4, #16]
 8007bde:	9b07      	ldr	r3, [sp, #28]
 8007be0:	0021      	movs	r1, r4
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	9805      	ldr	r0, [sp, #20]
 8007be6:	9b06      	ldr	r3, [sp, #24]
 8007be8:	aa09      	add	r2, sp, #36	@ 0x24
 8007bea:	f7ff fef5 	bl	80079d8 <_printf_common>
 8007bee:	3001      	adds	r0, #1
 8007bf0:	d148      	bne.n	8007c84 <_printf_i+0x1cc>
 8007bf2:	2001      	movs	r0, #1
 8007bf4:	4240      	negs	r0, r0
 8007bf6:	b00b      	add	sp, #44	@ 0x2c
 8007bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bfa:	2220      	movs	r2, #32
 8007bfc:	6809      	ldr	r1, [r1, #0]
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	6022      	str	r2, [r4, #0]
 8007c02:	2278      	movs	r2, #120	@ 0x78
 8007c04:	4932      	ldr	r1, [pc, #200]	@ (8007cd0 <_printf_i+0x218>)
 8007c06:	9104      	str	r1, [sp, #16]
 8007c08:	0021      	movs	r1, r4
 8007c0a:	3145      	adds	r1, #69	@ 0x45
 8007c0c:	700a      	strb	r2, [r1, #0]
 8007c0e:	6819      	ldr	r1, [r3, #0]
 8007c10:	6822      	ldr	r2, [r4, #0]
 8007c12:	c940      	ldmia	r1!, {r6}
 8007c14:	0610      	lsls	r0, r2, #24
 8007c16:	d402      	bmi.n	8007c1e <_printf_i+0x166>
 8007c18:	0650      	lsls	r0, r2, #25
 8007c1a:	d500      	bpl.n	8007c1e <_printf_i+0x166>
 8007c1c:	b2b6      	uxth	r6, r6
 8007c1e:	6019      	str	r1, [r3, #0]
 8007c20:	07d3      	lsls	r3, r2, #31
 8007c22:	d502      	bpl.n	8007c2a <_printf_i+0x172>
 8007c24:	2320      	movs	r3, #32
 8007c26:	4313      	orrs	r3, r2
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	2e00      	cmp	r6, #0
 8007c2c:	d001      	beq.n	8007c32 <_printf_i+0x17a>
 8007c2e:	2710      	movs	r7, #16
 8007c30:	e7a8      	b.n	8007b84 <_printf_i+0xcc>
 8007c32:	2220      	movs	r2, #32
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	4393      	bics	r3, r2
 8007c38:	6023      	str	r3, [r4, #0]
 8007c3a:	e7f8      	b.n	8007c2e <_printf_i+0x176>
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	680d      	ldr	r5, [r1, #0]
 8007c40:	1d10      	adds	r0, r2, #4
 8007c42:	6949      	ldr	r1, [r1, #20]
 8007c44:	6018      	str	r0, [r3, #0]
 8007c46:	6813      	ldr	r3, [r2, #0]
 8007c48:	062e      	lsls	r6, r5, #24
 8007c4a:	d501      	bpl.n	8007c50 <_printf_i+0x198>
 8007c4c:	6019      	str	r1, [r3, #0]
 8007c4e:	e002      	b.n	8007c56 <_printf_i+0x19e>
 8007c50:	066d      	lsls	r5, r5, #25
 8007c52:	d5fb      	bpl.n	8007c4c <_printf_i+0x194>
 8007c54:	8019      	strh	r1, [r3, #0]
 8007c56:	2300      	movs	r3, #0
 8007c58:	9d03      	ldr	r5, [sp, #12]
 8007c5a:	6123      	str	r3, [r4, #16]
 8007c5c:	e7bf      	b.n	8007bde <_printf_i+0x126>
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	1d11      	adds	r1, r2, #4
 8007c62:	6019      	str	r1, [r3, #0]
 8007c64:	6815      	ldr	r5, [r2, #0]
 8007c66:	2100      	movs	r1, #0
 8007c68:	0028      	movs	r0, r5
 8007c6a:	6862      	ldr	r2, [r4, #4]
 8007c6c:	f000 fbf7 	bl	800845e <memchr>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d001      	beq.n	8007c78 <_printf_i+0x1c0>
 8007c74:	1b40      	subs	r0, r0, r5
 8007c76:	6060      	str	r0, [r4, #4]
 8007c78:	6863      	ldr	r3, [r4, #4]
 8007c7a:	6123      	str	r3, [r4, #16]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9a03      	ldr	r2, [sp, #12]
 8007c80:	7013      	strb	r3, [r2, #0]
 8007c82:	e7ac      	b.n	8007bde <_printf_i+0x126>
 8007c84:	002a      	movs	r2, r5
 8007c86:	6923      	ldr	r3, [r4, #16]
 8007c88:	9906      	ldr	r1, [sp, #24]
 8007c8a:	9805      	ldr	r0, [sp, #20]
 8007c8c:	9d07      	ldr	r5, [sp, #28]
 8007c8e:	47a8      	blx	r5
 8007c90:	3001      	adds	r0, #1
 8007c92:	d0ae      	beq.n	8007bf2 <_printf_i+0x13a>
 8007c94:	6823      	ldr	r3, [r4, #0]
 8007c96:	079b      	lsls	r3, r3, #30
 8007c98:	d415      	bmi.n	8007cc6 <_printf_i+0x20e>
 8007c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c9c:	68e0      	ldr	r0, [r4, #12]
 8007c9e:	4298      	cmp	r0, r3
 8007ca0:	daa9      	bge.n	8007bf6 <_printf_i+0x13e>
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	e7a7      	b.n	8007bf6 <_printf_i+0x13e>
 8007ca6:	0022      	movs	r2, r4
 8007ca8:	2301      	movs	r3, #1
 8007caa:	9906      	ldr	r1, [sp, #24]
 8007cac:	9805      	ldr	r0, [sp, #20]
 8007cae:	9e07      	ldr	r6, [sp, #28]
 8007cb0:	3219      	adds	r2, #25
 8007cb2:	47b0      	blx	r6
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d09c      	beq.n	8007bf2 <_printf_i+0x13a>
 8007cb8:	3501      	adds	r5, #1
 8007cba:	68e3      	ldr	r3, [r4, #12]
 8007cbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cbe:	1a9b      	subs	r3, r3, r2
 8007cc0:	42ab      	cmp	r3, r5
 8007cc2:	dcf0      	bgt.n	8007ca6 <_printf_i+0x1ee>
 8007cc4:	e7e9      	b.n	8007c9a <_printf_i+0x1e2>
 8007cc6:	2500      	movs	r5, #0
 8007cc8:	e7f7      	b.n	8007cba <_printf_i+0x202>
 8007cca:	46c0      	nop			@ (mov r8, r8)
 8007ccc:	0800be96 	.word	0x0800be96
 8007cd0:	0800bea7 	.word	0x0800bea7

08007cd4 <_scanf_float>:
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd6:	b08b      	sub	sp, #44	@ 0x2c
 8007cd8:	0016      	movs	r6, r2
 8007cda:	9003      	str	r0, [sp, #12]
 8007cdc:	22ae      	movs	r2, #174	@ 0xae
 8007cde:	2000      	movs	r0, #0
 8007ce0:	9307      	str	r3, [sp, #28]
 8007ce2:	688b      	ldr	r3, [r1, #8]
 8007ce4:	000c      	movs	r4, r1
 8007ce6:	1e59      	subs	r1, r3, #1
 8007ce8:	0052      	lsls	r2, r2, #1
 8007cea:	9006      	str	r0, [sp, #24]
 8007cec:	4291      	cmp	r1, r2
 8007cee:	d905      	bls.n	8007cfc <_scanf_float+0x28>
 8007cf0:	3b5e      	subs	r3, #94	@ 0x5e
 8007cf2:	3bff      	subs	r3, #255	@ 0xff
 8007cf4:	9306      	str	r3, [sp, #24]
 8007cf6:	235e      	movs	r3, #94	@ 0x5e
 8007cf8:	33ff      	adds	r3, #255	@ 0xff
 8007cfa:	60a3      	str	r3, [r4, #8]
 8007cfc:	23f0      	movs	r3, #240	@ 0xf0
 8007cfe:	6822      	ldr	r2, [r4, #0]
 8007d00:	00db      	lsls	r3, r3, #3
 8007d02:	4313      	orrs	r3, r2
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	0023      	movs	r3, r4
 8007d08:	2500      	movs	r5, #0
 8007d0a:	331c      	adds	r3, #28
 8007d0c:	001f      	movs	r7, r3
 8007d0e:	9304      	str	r3, [sp, #16]
 8007d10:	9502      	str	r5, [sp, #8]
 8007d12:	9509      	str	r5, [sp, #36]	@ 0x24
 8007d14:	9508      	str	r5, [sp, #32]
 8007d16:	9501      	str	r5, [sp, #4]
 8007d18:	9505      	str	r5, [sp, #20]
 8007d1a:	68a2      	ldr	r2, [r4, #8]
 8007d1c:	2a00      	cmp	r2, #0
 8007d1e:	d00a      	beq.n	8007d36 <_scanf_float+0x62>
 8007d20:	6833      	ldr	r3, [r6, #0]
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	2b4e      	cmp	r3, #78	@ 0x4e
 8007d26:	d844      	bhi.n	8007db2 <_scanf_float+0xde>
 8007d28:	0018      	movs	r0, r3
 8007d2a:	2b40      	cmp	r3, #64	@ 0x40
 8007d2c:	d82c      	bhi.n	8007d88 <_scanf_float+0xb4>
 8007d2e:	382b      	subs	r0, #43	@ 0x2b
 8007d30:	b2c1      	uxtb	r1, r0
 8007d32:	290e      	cmp	r1, #14
 8007d34:	d92a      	bls.n	8007d8c <_scanf_float+0xb8>
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d003      	beq.n	8007d44 <_scanf_float+0x70>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	4aa6      	ldr	r2, [pc, #664]	@ (8007fd8 <_scanf_float+0x304>)
 8007d40:	4013      	ands	r3, r2
 8007d42:	6023      	str	r3, [r4, #0]
 8007d44:	9b02      	ldr	r3, [sp, #8]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d900      	bls.n	8007d4e <_scanf_float+0x7a>
 8007d4c:	e0fe      	b.n	8007f4c <_scanf_float+0x278>
 8007d4e:	25be      	movs	r5, #190	@ 0xbe
 8007d50:	006d      	lsls	r5, r5, #1
 8007d52:	9b04      	ldr	r3, [sp, #16]
 8007d54:	429f      	cmp	r7, r3
 8007d56:	d900      	bls.n	8007d5a <_scanf_float+0x86>
 8007d58:	e0ee      	b.n	8007f38 <_scanf_float+0x264>
 8007d5a:	2001      	movs	r0, #1
 8007d5c:	b00b      	add	sp, #44	@ 0x2c
 8007d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d60:	0018      	movs	r0, r3
 8007d62:	3861      	subs	r0, #97	@ 0x61
 8007d64:	280d      	cmp	r0, #13
 8007d66:	d8e6      	bhi.n	8007d36 <_scanf_float+0x62>
 8007d68:	f7f8 f9e0 	bl	800012c <__gnu_thumb1_case_shi>
 8007d6c:	ffe50089 	.word	0xffe50089
 8007d70:	ffe5ffe5 	.word	0xffe5ffe5
 8007d74:	00a700bb 	.word	0x00a700bb
 8007d78:	ffe5ffe5 	.word	0xffe5ffe5
 8007d7c:	ffe5008f 	.word	0xffe5008f
 8007d80:	ffe5ffe5 	.word	0xffe5ffe5
 8007d84:	006bffe5 	.word	0x006bffe5
 8007d88:	3841      	subs	r0, #65	@ 0x41
 8007d8a:	e7eb      	b.n	8007d64 <_scanf_float+0x90>
 8007d8c:	280e      	cmp	r0, #14
 8007d8e:	d8d2      	bhi.n	8007d36 <_scanf_float+0x62>
 8007d90:	f7f8 f9cc 	bl	800012c <__gnu_thumb1_case_shi>
 8007d94:	ffd1004f 	.word	0xffd1004f
 8007d98:	009d004f 	.word	0x009d004f
 8007d9c:	0021ffd1 	.word	0x0021ffd1
 8007da0:	00410041 	.word	0x00410041
 8007da4:	00410041 	.word	0x00410041
 8007da8:	00410041 	.word	0x00410041
 8007dac:	00410041 	.word	0x00410041
 8007db0:	0041      	.short	0x0041
 8007db2:	2b6e      	cmp	r3, #110	@ 0x6e
 8007db4:	d80a      	bhi.n	8007dcc <_scanf_float+0xf8>
 8007db6:	2b60      	cmp	r3, #96	@ 0x60
 8007db8:	d8d2      	bhi.n	8007d60 <_scanf_float+0x8c>
 8007dba:	2b54      	cmp	r3, #84	@ 0x54
 8007dbc:	d100      	bne.n	8007dc0 <_scanf_float+0xec>
 8007dbe:	e081      	b.n	8007ec4 <_scanf_float+0x1f0>
 8007dc0:	2b59      	cmp	r3, #89	@ 0x59
 8007dc2:	d1b8      	bne.n	8007d36 <_scanf_float+0x62>
 8007dc4:	2d07      	cmp	r5, #7
 8007dc6:	d1b6      	bne.n	8007d36 <_scanf_float+0x62>
 8007dc8:	2508      	movs	r5, #8
 8007dca:	e02f      	b.n	8007e2c <_scanf_float+0x158>
 8007dcc:	2b74      	cmp	r3, #116	@ 0x74
 8007dce:	d079      	beq.n	8007ec4 <_scanf_float+0x1f0>
 8007dd0:	2b79      	cmp	r3, #121	@ 0x79
 8007dd2:	d0f7      	beq.n	8007dc4 <_scanf_float+0xf0>
 8007dd4:	e7af      	b.n	8007d36 <_scanf_float+0x62>
 8007dd6:	6821      	ldr	r1, [r4, #0]
 8007dd8:	05c8      	lsls	r0, r1, #23
 8007dda:	d51c      	bpl.n	8007e16 <_scanf_float+0x142>
 8007ddc:	2380      	movs	r3, #128	@ 0x80
 8007dde:	4399      	bics	r1, r3
 8007de0:	9b01      	ldr	r3, [sp, #4]
 8007de2:	6021      	str	r1, [r4, #0]
 8007de4:	3301      	adds	r3, #1
 8007de6:	9301      	str	r3, [sp, #4]
 8007de8:	9b06      	ldr	r3, [sp, #24]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d003      	beq.n	8007df6 <_scanf_float+0x122>
 8007dee:	3b01      	subs	r3, #1
 8007df0:	3201      	adds	r2, #1
 8007df2:	9306      	str	r3, [sp, #24]
 8007df4:	60a2      	str	r2, [r4, #8]
 8007df6:	68a3      	ldr	r3, [r4, #8]
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	60a3      	str	r3, [r4, #8]
 8007dfc:	6923      	ldr	r3, [r4, #16]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6123      	str	r3, [r4, #16]
 8007e02:	6873      	ldr	r3, [r6, #4]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	6073      	str	r3, [r6, #4]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	dc00      	bgt.n	8007e0e <_scanf_float+0x13a>
 8007e0c:	e08a      	b.n	8007f24 <_scanf_float+0x250>
 8007e0e:	6833      	ldr	r3, [r6, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	6033      	str	r3, [r6, #0]
 8007e14:	e781      	b.n	8007d1a <_scanf_float+0x46>
 8007e16:	9a02      	ldr	r2, [sp, #8]
 8007e18:	1951      	adds	r1, r2, r5
 8007e1a:	2900      	cmp	r1, #0
 8007e1c:	d000      	beq.n	8007e20 <_scanf_float+0x14c>
 8007e1e:	e78a      	b.n	8007d36 <_scanf_float+0x62>
 8007e20:	000d      	movs	r5, r1
 8007e22:	6822      	ldr	r2, [r4, #0]
 8007e24:	486d      	ldr	r0, [pc, #436]	@ (8007fdc <_scanf_float+0x308>)
 8007e26:	9102      	str	r1, [sp, #8]
 8007e28:	4002      	ands	r2, r0
 8007e2a:	6022      	str	r2, [r4, #0]
 8007e2c:	703b      	strb	r3, [r7, #0]
 8007e2e:	3701      	adds	r7, #1
 8007e30:	e7e1      	b.n	8007df6 <_scanf_float+0x122>
 8007e32:	2180      	movs	r1, #128	@ 0x80
 8007e34:	6822      	ldr	r2, [r4, #0]
 8007e36:	420a      	tst	r2, r1
 8007e38:	d100      	bne.n	8007e3c <_scanf_float+0x168>
 8007e3a:	e77c      	b.n	8007d36 <_scanf_float+0x62>
 8007e3c:	438a      	bics	r2, r1
 8007e3e:	6022      	str	r2, [r4, #0]
 8007e40:	e7f4      	b.n	8007e2c <_scanf_float+0x158>
 8007e42:	9a02      	ldr	r2, [sp, #8]
 8007e44:	2a00      	cmp	r2, #0
 8007e46:	d10f      	bne.n	8007e68 <_scanf_float+0x194>
 8007e48:	9a01      	ldr	r2, [sp, #4]
 8007e4a:	2a00      	cmp	r2, #0
 8007e4c:	d10f      	bne.n	8007e6e <_scanf_float+0x19a>
 8007e4e:	6822      	ldr	r2, [r4, #0]
 8007e50:	21e0      	movs	r1, #224	@ 0xe0
 8007e52:	0010      	movs	r0, r2
 8007e54:	00c9      	lsls	r1, r1, #3
 8007e56:	4008      	ands	r0, r1
 8007e58:	4288      	cmp	r0, r1
 8007e5a:	d108      	bne.n	8007e6e <_scanf_float+0x19a>
 8007e5c:	4960      	ldr	r1, [pc, #384]	@ (8007fe0 <_scanf_float+0x30c>)
 8007e5e:	400a      	ands	r2, r1
 8007e60:	6022      	str	r2, [r4, #0]
 8007e62:	2201      	movs	r2, #1
 8007e64:	9202      	str	r2, [sp, #8]
 8007e66:	e7e1      	b.n	8007e2c <_scanf_float+0x158>
 8007e68:	9a02      	ldr	r2, [sp, #8]
 8007e6a:	2a02      	cmp	r2, #2
 8007e6c:	d058      	beq.n	8007f20 <_scanf_float+0x24c>
 8007e6e:	2d01      	cmp	r5, #1
 8007e70:	d002      	beq.n	8007e78 <_scanf_float+0x1a4>
 8007e72:	2d04      	cmp	r5, #4
 8007e74:	d000      	beq.n	8007e78 <_scanf_float+0x1a4>
 8007e76:	e75e      	b.n	8007d36 <_scanf_float+0x62>
 8007e78:	3501      	adds	r5, #1
 8007e7a:	b2ed      	uxtb	r5, r5
 8007e7c:	e7d6      	b.n	8007e2c <_scanf_float+0x158>
 8007e7e:	9a02      	ldr	r2, [sp, #8]
 8007e80:	2a01      	cmp	r2, #1
 8007e82:	d000      	beq.n	8007e86 <_scanf_float+0x1b2>
 8007e84:	e757      	b.n	8007d36 <_scanf_float+0x62>
 8007e86:	2202      	movs	r2, #2
 8007e88:	e7ec      	b.n	8007e64 <_scanf_float+0x190>
 8007e8a:	2d00      	cmp	r5, #0
 8007e8c:	d110      	bne.n	8007eb0 <_scanf_float+0x1dc>
 8007e8e:	9a01      	ldr	r2, [sp, #4]
 8007e90:	2a00      	cmp	r2, #0
 8007e92:	d000      	beq.n	8007e96 <_scanf_float+0x1c2>
 8007e94:	e752      	b.n	8007d3c <_scanf_float+0x68>
 8007e96:	6822      	ldr	r2, [r4, #0]
 8007e98:	21e0      	movs	r1, #224	@ 0xe0
 8007e9a:	0010      	movs	r0, r2
 8007e9c:	00c9      	lsls	r1, r1, #3
 8007e9e:	4008      	ands	r0, r1
 8007ea0:	4288      	cmp	r0, r1
 8007ea2:	d000      	beq.n	8007ea6 <_scanf_float+0x1d2>
 8007ea4:	e11d      	b.n	80080e2 <_scanf_float+0x40e>
 8007ea6:	494e      	ldr	r1, [pc, #312]	@ (8007fe0 <_scanf_float+0x30c>)
 8007ea8:	3501      	adds	r5, #1
 8007eaa:	400a      	ands	r2, r1
 8007eac:	6022      	str	r2, [r4, #0]
 8007eae:	e7bd      	b.n	8007e2c <_scanf_float+0x158>
 8007eb0:	21fd      	movs	r1, #253	@ 0xfd
 8007eb2:	1eea      	subs	r2, r5, #3
 8007eb4:	420a      	tst	r2, r1
 8007eb6:	d0df      	beq.n	8007e78 <_scanf_float+0x1a4>
 8007eb8:	e73d      	b.n	8007d36 <_scanf_float+0x62>
 8007eba:	2d02      	cmp	r5, #2
 8007ebc:	d000      	beq.n	8007ec0 <_scanf_float+0x1ec>
 8007ebe:	e73a      	b.n	8007d36 <_scanf_float+0x62>
 8007ec0:	2503      	movs	r5, #3
 8007ec2:	e7b3      	b.n	8007e2c <_scanf_float+0x158>
 8007ec4:	2d06      	cmp	r5, #6
 8007ec6:	d000      	beq.n	8007eca <_scanf_float+0x1f6>
 8007ec8:	e735      	b.n	8007d36 <_scanf_float+0x62>
 8007eca:	2507      	movs	r5, #7
 8007ecc:	e7ae      	b.n	8007e2c <_scanf_float+0x158>
 8007ece:	6822      	ldr	r2, [r4, #0]
 8007ed0:	0591      	lsls	r1, r2, #22
 8007ed2:	d400      	bmi.n	8007ed6 <_scanf_float+0x202>
 8007ed4:	e72f      	b.n	8007d36 <_scanf_float+0x62>
 8007ed6:	4943      	ldr	r1, [pc, #268]	@ (8007fe4 <_scanf_float+0x310>)
 8007ed8:	400a      	ands	r2, r1
 8007eda:	6022      	str	r2, [r4, #0]
 8007edc:	9a01      	ldr	r2, [sp, #4]
 8007ede:	9205      	str	r2, [sp, #20]
 8007ee0:	e7a4      	b.n	8007e2c <_scanf_float+0x158>
 8007ee2:	21a0      	movs	r1, #160	@ 0xa0
 8007ee4:	2080      	movs	r0, #128	@ 0x80
 8007ee6:	6822      	ldr	r2, [r4, #0]
 8007ee8:	00c9      	lsls	r1, r1, #3
 8007eea:	4011      	ands	r1, r2
 8007eec:	00c0      	lsls	r0, r0, #3
 8007eee:	4281      	cmp	r1, r0
 8007ef0:	d006      	beq.n	8007f00 <_scanf_float+0x22c>
 8007ef2:	4202      	tst	r2, r0
 8007ef4:	d100      	bne.n	8007ef8 <_scanf_float+0x224>
 8007ef6:	e71e      	b.n	8007d36 <_scanf_float+0x62>
 8007ef8:	9901      	ldr	r1, [sp, #4]
 8007efa:	2900      	cmp	r1, #0
 8007efc:	d100      	bne.n	8007f00 <_scanf_float+0x22c>
 8007efe:	e0f0      	b.n	80080e2 <_scanf_float+0x40e>
 8007f00:	0591      	lsls	r1, r2, #22
 8007f02:	d404      	bmi.n	8007f0e <_scanf_float+0x23a>
 8007f04:	9901      	ldr	r1, [sp, #4]
 8007f06:	9805      	ldr	r0, [sp, #20]
 8007f08:	9709      	str	r7, [sp, #36]	@ 0x24
 8007f0a:	1a09      	subs	r1, r1, r0
 8007f0c:	9108      	str	r1, [sp, #32]
 8007f0e:	4934      	ldr	r1, [pc, #208]	@ (8007fe0 <_scanf_float+0x30c>)
 8007f10:	400a      	ands	r2, r1
 8007f12:	21c0      	movs	r1, #192	@ 0xc0
 8007f14:	0049      	lsls	r1, r1, #1
 8007f16:	430a      	orrs	r2, r1
 8007f18:	6022      	str	r2, [r4, #0]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	9201      	str	r2, [sp, #4]
 8007f1e:	e785      	b.n	8007e2c <_scanf_float+0x158>
 8007f20:	2203      	movs	r2, #3
 8007f22:	e79f      	b.n	8007e64 <_scanf_float+0x190>
 8007f24:	23c0      	movs	r3, #192	@ 0xc0
 8007f26:	005b      	lsls	r3, r3, #1
 8007f28:	0031      	movs	r1, r6
 8007f2a:	58e3      	ldr	r3, [r4, r3]
 8007f2c:	9803      	ldr	r0, [sp, #12]
 8007f2e:	4798      	blx	r3
 8007f30:	2800      	cmp	r0, #0
 8007f32:	d100      	bne.n	8007f36 <_scanf_float+0x262>
 8007f34:	e6f1      	b.n	8007d1a <_scanf_float+0x46>
 8007f36:	e6fe      	b.n	8007d36 <_scanf_float+0x62>
 8007f38:	3f01      	subs	r7, #1
 8007f3a:	5963      	ldr	r3, [r4, r5]
 8007f3c:	0032      	movs	r2, r6
 8007f3e:	7839      	ldrb	r1, [r7, #0]
 8007f40:	9803      	ldr	r0, [sp, #12]
 8007f42:	4798      	blx	r3
 8007f44:	6923      	ldr	r3, [r4, #16]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	6123      	str	r3, [r4, #16]
 8007f4a:	e702      	b.n	8007d52 <_scanf_float+0x7e>
 8007f4c:	1e6b      	subs	r3, r5, #1
 8007f4e:	2b06      	cmp	r3, #6
 8007f50:	d80e      	bhi.n	8007f70 <_scanf_float+0x29c>
 8007f52:	9702      	str	r7, [sp, #8]
 8007f54:	2d02      	cmp	r5, #2
 8007f56:	d920      	bls.n	8007f9a <_scanf_float+0x2c6>
 8007f58:	1beb      	subs	r3, r5, r7
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	9306      	str	r3, [sp, #24]
 8007f5e:	9b02      	ldr	r3, [sp, #8]
 8007f60:	9a06      	ldr	r2, [sp, #24]
 8007f62:	189b      	adds	r3, r3, r2
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d127      	bne.n	8007fba <_scanf_float+0x2e6>
 8007f6a:	3d03      	subs	r5, #3
 8007f6c:	b2ed      	uxtb	r5, r5
 8007f6e:	1b7f      	subs	r7, r7, r5
 8007f70:	6823      	ldr	r3, [r4, #0]
 8007f72:	05da      	lsls	r2, r3, #23
 8007f74:	d553      	bpl.n	800801e <_scanf_float+0x34a>
 8007f76:	055b      	lsls	r3, r3, #21
 8007f78:	d536      	bpl.n	8007fe8 <_scanf_float+0x314>
 8007f7a:	25be      	movs	r5, #190	@ 0xbe
 8007f7c:	006d      	lsls	r5, r5, #1
 8007f7e:	9b04      	ldr	r3, [sp, #16]
 8007f80:	429f      	cmp	r7, r3
 8007f82:	d800      	bhi.n	8007f86 <_scanf_float+0x2b2>
 8007f84:	e6e9      	b.n	8007d5a <_scanf_float+0x86>
 8007f86:	3f01      	subs	r7, #1
 8007f88:	5963      	ldr	r3, [r4, r5]
 8007f8a:	0032      	movs	r2, r6
 8007f8c:	7839      	ldrb	r1, [r7, #0]
 8007f8e:	9803      	ldr	r0, [sp, #12]
 8007f90:	4798      	blx	r3
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	6123      	str	r3, [r4, #16]
 8007f98:	e7f1      	b.n	8007f7e <_scanf_float+0x2aa>
 8007f9a:	25be      	movs	r5, #190	@ 0xbe
 8007f9c:	006d      	lsls	r5, r5, #1
 8007f9e:	9b04      	ldr	r3, [sp, #16]
 8007fa0:	429f      	cmp	r7, r3
 8007fa2:	d800      	bhi.n	8007fa6 <_scanf_float+0x2d2>
 8007fa4:	e6d9      	b.n	8007d5a <_scanf_float+0x86>
 8007fa6:	3f01      	subs	r7, #1
 8007fa8:	5963      	ldr	r3, [r4, r5]
 8007faa:	0032      	movs	r2, r6
 8007fac:	7839      	ldrb	r1, [r7, #0]
 8007fae:	9803      	ldr	r0, [sp, #12]
 8007fb0:	4798      	blx	r3
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	6123      	str	r3, [r4, #16]
 8007fb8:	e7f1      	b.n	8007f9e <_scanf_float+0x2ca>
 8007fba:	9b02      	ldr	r3, [sp, #8]
 8007fbc:	0032      	movs	r2, r6
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	7819      	ldrb	r1, [r3, #0]
 8007fc2:	9302      	str	r3, [sp, #8]
 8007fc4:	23be      	movs	r3, #190	@ 0xbe
 8007fc6:	005b      	lsls	r3, r3, #1
 8007fc8:	58e3      	ldr	r3, [r4, r3]
 8007fca:	9803      	ldr	r0, [sp, #12]
 8007fcc:	4798      	blx	r3
 8007fce:	6923      	ldr	r3, [r4, #16]
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	6123      	str	r3, [r4, #16]
 8007fd4:	e7c3      	b.n	8007f5e <_scanf_float+0x28a>
 8007fd6:	46c0      	nop			@ (mov r8, r8)
 8007fd8:	fffffeff 	.word	0xfffffeff
 8007fdc:	fffffe7f 	.word	0xfffffe7f
 8007fe0:	fffff87f 	.word	0xfffff87f
 8007fe4:	fffffd7f 	.word	0xfffffd7f
 8007fe8:	6923      	ldr	r3, [r4, #16]
 8007fea:	1e7d      	subs	r5, r7, #1
 8007fec:	7829      	ldrb	r1, [r5, #0]
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	6123      	str	r3, [r4, #16]
 8007ff2:	2965      	cmp	r1, #101	@ 0x65
 8007ff4:	d00c      	beq.n	8008010 <_scanf_float+0x33c>
 8007ff6:	2945      	cmp	r1, #69	@ 0x45
 8007ff8:	d00a      	beq.n	8008010 <_scanf_float+0x33c>
 8007ffa:	23be      	movs	r3, #190	@ 0xbe
 8007ffc:	005b      	lsls	r3, r3, #1
 8007ffe:	58e3      	ldr	r3, [r4, r3]
 8008000:	0032      	movs	r2, r6
 8008002:	9803      	ldr	r0, [sp, #12]
 8008004:	4798      	blx	r3
 8008006:	6923      	ldr	r3, [r4, #16]
 8008008:	1ebd      	subs	r5, r7, #2
 800800a:	3b01      	subs	r3, #1
 800800c:	7829      	ldrb	r1, [r5, #0]
 800800e:	6123      	str	r3, [r4, #16]
 8008010:	23be      	movs	r3, #190	@ 0xbe
 8008012:	005b      	lsls	r3, r3, #1
 8008014:	0032      	movs	r2, r6
 8008016:	58e3      	ldr	r3, [r4, r3]
 8008018:	9803      	ldr	r0, [sp, #12]
 800801a:	4798      	blx	r3
 800801c:	002f      	movs	r7, r5
 800801e:	6821      	ldr	r1, [r4, #0]
 8008020:	2310      	movs	r3, #16
 8008022:	000a      	movs	r2, r1
 8008024:	401a      	ands	r2, r3
 8008026:	4219      	tst	r1, r3
 8008028:	d001      	beq.n	800802e <_scanf_float+0x35a>
 800802a:	2000      	movs	r0, #0
 800802c:	e696      	b.n	8007d5c <_scanf_float+0x88>
 800802e:	21c0      	movs	r1, #192	@ 0xc0
 8008030:	703a      	strb	r2, [r7, #0]
 8008032:	6823      	ldr	r3, [r4, #0]
 8008034:	00c9      	lsls	r1, r1, #3
 8008036:	400b      	ands	r3, r1
 8008038:	2180      	movs	r1, #128	@ 0x80
 800803a:	00c9      	lsls	r1, r1, #3
 800803c:	428b      	cmp	r3, r1
 800803e:	d11c      	bne.n	800807a <_scanf_float+0x3a6>
 8008040:	9b05      	ldr	r3, [sp, #20]
 8008042:	9a01      	ldr	r2, [sp, #4]
 8008044:	9905      	ldr	r1, [sp, #20]
 8008046:	1a9a      	subs	r2, r3, r2
 8008048:	9b01      	ldr	r3, [sp, #4]
 800804a:	428b      	cmp	r3, r1
 800804c:	d121      	bne.n	8008092 <_scanf_float+0x3be>
 800804e:	2200      	movs	r2, #0
 8008050:	9904      	ldr	r1, [sp, #16]
 8008052:	9803      	ldr	r0, [sp, #12]
 8008054:	f002 fc6e 	bl	800a934 <_strtod_r>
 8008058:	9b07      	ldr	r3, [sp, #28]
 800805a:	6822      	ldr	r2, [r4, #0]
 800805c:	0006      	movs	r6, r0
 800805e:	000f      	movs	r7, r1
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	0791      	lsls	r1, r2, #30
 8008064:	d522      	bpl.n	80080ac <_scanf_float+0x3d8>
 8008066:	9907      	ldr	r1, [sp, #28]
 8008068:	1d1a      	adds	r2, r3, #4
 800806a:	600a      	str	r2, [r1, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	601e      	str	r6, [r3, #0]
 8008070:	605f      	str	r7, [r3, #4]
 8008072:	68e3      	ldr	r3, [r4, #12]
 8008074:	3301      	adds	r3, #1
 8008076:	60e3      	str	r3, [r4, #12]
 8008078:	e7d7      	b.n	800802a <_scanf_float+0x356>
 800807a:	9b08      	ldr	r3, [sp, #32]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d0e6      	beq.n	800804e <_scanf_float+0x37a>
 8008080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008082:	9803      	ldr	r0, [sp, #12]
 8008084:	1c59      	adds	r1, r3, #1
 8008086:	230a      	movs	r3, #10
 8008088:	f002 fce6 	bl	800aa58 <_strtol_r>
 800808c:	9b08      	ldr	r3, [sp, #32]
 800808e:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8008090:	1ac2      	subs	r2, r0, r3
 8008092:	0023      	movs	r3, r4
 8008094:	3370      	adds	r3, #112	@ 0x70
 8008096:	33ff      	adds	r3, #255	@ 0xff
 8008098:	429f      	cmp	r7, r3
 800809a:	d302      	bcc.n	80080a2 <_scanf_float+0x3ce>
 800809c:	0027      	movs	r7, r4
 800809e:	376f      	adds	r7, #111	@ 0x6f
 80080a0:	37ff      	adds	r7, #255	@ 0xff
 80080a2:	0038      	movs	r0, r7
 80080a4:	4910      	ldr	r1, [pc, #64]	@ (80080e8 <_scanf_float+0x414>)
 80080a6:	f000 f8e7 	bl	8008278 <siprintf>
 80080aa:	e7d0      	b.n	800804e <_scanf_float+0x37a>
 80080ac:	1d19      	adds	r1, r3, #4
 80080ae:	0752      	lsls	r2, r2, #29
 80080b0:	d502      	bpl.n	80080b8 <_scanf_float+0x3e4>
 80080b2:	9a07      	ldr	r2, [sp, #28]
 80080b4:	6011      	str	r1, [r2, #0]
 80080b6:	e7d9      	b.n	800806c <_scanf_float+0x398>
 80080b8:	9a07      	ldr	r2, [sp, #28]
 80080ba:	0030      	movs	r0, r6
 80080bc:	6011      	str	r1, [r2, #0]
 80080be:	681d      	ldr	r5, [r3, #0]
 80080c0:	0032      	movs	r2, r6
 80080c2:	003b      	movs	r3, r7
 80080c4:	0039      	movs	r1, r7
 80080c6:	f7fa fdc7 	bl	8002c58 <__aeabi_dcmpun>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d004      	beq.n	80080d8 <_scanf_float+0x404>
 80080ce:	4807      	ldr	r0, [pc, #28]	@ (80080ec <_scanf_float+0x418>)
 80080d0:	f000 f9d0 	bl	8008474 <nanf>
 80080d4:	6028      	str	r0, [r5, #0]
 80080d6:	e7cc      	b.n	8008072 <_scanf_float+0x39e>
 80080d8:	0030      	movs	r0, r6
 80080da:	0039      	movs	r1, r7
 80080dc:	f7fa feb4 	bl	8002e48 <__aeabi_d2f>
 80080e0:	e7f8      	b.n	80080d4 <_scanf_float+0x400>
 80080e2:	2300      	movs	r3, #0
 80080e4:	9301      	str	r3, [sp, #4]
 80080e6:	e62d      	b.n	8007d44 <_scanf_float+0x70>
 80080e8:	0800beb8 	.word	0x0800beb8
 80080ec:	0800c24d 	.word	0x0800c24d

080080f0 <std>:
 80080f0:	2300      	movs	r3, #0
 80080f2:	b510      	push	{r4, lr}
 80080f4:	0004      	movs	r4, r0
 80080f6:	6003      	str	r3, [r0, #0]
 80080f8:	6043      	str	r3, [r0, #4]
 80080fa:	6083      	str	r3, [r0, #8]
 80080fc:	8181      	strh	r1, [r0, #12]
 80080fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8008100:	81c2      	strh	r2, [r0, #14]
 8008102:	6103      	str	r3, [r0, #16]
 8008104:	6143      	str	r3, [r0, #20]
 8008106:	6183      	str	r3, [r0, #24]
 8008108:	0019      	movs	r1, r3
 800810a:	2208      	movs	r2, #8
 800810c:	305c      	adds	r0, #92	@ 0x5c
 800810e:	f000 f91f 	bl	8008350 <memset>
 8008112:	4b0b      	ldr	r3, [pc, #44]	@ (8008140 <std+0x50>)
 8008114:	6224      	str	r4, [r4, #32]
 8008116:	6263      	str	r3, [r4, #36]	@ 0x24
 8008118:	4b0a      	ldr	r3, [pc, #40]	@ (8008144 <std+0x54>)
 800811a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800811c:	4b0a      	ldr	r3, [pc, #40]	@ (8008148 <std+0x58>)
 800811e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008120:	4b0a      	ldr	r3, [pc, #40]	@ (800814c <std+0x5c>)
 8008122:	6323      	str	r3, [r4, #48]	@ 0x30
 8008124:	4b0a      	ldr	r3, [pc, #40]	@ (8008150 <std+0x60>)
 8008126:	429c      	cmp	r4, r3
 8008128:	d005      	beq.n	8008136 <std+0x46>
 800812a:	4b0a      	ldr	r3, [pc, #40]	@ (8008154 <std+0x64>)
 800812c:	429c      	cmp	r4, r3
 800812e:	d002      	beq.n	8008136 <std+0x46>
 8008130:	4b09      	ldr	r3, [pc, #36]	@ (8008158 <std+0x68>)
 8008132:	429c      	cmp	r4, r3
 8008134:	d103      	bne.n	800813e <std+0x4e>
 8008136:	0020      	movs	r0, r4
 8008138:	3058      	adds	r0, #88	@ 0x58
 800813a:	f000 f98d 	bl	8008458 <__retarget_lock_init_recursive>
 800813e:	bd10      	pop	{r4, pc}
 8008140:	080082b9 	.word	0x080082b9
 8008144:	080082e1 	.word	0x080082e1
 8008148:	08008319 	.word	0x08008319
 800814c:	08008345 	.word	0x08008345
 8008150:	20000364 	.word	0x20000364
 8008154:	200003cc 	.word	0x200003cc
 8008158:	20000434 	.word	0x20000434

0800815c <stdio_exit_handler>:
 800815c:	b510      	push	{r4, lr}
 800815e:	4a03      	ldr	r2, [pc, #12]	@ (800816c <stdio_exit_handler+0x10>)
 8008160:	4903      	ldr	r1, [pc, #12]	@ (8008170 <stdio_exit_handler+0x14>)
 8008162:	4804      	ldr	r0, [pc, #16]	@ (8008174 <stdio_exit_handler+0x18>)
 8008164:	f000 f86c 	bl	8008240 <_fwalk_sglue>
 8008168:	bd10      	pop	{r4, pc}
 800816a:	46c0      	nop			@ (mov r8, r8)
 800816c:	2000000c 	.word	0x2000000c
 8008170:	0800ae29 	.word	0x0800ae29
 8008174:	2000001c 	.word	0x2000001c

08008178 <cleanup_stdio>:
 8008178:	6841      	ldr	r1, [r0, #4]
 800817a:	4b0b      	ldr	r3, [pc, #44]	@ (80081a8 <cleanup_stdio+0x30>)
 800817c:	b510      	push	{r4, lr}
 800817e:	0004      	movs	r4, r0
 8008180:	4299      	cmp	r1, r3
 8008182:	d001      	beq.n	8008188 <cleanup_stdio+0x10>
 8008184:	f002 fe50 	bl	800ae28 <_fflush_r>
 8008188:	68a1      	ldr	r1, [r4, #8]
 800818a:	4b08      	ldr	r3, [pc, #32]	@ (80081ac <cleanup_stdio+0x34>)
 800818c:	4299      	cmp	r1, r3
 800818e:	d002      	beq.n	8008196 <cleanup_stdio+0x1e>
 8008190:	0020      	movs	r0, r4
 8008192:	f002 fe49 	bl	800ae28 <_fflush_r>
 8008196:	68e1      	ldr	r1, [r4, #12]
 8008198:	4b05      	ldr	r3, [pc, #20]	@ (80081b0 <cleanup_stdio+0x38>)
 800819a:	4299      	cmp	r1, r3
 800819c:	d002      	beq.n	80081a4 <cleanup_stdio+0x2c>
 800819e:	0020      	movs	r0, r4
 80081a0:	f002 fe42 	bl	800ae28 <_fflush_r>
 80081a4:	bd10      	pop	{r4, pc}
 80081a6:	46c0      	nop			@ (mov r8, r8)
 80081a8:	20000364 	.word	0x20000364
 80081ac:	200003cc 	.word	0x200003cc
 80081b0:	20000434 	.word	0x20000434

080081b4 <global_stdio_init.part.0>:
 80081b4:	b510      	push	{r4, lr}
 80081b6:	4b09      	ldr	r3, [pc, #36]	@ (80081dc <global_stdio_init.part.0+0x28>)
 80081b8:	4a09      	ldr	r2, [pc, #36]	@ (80081e0 <global_stdio_init.part.0+0x2c>)
 80081ba:	2104      	movs	r1, #4
 80081bc:	601a      	str	r2, [r3, #0]
 80081be:	4809      	ldr	r0, [pc, #36]	@ (80081e4 <global_stdio_init.part.0+0x30>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	f7ff ff95 	bl	80080f0 <std>
 80081c6:	2201      	movs	r2, #1
 80081c8:	2109      	movs	r1, #9
 80081ca:	4807      	ldr	r0, [pc, #28]	@ (80081e8 <global_stdio_init.part.0+0x34>)
 80081cc:	f7ff ff90 	bl	80080f0 <std>
 80081d0:	2202      	movs	r2, #2
 80081d2:	2112      	movs	r1, #18
 80081d4:	4805      	ldr	r0, [pc, #20]	@ (80081ec <global_stdio_init.part.0+0x38>)
 80081d6:	f7ff ff8b 	bl	80080f0 <std>
 80081da:	bd10      	pop	{r4, pc}
 80081dc:	2000049c 	.word	0x2000049c
 80081e0:	0800815d 	.word	0x0800815d
 80081e4:	20000364 	.word	0x20000364
 80081e8:	200003cc 	.word	0x200003cc
 80081ec:	20000434 	.word	0x20000434

080081f0 <__sfp_lock_acquire>:
 80081f0:	b510      	push	{r4, lr}
 80081f2:	4802      	ldr	r0, [pc, #8]	@ (80081fc <__sfp_lock_acquire+0xc>)
 80081f4:	f000 f931 	bl	800845a <__retarget_lock_acquire_recursive>
 80081f8:	bd10      	pop	{r4, pc}
 80081fa:	46c0      	nop			@ (mov r8, r8)
 80081fc:	200004a5 	.word	0x200004a5

08008200 <__sfp_lock_release>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4802      	ldr	r0, [pc, #8]	@ (800820c <__sfp_lock_release+0xc>)
 8008204:	f000 f92a 	bl	800845c <__retarget_lock_release_recursive>
 8008208:	bd10      	pop	{r4, pc}
 800820a:	46c0      	nop			@ (mov r8, r8)
 800820c:	200004a5 	.word	0x200004a5

08008210 <__sinit>:
 8008210:	b510      	push	{r4, lr}
 8008212:	0004      	movs	r4, r0
 8008214:	f7ff ffec 	bl	80081f0 <__sfp_lock_acquire>
 8008218:	6a23      	ldr	r3, [r4, #32]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d002      	beq.n	8008224 <__sinit+0x14>
 800821e:	f7ff ffef 	bl	8008200 <__sfp_lock_release>
 8008222:	bd10      	pop	{r4, pc}
 8008224:	4b04      	ldr	r3, [pc, #16]	@ (8008238 <__sinit+0x28>)
 8008226:	6223      	str	r3, [r4, #32]
 8008228:	4b04      	ldr	r3, [pc, #16]	@ (800823c <__sinit+0x2c>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d1f6      	bne.n	800821e <__sinit+0xe>
 8008230:	f7ff ffc0 	bl	80081b4 <global_stdio_init.part.0>
 8008234:	e7f3      	b.n	800821e <__sinit+0xe>
 8008236:	46c0      	nop			@ (mov r8, r8)
 8008238:	08008179 	.word	0x08008179
 800823c:	2000049c 	.word	0x2000049c

08008240 <_fwalk_sglue>:
 8008240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008242:	0014      	movs	r4, r2
 8008244:	2600      	movs	r6, #0
 8008246:	9000      	str	r0, [sp, #0]
 8008248:	9101      	str	r1, [sp, #4]
 800824a:	68a5      	ldr	r5, [r4, #8]
 800824c:	6867      	ldr	r7, [r4, #4]
 800824e:	3f01      	subs	r7, #1
 8008250:	d504      	bpl.n	800825c <_fwalk_sglue+0x1c>
 8008252:	6824      	ldr	r4, [r4, #0]
 8008254:	2c00      	cmp	r4, #0
 8008256:	d1f8      	bne.n	800824a <_fwalk_sglue+0xa>
 8008258:	0030      	movs	r0, r6
 800825a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800825c:	89ab      	ldrh	r3, [r5, #12]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d908      	bls.n	8008274 <_fwalk_sglue+0x34>
 8008262:	220e      	movs	r2, #14
 8008264:	5eab      	ldrsh	r3, [r5, r2]
 8008266:	3301      	adds	r3, #1
 8008268:	d004      	beq.n	8008274 <_fwalk_sglue+0x34>
 800826a:	0029      	movs	r1, r5
 800826c:	9800      	ldr	r0, [sp, #0]
 800826e:	9b01      	ldr	r3, [sp, #4]
 8008270:	4798      	blx	r3
 8008272:	4306      	orrs	r6, r0
 8008274:	3568      	adds	r5, #104	@ 0x68
 8008276:	e7ea      	b.n	800824e <_fwalk_sglue+0xe>

08008278 <siprintf>:
 8008278:	b40e      	push	{r1, r2, r3}
 800827a:	b500      	push	{lr}
 800827c:	490b      	ldr	r1, [pc, #44]	@ (80082ac <siprintf+0x34>)
 800827e:	b09c      	sub	sp, #112	@ 0x70
 8008280:	ab1d      	add	r3, sp, #116	@ 0x74
 8008282:	9002      	str	r0, [sp, #8]
 8008284:	9006      	str	r0, [sp, #24]
 8008286:	9107      	str	r1, [sp, #28]
 8008288:	9104      	str	r1, [sp, #16]
 800828a:	4809      	ldr	r0, [pc, #36]	@ (80082b0 <siprintf+0x38>)
 800828c:	4909      	ldr	r1, [pc, #36]	@ (80082b4 <siprintf+0x3c>)
 800828e:	cb04      	ldmia	r3!, {r2}
 8008290:	9105      	str	r1, [sp, #20]
 8008292:	6800      	ldr	r0, [r0, #0]
 8008294:	a902      	add	r1, sp, #8
 8008296:	9301      	str	r3, [sp, #4]
 8008298:	f002 fc42 	bl	800ab20 <_svfiprintf_r>
 800829c:	2200      	movs	r2, #0
 800829e:	9b02      	ldr	r3, [sp, #8]
 80082a0:	701a      	strb	r2, [r3, #0]
 80082a2:	b01c      	add	sp, #112	@ 0x70
 80082a4:	bc08      	pop	{r3}
 80082a6:	b003      	add	sp, #12
 80082a8:	4718      	bx	r3
 80082aa:	46c0      	nop			@ (mov r8, r8)
 80082ac:	7fffffff 	.word	0x7fffffff
 80082b0:	20000018 	.word	0x20000018
 80082b4:	ffff0208 	.word	0xffff0208

080082b8 <__sread>:
 80082b8:	b570      	push	{r4, r5, r6, lr}
 80082ba:	000c      	movs	r4, r1
 80082bc:	250e      	movs	r5, #14
 80082be:	5f49      	ldrsh	r1, [r1, r5]
 80082c0:	f000 f878 	bl	80083b4 <_read_r>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	db03      	blt.n	80082d0 <__sread+0x18>
 80082c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80082ca:	181b      	adds	r3, r3, r0
 80082cc:	6563      	str	r3, [r4, #84]	@ 0x54
 80082ce:	bd70      	pop	{r4, r5, r6, pc}
 80082d0:	89a3      	ldrh	r3, [r4, #12]
 80082d2:	4a02      	ldr	r2, [pc, #8]	@ (80082dc <__sread+0x24>)
 80082d4:	4013      	ands	r3, r2
 80082d6:	81a3      	strh	r3, [r4, #12]
 80082d8:	e7f9      	b.n	80082ce <__sread+0x16>
 80082da:	46c0      	nop			@ (mov r8, r8)
 80082dc:	ffffefff 	.word	0xffffefff

080082e0 <__swrite>:
 80082e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e2:	001f      	movs	r7, r3
 80082e4:	898b      	ldrh	r3, [r1, #12]
 80082e6:	0005      	movs	r5, r0
 80082e8:	000c      	movs	r4, r1
 80082ea:	0016      	movs	r6, r2
 80082ec:	05db      	lsls	r3, r3, #23
 80082ee:	d505      	bpl.n	80082fc <__swrite+0x1c>
 80082f0:	230e      	movs	r3, #14
 80082f2:	5ec9      	ldrsh	r1, [r1, r3]
 80082f4:	2200      	movs	r2, #0
 80082f6:	2302      	movs	r3, #2
 80082f8:	f000 f848 	bl	800838c <_lseek_r>
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	4a05      	ldr	r2, [pc, #20]	@ (8008314 <__swrite+0x34>)
 8008300:	0028      	movs	r0, r5
 8008302:	4013      	ands	r3, r2
 8008304:	81a3      	strh	r3, [r4, #12]
 8008306:	0032      	movs	r2, r6
 8008308:	230e      	movs	r3, #14
 800830a:	5ee1      	ldrsh	r1, [r4, r3]
 800830c:	003b      	movs	r3, r7
 800830e:	f000 f865 	bl	80083dc <_write_r>
 8008312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008314:	ffffefff 	.word	0xffffefff

08008318 <__sseek>:
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	000c      	movs	r4, r1
 800831c:	250e      	movs	r5, #14
 800831e:	5f49      	ldrsh	r1, [r1, r5]
 8008320:	f000 f834 	bl	800838c <_lseek_r>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	1c42      	adds	r2, r0, #1
 8008328:	d103      	bne.n	8008332 <__sseek+0x1a>
 800832a:	4a05      	ldr	r2, [pc, #20]	@ (8008340 <__sseek+0x28>)
 800832c:	4013      	ands	r3, r2
 800832e:	81a3      	strh	r3, [r4, #12]
 8008330:	bd70      	pop	{r4, r5, r6, pc}
 8008332:	2280      	movs	r2, #128	@ 0x80
 8008334:	0152      	lsls	r2, r2, #5
 8008336:	4313      	orrs	r3, r2
 8008338:	81a3      	strh	r3, [r4, #12]
 800833a:	6560      	str	r0, [r4, #84]	@ 0x54
 800833c:	e7f8      	b.n	8008330 <__sseek+0x18>
 800833e:	46c0      	nop			@ (mov r8, r8)
 8008340:	ffffefff 	.word	0xffffefff

08008344 <__sclose>:
 8008344:	b510      	push	{r4, lr}
 8008346:	230e      	movs	r3, #14
 8008348:	5ec9      	ldrsh	r1, [r1, r3]
 800834a:	f000 f80d 	bl	8008368 <_close_r>
 800834e:	bd10      	pop	{r4, pc}

08008350 <memset>:
 8008350:	0003      	movs	r3, r0
 8008352:	1882      	adds	r2, r0, r2
 8008354:	4293      	cmp	r3, r2
 8008356:	d100      	bne.n	800835a <memset+0xa>
 8008358:	4770      	bx	lr
 800835a:	7019      	strb	r1, [r3, #0]
 800835c:	3301      	adds	r3, #1
 800835e:	e7f9      	b.n	8008354 <memset+0x4>

08008360 <_localeconv_r>:
 8008360:	4800      	ldr	r0, [pc, #0]	@ (8008364 <_localeconv_r+0x4>)
 8008362:	4770      	bx	lr
 8008364:	20000158 	.word	0x20000158

08008368 <_close_r>:
 8008368:	2300      	movs	r3, #0
 800836a:	b570      	push	{r4, r5, r6, lr}
 800836c:	4d06      	ldr	r5, [pc, #24]	@ (8008388 <_close_r+0x20>)
 800836e:	0004      	movs	r4, r0
 8008370:	0008      	movs	r0, r1
 8008372:	602b      	str	r3, [r5, #0]
 8008374:	f7fb fa7a 	bl	800386c <_close>
 8008378:	1c43      	adds	r3, r0, #1
 800837a:	d103      	bne.n	8008384 <_close_r+0x1c>
 800837c:	682b      	ldr	r3, [r5, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d000      	beq.n	8008384 <_close_r+0x1c>
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	bd70      	pop	{r4, r5, r6, pc}
 8008386:	46c0      	nop			@ (mov r8, r8)
 8008388:	200004a0 	.word	0x200004a0

0800838c <_lseek_r>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	0004      	movs	r4, r0
 8008390:	0008      	movs	r0, r1
 8008392:	0011      	movs	r1, r2
 8008394:	001a      	movs	r2, r3
 8008396:	2300      	movs	r3, #0
 8008398:	4d05      	ldr	r5, [pc, #20]	@ (80083b0 <_lseek_r+0x24>)
 800839a:	602b      	str	r3, [r5, #0]
 800839c:	f7fb fa87 	bl	80038ae <_lseek>
 80083a0:	1c43      	adds	r3, r0, #1
 80083a2:	d103      	bne.n	80083ac <_lseek_r+0x20>
 80083a4:	682b      	ldr	r3, [r5, #0]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d000      	beq.n	80083ac <_lseek_r+0x20>
 80083aa:	6023      	str	r3, [r4, #0]
 80083ac:	bd70      	pop	{r4, r5, r6, pc}
 80083ae:	46c0      	nop			@ (mov r8, r8)
 80083b0:	200004a0 	.word	0x200004a0

080083b4 <_read_r>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	0004      	movs	r4, r0
 80083b8:	0008      	movs	r0, r1
 80083ba:	0011      	movs	r1, r2
 80083bc:	001a      	movs	r2, r3
 80083be:	2300      	movs	r3, #0
 80083c0:	4d05      	ldr	r5, [pc, #20]	@ (80083d8 <_read_r+0x24>)
 80083c2:	602b      	str	r3, [r5, #0]
 80083c4:	f7fb fa19 	bl	80037fa <_read>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d103      	bne.n	80083d4 <_read_r+0x20>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d000      	beq.n	80083d4 <_read_r+0x20>
 80083d2:	6023      	str	r3, [r4, #0]
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
 80083d6:	46c0      	nop			@ (mov r8, r8)
 80083d8:	200004a0 	.word	0x200004a0

080083dc <_write_r>:
 80083dc:	b570      	push	{r4, r5, r6, lr}
 80083de:	0004      	movs	r4, r0
 80083e0:	0008      	movs	r0, r1
 80083e2:	0011      	movs	r1, r2
 80083e4:	001a      	movs	r2, r3
 80083e6:	2300      	movs	r3, #0
 80083e8:	4d05      	ldr	r5, [pc, #20]	@ (8008400 <_write_r+0x24>)
 80083ea:	602b      	str	r3, [r5, #0]
 80083ec:	f7fb fa22 	bl	8003834 <_write>
 80083f0:	1c43      	adds	r3, r0, #1
 80083f2:	d103      	bne.n	80083fc <_write_r+0x20>
 80083f4:	682b      	ldr	r3, [r5, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d000      	beq.n	80083fc <_write_r+0x20>
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	bd70      	pop	{r4, r5, r6, pc}
 80083fe:	46c0      	nop			@ (mov r8, r8)
 8008400:	200004a0 	.word	0x200004a0

08008404 <__errno>:
 8008404:	4b01      	ldr	r3, [pc, #4]	@ (800840c <__errno+0x8>)
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	4770      	bx	lr
 800840a:	46c0      	nop			@ (mov r8, r8)
 800840c:	20000018 	.word	0x20000018

08008410 <__libc_init_array>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	2600      	movs	r6, #0
 8008414:	4c0c      	ldr	r4, [pc, #48]	@ (8008448 <__libc_init_array+0x38>)
 8008416:	4d0d      	ldr	r5, [pc, #52]	@ (800844c <__libc_init_array+0x3c>)
 8008418:	1b64      	subs	r4, r4, r5
 800841a:	10a4      	asrs	r4, r4, #2
 800841c:	42a6      	cmp	r6, r4
 800841e:	d109      	bne.n	8008434 <__libc_init_array+0x24>
 8008420:	2600      	movs	r6, #0
 8008422:	f003 fc43 	bl	800bcac <_init>
 8008426:	4c0a      	ldr	r4, [pc, #40]	@ (8008450 <__libc_init_array+0x40>)
 8008428:	4d0a      	ldr	r5, [pc, #40]	@ (8008454 <__libc_init_array+0x44>)
 800842a:	1b64      	subs	r4, r4, r5
 800842c:	10a4      	asrs	r4, r4, #2
 800842e:	42a6      	cmp	r6, r4
 8008430:	d105      	bne.n	800843e <__libc_init_array+0x2e>
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	00b3      	lsls	r3, r6, #2
 8008436:	58eb      	ldr	r3, [r5, r3]
 8008438:	4798      	blx	r3
 800843a:	3601      	adds	r6, #1
 800843c:	e7ee      	b.n	800841c <__libc_init_array+0xc>
 800843e:	00b3      	lsls	r3, r6, #2
 8008440:	58eb      	ldr	r3, [r5, r3]
 8008442:	4798      	blx	r3
 8008444:	3601      	adds	r6, #1
 8008446:	e7f2      	b.n	800842e <__libc_init_array+0x1e>
 8008448:	0800c2b8 	.word	0x0800c2b8
 800844c:	0800c2b8 	.word	0x0800c2b8
 8008450:	0800c2bc 	.word	0x0800c2bc
 8008454:	0800c2b8 	.word	0x0800c2b8

08008458 <__retarget_lock_init_recursive>:
 8008458:	4770      	bx	lr

0800845a <__retarget_lock_acquire_recursive>:
 800845a:	4770      	bx	lr

0800845c <__retarget_lock_release_recursive>:
 800845c:	4770      	bx	lr

0800845e <memchr>:
 800845e:	b2c9      	uxtb	r1, r1
 8008460:	1882      	adds	r2, r0, r2
 8008462:	4290      	cmp	r0, r2
 8008464:	d101      	bne.n	800846a <memchr+0xc>
 8008466:	2000      	movs	r0, #0
 8008468:	4770      	bx	lr
 800846a:	7803      	ldrb	r3, [r0, #0]
 800846c:	428b      	cmp	r3, r1
 800846e:	d0fb      	beq.n	8008468 <memchr+0xa>
 8008470:	3001      	adds	r0, #1
 8008472:	e7f6      	b.n	8008462 <memchr+0x4>

08008474 <nanf>:
 8008474:	4800      	ldr	r0, [pc, #0]	@ (8008478 <nanf+0x4>)
 8008476:	4770      	bx	lr
 8008478:	7fc00000 	.word	0x7fc00000

0800847c <quorem>:
 800847c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800847e:	6902      	ldr	r2, [r0, #16]
 8008480:	690f      	ldr	r7, [r1, #16]
 8008482:	b087      	sub	sp, #28
 8008484:	0006      	movs	r6, r0
 8008486:	000b      	movs	r3, r1
 8008488:	2000      	movs	r0, #0
 800848a:	9102      	str	r1, [sp, #8]
 800848c:	42ba      	cmp	r2, r7
 800848e:	db6d      	blt.n	800856c <quorem+0xf0>
 8008490:	3f01      	subs	r7, #1
 8008492:	00bc      	lsls	r4, r7, #2
 8008494:	3314      	adds	r3, #20
 8008496:	9305      	str	r3, [sp, #20]
 8008498:	191b      	adds	r3, r3, r4
 800849a:	9303      	str	r3, [sp, #12]
 800849c:	0033      	movs	r3, r6
 800849e:	3314      	adds	r3, #20
 80084a0:	191c      	adds	r4, r3, r4
 80084a2:	9301      	str	r3, [sp, #4]
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	9304      	str	r3, [sp, #16]
 80084a8:	9b03      	ldr	r3, [sp, #12]
 80084aa:	9804      	ldr	r0, [sp, #16]
 80084ac:	681d      	ldr	r5, [r3, #0]
 80084ae:	3501      	adds	r5, #1
 80084b0:	0029      	movs	r1, r5
 80084b2:	f7f7 fe45 	bl	8000140 <__udivsi3>
 80084b6:	9b04      	ldr	r3, [sp, #16]
 80084b8:	9000      	str	r0, [sp, #0]
 80084ba:	42ab      	cmp	r3, r5
 80084bc:	d32b      	bcc.n	8008516 <quorem+0x9a>
 80084be:	9b05      	ldr	r3, [sp, #20]
 80084c0:	9d01      	ldr	r5, [sp, #4]
 80084c2:	469c      	mov	ip, r3
 80084c4:	2300      	movs	r3, #0
 80084c6:	9305      	str	r3, [sp, #20]
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	4662      	mov	r2, ip
 80084cc:	ca08      	ldmia	r2!, {r3}
 80084ce:	6828      	ldr	r0, [r5, #0]
 80084d0:	4694      	mov	ip, r2
 80084d2:	9a00      	ldr	r2, [sp, #0]
 80084d4:	b299      	uxth	r1, r3
 80084d6:	4351      	muls	r1, r2
 80084d8:	9a05      	ldr	r2, [sp, #20]
 80084da:	0c1b      	lsrs	r3, r3, #16
 80084dc:	1889      	adds	r1, r1, r2
 80084de:	9a00      	ldr	r2, [sp, #0]
 80084e0:	4353      	muls	r3, r2
 80084e2:	0c0a      	lsrs	r2, r1, #16
 80084e4:	189b      	adds	r3, r3, r2
 80084e6:	0c1a      	lsrs	r2, r3, #16
 80084e8:	b289      	uxth	r1, r1
 80084ea:	9205      	str	r2, [sp, #20]
 80084ec:	b282      	uxth	r2, r0
 80084ee:	1a52      	subs	r2, r2, r1
 80084f0:	9904      	ldr	r1, [sp, #16]
 80084f2:	0c00      	lsrs	r0, r0, #16
 80084f4:	1852      	adds	r2, r2, r1
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	1411      	asrs	r1, r2, #16
 80084fa:	1ac3      	subs	r3, r0, r3
 80084fc:	185b      	adds	r3, r3, r1
 80084fe:	1419      	asrs	r1, r3, #16
 8008500:	b292      	uxth	r2, r2
 8008502:	041b      	lsls	r3, r3, #16
 8008504:	431a      	orrs	r2, r3
 8008506:	9b03      	ldr	r3, [sp, #12]
 8008508:	9104      	str	r1, [sp, #16]
 800850a:	c504      	stmia	r5!, {r2}
 800850c:	4563      	cmp	r3, ip
 800850e:	d2dc      	bcs.n	80084ca <quorem+0x4e>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d030      	beq.n	8008578 <quorem+0xfc>
 8008516:	0030      	movs	r0, r6
 8008518:	9902      	ldr	r1, [sp, #8]
 800851a:	f001 fa11 	bl	8009940 <__mcmp>
 800851e:	2800      	cmp	r0, #0
 8008520:	db23      	blt.n	800856a <quorem+0xee>
 8008522:	0034      	movs	r4, r6
 8008524:	2500      	movs	r5, #0
 8008526:	9902      	ldr	r1, [sp, #8]
 8008528:	3414      	adds	r4, #20
 800852a:	3114      	adds	r1, #20
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	c901      	ldmia	r1!, {r0}
 8008530:	9302      	str	r3, [sp, #8]
 8008532:	466b      	mov	r3, sp
 8008534:	891b      	ldrh	r3, [r3, #8]
 8008536:	b282      	uxth	r2, r0
 8008538:	1a9a      	subs	r2, r3, r2
 800853a:	9b02      	ldr	r3, [sp, #8]
 800853c:	1952      	adds	r2, r2, r5
 800853e:	0c00      	lsrs	r0, r0, #16
 8008540:	0c1b      	lsrs	r3, r3, #16
 8008542:	1a1b      	subs	r3, r3, r0
 8008544:	1410      	asrs	r0, r2, #16
 8008546:	181b      	adds	r3, r3, r0
 8008548:	141d      	asrs	r5, r3, #16
 800854a:	b292      	uxth	r2, r2
 800854c:	041b      	lsls	r3, r3, #16
 800854e:	431a      	orrs	r2, r3
 8008550:	9b03      	ldr	r3, [sp, #12]
 8008552:	c404      	stmia	r4!, {r2}
 8008554:	428b      	cmp	r3, r1
 8008556:	d2e9      	bcs.n	800852c <quorem+0xb0>
 8008558:	9a01      	ldr	r2, [sp, #4]
 800855a:	00bb      	lsls	r3, r7, #2
 800855c:	18d3      	adds	r3, r2, r3
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	2a00      	cmp	r2, #0
 8008562:	d013      	beq.n	800858c <quorem+0x110>
 8008564:	9b00      	ldr	r3, [sp, #0]
 8008566:	3301      	adds	r3, #1
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	9800      	ldr	r0, [sp, #0]
 800856c:	b007      	add	sp, #28
 800856e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d104      	bne.n	8008580 <quorem+0x104>
 8008576:	3f01      	subs	r7, #1
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	3c04      	subs	r4, #4
 800857c:	42a3      	cmp	r3, r4
 800857e:	d3f7      	bcc.n	8008570 <quorem+0xf4>
 8008580:	6137      	str	r7, [r6, #16]
 8008582:	e7c8      	b.n	8008516 <quorem+0x9a>
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	2a00      	cmp	r2, #0
 8008588:	d104      	bne.n	8008594 <quorem+0x118>
 800858a:	3f01      	subs	r7, #1
 800858c:	9a01      	ldr	r2, [sp, #4]
 800858e:	3b04      	subs	r3, #4
 8008590:	429a      	cmp	r2, r3
 8008592:	d3f7      	bcc.n	8008584 <quorem+0x108>
 8008594:	6137      	str	r7, [r6, #16]
 8008596:	e7e5      	b.n	8008564 <quorem+0xe8>

08008598 <_dtoa_r>:
 8008598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800859a:	0014      	movs	r4, r2
 800859c:	001d      	movs	r5, r3
 800859e:	69c6      	ldr	r6, [r0, #28]
 80085a0:	b09d      	sub	sp, #116	@ 0x74
 80085a2:	940a      	str	r4, [sp, #40]	@ 0x28
 80085a4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80085a6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80085a8:	9003      	str	r0, [sp, #12]
 80085aa:	2e00      	cmp	r6, #0
 80085ac:	d10f      	bne.n	80085ce <_dtoa_r+0x36>
 80085ae:	2010      	movs	r0, #16
 80085b0:	f000 fe30 	bl	8009214 <malloc>
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	1e02      	subs	r2, r0, #0
 80085b8:	61d8      	str	r0, [r3, #28]
 80085ba:	d104      	bne.n	80085c6 <_dtoa_r+0x2e>
 80085bc:	21ef      	movs	r1, #239	@ 0xef
 80085be:	4bc7      	ldr	r3, [pc, #796]	@ (80088dc <_dtoa_r+0x344>)
 80085c0:	48c7      	ldr	r0, [pc, #796]	@ (80088e0 <_dtoa_r+0x348>)
 80085c2:	f002 fca3 	bl	800af0c <__assert_func>
 80085c6:	6046      	str	r6, [r0, #4]
 80085c8:	6086      	str	r6, [r0, #8]
 80085ca:	6006      	str	r6, [r0, #0]
 80085cc:	60c6      	str	r6, [r0, #12]
 80085ce:	9b03      	ldr	r3, [sp, #12]
 80085d0:	69db      	ldr	r3, [r3, #28]
 80085d2:	6819      	ldr	r1, [r3, #0]
 80085d4:	2900      	cmp	r1, #0
 80085d6:	d00b      	beq.n	80085f0 <_dtoa_r+0x58>
 80085d8:	685a      	ldr	r2, [r3, #4]
 80085da:	2301      	movs	r3, #1
 80085dc:	4093      	lsls	r3, r2
 80085de:	604a      	str	r2, [r1, #4]
 80085e0:	608b      	str	r3, [r1, #8]
 80085e2:	9803      	ldr	r0, [sp, #12]
 80085e4:	f000 ff16 	bl	8009414 <_Bfree>
 80085e8:	2200      	movs	r2, #0
 80085ea:	9b03      	ldr	r3, [sp, #12]
 80085ec:	69db      	ldr	r3, [r3, #28]
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	2d00      	cmp	r5, #0
 80085f2:	da1e      	bge.n	8008632 <_dtoa_r+0x9a>
 80085f4:	2301      	movs	r3, #1
 80085f6:	603b      	str	r3, [r7, #0]
 80085f8:	006b      	lsls	r3, r5, #1
 80085fa:	085b      	lsrs	r3, r3, #1
 80085fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085fe:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008600:	4bb8      	ldr	r3, [pc, #736]	@ (80088e4 <_dtoa_r+0x34c>)
 8008602:	4ab8      	ldr	r2, [pc, #736]	@ (80088e4 <_dtoa_r+0x34c>)
 8008604:	403b      	ands	r3, r7
 8008606:	4293      	cmp	r3, r2
 8008608:	d116      	bne.n	8008638 <_dtoa_r+0xa0>
 800860a:	4bb7      	ldr	r3, [pc, #732]	@ (80088e8 <_dtoa_r+0x350>)
 800860c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800860e:	6013      	str	r3, [r2, #0]
 8008610:	033b      	lsls	r3, r7, #12
 8008612:	0b1b      	lsrs	r3, r3, #12
 8008614:	4323      	orrs	r3, r4
 8008616:	d101      	bne.n	800861c <_dtoa_r+0x84>
 8008618:	f000 fd83 	bl	8009122 <_dtoa_r+0xb8a>
 800861c:	4bb3      	ldr	r3, [pc, #716]	@ (80088ec <_dtoa_r+0x354>)
 800861e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008620:	9308      	str	r3, [sp, #32]
 8008622:	2a00      	cmp	r2, #0
 8008624:	d002      	beq.n	800862c <_dtoa_r+0x94>
 8008626:	4bb2      	ldr	r3, [pc, #712]	@ (80088f0 <_dtoa_r+0x358>)
 8008628:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800862a:	6013      	str	r3, [r2, #0]
 800862c:	9808      	ldr	r0, [sp, #32]
 800862e:	b01d      	add	sp, #116	@ 0x74
 8008630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008632:	2300      	movs	r3, #0
 8008634:	603b      	str	r3, [r7, #0]
 8008636:	e7e2      	b.n	80085fe <_dtoa_r+0x66>
 8008638:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800863a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800863c:	9212      	str	r2, [sp, #72]	@ 0x48
 800863e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008640:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008642:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008644:	2200      	movs	r2, #0
 8008646:	2300      	movs	r3, #0
 8008648:	f7f7 ff00 	bl	800044c <__aeabi_dcmpeq>
 800864c:	1e06      	subs	r6, r0, #0
 800864e:	d00b      	beq.n	8008668 <_dtoa_r+0xd0>
 8008650:	2301      	movs	r3, #1
 8008652:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008654:	6013      	str	r3, [r2, #0]
 8008656:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008658:	2b00      	cmp	r3, #0
 800865a:	d002      	beq.n	8008662 <_dtoa_r+0xca>
 800865c:	4ba5      	ldr	r3, [pc, #660]	@ (80088f4 <_dtoa_r+0x35c>)
 800865e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008660:	6013      	str	r3, [r2, #0]
 8008662:	4ba5      	ldr	r3, [pc, #660]	@ (80088f8 <_dtoa_r+0x360>)
 8008664:	9308      	str	r3, [sp, #32]
 8008666:	e7e1      	b.n	800862c <_dtoa_r+0x94>
 8008668:	ab1a      	add	r3, sp, #104	@ 0x68
 800866a:	9301      	str	r3, [sp, #4]
 800866c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	9803      	ldr	r0, [sp, #12]
 8008672:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008674:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008676:	f001 fa85 	bl	8009b84 <__d2b>
 800867a:	007a      	lsls	r2, r7, #1
 800867c:	9005      	str	r0, [sp, #20]
 800867e:	0d52      	lsrs	r2, r2, #21
 8008680:	d100      	bne.n	8008684 <_dtoa_r+0xec>
 8008682:	e07b      	b.n	800877c <_dtoa_r+0x1e4>
 8008684:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008686:	9618      	str	r6, [sp, #96]	@ 0x60
 8008688:	0319      	lsls	r1, r3, #12
 800868a:	4b9c      	ldr	r3, [pc, #624]	@ (80088fc <_dtoa_r+0x364>)
 800868c:	0b09      	lsrs	r1, r1, #12
 800868e:	430b      	orrs	r3, r1
 8008690:	499b      	ldr	r1, [pc, #620]	@ (8008900 <_dtoa_r+0x368>)
 8008692:	1857      	adds	r7, r2, r1
 8008694:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008696:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008698:	0019      	movs	r1, r3
 800869a:	2200      	movs	r2, #0
 800869c:	4b99      	ldr	r3, [pc, #612]	@ (8008904 <_dtoa_r+0x36c>)
 800869e:	f7f9 ff3f 	bl	8002520 <__aeabi_dsub>
 80086a2:	4a99      	ldr	r2, [pc, #612]	@ (8008908 <_dtoa_r+0x370>)
 80086a4:	4b99      	ldr	r3, [pc, #612]	@ (800890c <_dtoa_r+0x374>)
 80086a6:	f7f9 fc73 	bl	8001f90 <__aeabi_dmul>
 80086aa:	4a99      	ldr	r2, [pc, #612]	@ (8008910 <_dtoa_r+0x378>)
 80086ac:	4b99      	ldr	r3, [pc, #612]	@ (8008914 <_dtoa_r+0x37c>)
 80086ae:	f7f8 fcc7 	bl	8001040 <__aeabi_dadd>
 80086b2:	0004      	movs	r4, r0
 80086b4:	0038      	movs	r0, r7
 80086b6:	000d      	movs	r5, r1
 80086b8:	f7fa fb2c 	bl	8002d14 <__aeabi_i2d>
 80086bc:	4a96      	ldr	r2, [pc, #600]	@ (8008918 <_dtoa_r+0x380>)
 80086be:	4b97      	ldr	r3, [pc, #604]	@ (800891c <_dtoa_r+0x384>)
 80086c0:	f7f9 fc66 	bl	8001f90 <__aeabi_dmul>
 80086c4:	0002      	movs	r2, r0
 80086c6:	000b      	movs	r3, r1
 80086c8:	0020      	movs	r0, r4
 80086ca:	0029      	movs	r1, r5
 80086cc:	f7f8 fcb8 	bl	8001040 <__aeabi_dadd>
 80086d0:	0004      	movs	r4, r0
 80086d2:	000d      	movs	r5, r1
 80086d4:	f7fa fae2 	bl	8002c9c <__aeabi_d2iz>
 80086d8:	2200      	movs	r2, #0
 80086da:	9004      	str	r0, [sp, #16]
 80086dc:	2300      	movs	r3, #0
 80086de:	0020      	movs	r0, r4
 80086e0:	0029      	movs	r1, r5
 80086e2:	f7f7 feb9 	bl	8000458 <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d00b      	beq.n	8008702 <_dtoa_r+0x16a>
 80086ea:	9804      	ldr	r0, [sp, #16]
 80086ec:	f7fa fb12 	bl	8002d14 <__aeabi_i2d>
 80086f0:	002b      	movs	r3, r5
 80086f2:	0022      	movs	r2, r4
 80086f4:	f7f7 feaa 	bl	800044c <__aeabi_dcmpeq>
 80086f8:	4243      	negs	r3, r0
 80086fa:	4158      	adcs	r0, r3
 80086fc:	9b04      	ldr	r3, [sp, #16]
 80086fe:	1a1b      	subs	r3, r3, r0
 8008700:	9304      	str	r3, [sp, #16]
 8008702:	2301      	movs	r3, #1
 8008704:	9315      	str	r3, [sp, #84]	@ 0x54
 8008706:	9b04      	ldr	r3, [sp, #16]
 8008708:	2b16      	cmp	r3, #22
 800870a:	d810      	bhi.n	800872e <_dtoa_r+0x196>
 800870c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800870e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008710:	9a04      	ldr	r2, [sp, #16]
 8008712:	4b83      	ldr	r3, [pc, #524]	@ (8008920 <_dtoa_r+0x388>)
 8008714:	00d2      	lsls	r2, r2, #3
 8008716:	189b      	adds	r3, r3, r2
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	f7f7 fe9c 	bl	8000458 <__aeabi_dcmplt>
 8008720:	2800      	cmp	r0, #0
 8008722:	d047      	beq.n	80087b4 <_dtoa_r+0x21c>
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	3b01      	subs	r3, #1
 8008728:	9304      	str	r3, [sp, #16]
 800872a:	2300      	movs	r3, #0
 800872c:	9315      	str	r3, [sp, #84]	@ 0x54
 800872e:	2200      	movs	r2, #0
 8008730:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008732:	9206      	str	r2, [sp, #24]
 8008734:	1bdb      	subs	r3, r3, r7
 8008736:	1e5a      	subs	r2, r3, #1
 8008738:	d53e      	bpl.n	80087b8 <_dtoa_r+0x220>
 800873a:	2201      	movs	r2, #1
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	9306      	str	r3, [sp, #24]
 8008740:	2300      	movs	r3, #0
 8008742:	930d      	str	r3, [sp, #52]	@ 0x34
 8008744:	9b04      	ldr	r3, [sp, #16]
 8008746:	2b00      	cmp	r3, #0
 8008748:	db38      	blt.n	80087bc <_dtoa_r+0x224>
 800874a:	9a04      	ldr	r2, [sp, #16]
 800874c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800874e:	4694      	mov	ip, r2
 8008750:	4463      	add	r3, ip
 8008752:	930d      	str	r3, [sp, #52]	@ 0x34
 8008754:	2300      	movs	r3, #0
 8008756:	9214      	str	r2, [sp, #80]	@ 0x50
 8008758:	930f      	str	r3, [sp, #60]	@ 0x3c
 800875a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800875c:	2401      	movs	r4, #1
 800875e:	2b09      	cmp	r3, #9
 8008760:	d867      	bhi.n	8008832 <_dtoa_r+0x29a>
 8008762:	2b05      	cmp	r3, #5
 8008764:	dd02      	ble.n	800876c <_dtoa_r+0x1d4>
 8008766:	2400      	movs	r4, #0
 8008768:	3b04      	subs	r3, #4
 800876a:	9322      	str	r3, [sp, #136]	@ 0x88
 800876c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800876e:	1e98      	subs	r0, r3, #2
 8008770:	2803      	cmp	r0, #3
 8008772:	d867      	bhi.n	8008844 <_dtoa_r+0x2ac>
 8008774:	f7f7 fcd0 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008778:	5b383a2b 	.word	0x5b383a2b
 800877c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800877e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8008780:	18f6      	adds	r6, r6, r3
 8008782:	4b68      	ldr	r3, [pc, #416]	@ (8008924 <_dtoa_r+0x38c>)
 8008784:	18f2      	adds	r2, r6, r3
 8008786:	2a20      	cmp	r2, #32
 8008788:	dd0f      	ble.n	80087aa <_dtoa_r+0x212>
 800878a:	2340      	movs	r3, #64	@ 0x40
 800878c:	1a9b      	subs	r3, r3, r2
 800878e:	409f      	lsls	r7, r3
 8008790:	4b65      	ldr	r3, [pc, #404]	@ (8008928 <_dtoa_r+0x390>)
 8008792:	0038      	movs	r0, r7
 8008794:	18f3      	adds	r3, r6, r3
 8008796:	40dc      	lsrs	r4, r3
 8008798:	4320      	orrs	r0, r4
 800879a:	f7fa fae9 	bl	8002d70 <__aeabi_ui2d>
 800879e:	2201      	movs	r2, #1
 80087a0:	4b62      	ldr	r3, [pc, #392]	@ (800892c <_dtoa_r+0x394>)
 80087a2:	1e77      	subs	r7, r6, #1
 80087a4:	18cb      	adds	r3, r1, r3
 80087a6:	9218      	str	r2, [sp, #96]	@ 0x60
 80087a8:	e776      	b.n	8008698 <_dtoa_r+0x100>
 80087aa:	2320      	movs	r3, #32
 80087ac:	0020      	movs	r0, r4
 80087ae:	1a9b      	subs	r3, r3, r2
 80087b0:	4098      	lsls	r0, r3
 80087b2:	e7f2      	b.n	800879a <_dtoa_r+0x202>
 80087b4:	9015      	str	r0, [sp, #84]	@ 0x54
 80087b6:	e7ba      	b.n	800872e <_dtoa_r+0x196>
 80087b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80087ba:	e7c3      	b.n	8008744 <_dtoa_r+0x1ac>
 80087bc:	9b06      	ldr	r3, [sp, #24]
 80087be:	9a04      	ldr	r2, [sp, #16]
 80087c0:	1a9b      	subs	r3, r3, r2
 80087c2:	9306      	str	r3, [sp, #24]
 80087c4:	4253      	negs	r3, r2
 80087c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087c8:	2300      	movs	r3, #0
 80087ca:	9314      	str	r3, [sp, #80]	@ 0x50
 80087cc:	e7c5      	b.n	800875a <_dtoa_r+0x1c2>
 80087ce:	2300      	movs	r3, #0
 80087d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80087d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80087d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d8:	2b00      	cmp	r3, #0
 80087da:	dc13      	bgt.n	8008804 <_dtoa_r+0x26c>
 80087dc:	2301      	movs	r3, #1
 80087de:	001a      	movs	r2, r3
 80087e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80087e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e4:	9223      	str	r2, [sp, #140]	@ 0x8c
 80087e6:	e00d      	b.n	8008804 <_dtoa_r+0x26c>
 80087e8:	2301      	movs	r3, #1
 80087ea:	e7f1      	b.n	80087d0 <_dtoa_r+0x238>
 80087ec:	2300      	movs	r3, #0
 80087ee:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80087f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80087f2:	4694      	mov	ip, r2
 80087f4:	9b04      	ldr	r3, [sp, #16]
 80087f6:	4463      	add	r3, ip
 80087f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80087fa:	3301      	adds	r3, #1
 80087fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80087fe:	2b00      	cmp	r3, #0
 8008800:	dc00      	bgt.n	8008804 <_dtoa_r+0x26c>
 8008802:	2301      	movs	r3, #1
 8008804:	9a03      	ldr	r2, [sp, #12]
 8008806:	2100      	movs	r1, #0
 8008808:	69d0      	ldr	r0, [r2, #28]
 800880a:	2204      	movs	r2, #4
 800880c:	0015      	movs	r5, r2
 800880e:	3514      	adds	r5, #20
 8008810:	429d      	cmp	r5, r3
 8008812:	d91b      	bls.n	800884c <_dtoa_r+0x2b4>
 8008814:	6041      	str	r1, [r0, #4]
 8008816:	9803      	ldr	r0, [sp, #12]
 8008818:	f000 fdb8 	bl	800938c <_Balloc>
 800881c:	9008      	str	r0, [sp, #32]
 800881e:	2800      	cmp	r0, #0
 8008820:	d117      	bne.n	8008852 <_dtoa_r+0x2ba>
 8008822:	21b0      	movs	r1, #176	@ 0xb0
 8008824:	4b42      	ldr	r3, [pc, #264]	@ (8008930 <_dtoa_r+0x398>)
 8008826:	482e      	ldr	r0, [pc, #184]	@ (80088e0 <_dtoa_r+0x348>)
 8008828:	9a08      	ldr	r2, [sp, #32]
 800882a:	31ff      	adds	r1, #255	@ 0xff
 800882c:	e6c9      	b.n	80085c2 <_dtoa_r+0x2a>
 800882e:	2301      	movs	r3, #1
 8008830:	e7dd      	b.n	80087ee <_dtoa_r+0x256>
 8008832:	2300      	movs	r3, #0
 8008834:	9410      	str	r4, [sp, #64]	@ 0x40
 8008836:	9322      	str	r3, [sp, #136]	@ 0x88
 8008838:	3b01      	subs	r3, #1
 800883a:	930e      	str	r3, [sp, #56]	@ 0x38
 800883c:	9309      	str	r3, [sp, #36]	@ 0x24
 800883e:	2200      	movs	r2, #0
 8008840:	3313      	adds	r3, #19
 8008842:	e7cf      	b.n	80087e4 <_dtoa_r+0x24c>
 8008844:	2301      	movs	r3, #1
 8008846:	9310      	str	r3, [sp, #64]	@ 0x40
 8008848:	3b02      	subs	r3, #2
 800884a:	e7f6      	b.n	800883a <_dtoa_r+0x2a2>
 800884c:	3101      	adds	r1, #1
 800884e:	0052      	lsls	r2, r2, #1
 8008850:	e7dc      	b.n	800880c <_dtoa_r+0x274>
 8008852:	9b03      	ldr	r3, [sp, #12]
 8008854:	9a08      	ldr	r2, [sp, #32]
 8008856:	69db      	ldr	r3, [r3, #28]
 8008858:	601a      	str	r2, [r3, #0]
 800885a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800885c:	2b0e      	cmp	r3, #14
 800885e:	d900      	bls.n	8008862 <_dtoa_r+0x2ca>
 8008860:	e0d9      	b.n	8008a16 <_dtoa_r+0x47e>
 8008862:	2c00      	cmp	r4, #0
 8008864:	d100      	bne.n	8008868 <_dtoa_r+0x2d0>
 8008866:	e0d6      	b.n	8008a16 <_dtoa_r+0x47e>
 8008868:	9b04      	ldr	r3, [sp, #16]
 800886a:	2b00      	cmp	r3, #0
 800886c:	dd64      	ble.n	8008938 <_dtoa_r+0x3a0>
 800886e:	210f      	movs	r1, #15
 8008870:	9a04      	ldr	r2, [sp, #16]
 8008872:	4b2b      	ldr	r3, [pc, #172]	@ (8008920 <_dtoa_r+0x388>)
 8008874:	400a      	ands	r2, r1
 8008876:	00d2      	lsls	r2, r2, #3
 8008878:	189b      	adds	r3, r3, r2
 800887a:	681e      	ldr	r6, [r3, #0]
 800887c:	685f      	ldr	r7, [r3, #4]
 800887e:	9b04      	ldr	r3, [sp, #16]
 8008880:	2402      	movs	r4, #2
 8008882:	111d      	asrs	r5, r3, #4
 8008884:	05db      	lsls	r3, r3, #23
 8008886:	d50a      	bpl.n	800889e <_dtoa_r+0x306>
 8008888:	4b2a      	ldr	r3, [pc, #168]	@ (8008934 <_dtoa_r+0x39c>)
 800888a:	400d      	ands	r5, r1
 800888c:	6a1a      	ldr	r2, [r3, #32]
 800888e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008890:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008892:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008894:	f7f8 ff38 	bl	8001708 <__aeabi_ddiv>
 8008898:	900a      	str	r0, [sp, #40]	@ 0x28
 800889a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800889c:	3401      	adds	r4, #1
 800889e:	4b25      	ldr	r3, [pc, #148]	@ (8008934 <_dtoa_r+0x39c>)
 80088a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80088a2:	2d00      	cmp	r5, #0
 80088a4:	d108      	bne.n	80088b8 <_dtoa_r+0x320>
 80088a6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088aa:	0032      	movs	r2, r6
 80088ac:	003b      	movs	r3, r7
 80088ae:	f7f8 ff2b 	bl	8001708 <__aeabi_ddiv>
 80088b2:	900a      	str	r0, [sp, #40]	@ 0x28
 80088b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80088b6:	e05a      	b.n	800896e <_dtoa_r+0x3d6>
 80088b8:	2301      	movs	r3, #1
 80088ba:	421d      	tst	r5, r3
 80088bc:	d009      	beq.n	80088d2 <_dtoa_r+0x33a>
 80088be:	18e4      	adds	r4, r4, r3
 80088c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088c2:	0030      	movs	r0, r6
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	0039      	movs	r1, r7
 80088ca:	f7f9 fb61 	bl	8001f90 <__aeabi_dmul>
 80088ce:	0006      	movs	r6, r0
 80088d0:	000f      	movs	r7, r1
 80088d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088d4:	106d      	asrs	r5, r5, #1
 80088d6:	3308      	adds	r3, #8
 80088d8:	e7e2      	b.n	80088a0 <_dtoa_r+0x308>
 80088da:	46c0      	nop			@ (mov r8, r8)
 80088dc:	0800beca 	.word	0x0800beca
 80088e0:	0800bee1 	.word	0x0800bee1
 80088e4:	7ff00000 	.word	0x7ff00000
 80088e8:	0000270f 	.word	0x0000270f
 80088ec:	0800bec6 	.word	0x0800bec6
 80088f0:	0800bec9 	.word	0x0800bec9
 80088f4:	0800be95 	.word	0x0800be95
 80088f8:	0800be94 	.word	0x0800be94
 80088fc:	3ff00000 	.word	0x3ff00000
 8008900:	fffffc01 	.word	0xfffffc01
 8008904:	3ff80000 	.word	0x3ff80000
 8008908:	636f4361 	.word	0x636f4361
 800890c:	3fd287a7 	.word	0x3fd287a7
 8008910:	8b60c8b3 	.word	0x8b60c8b3
 8008914:	3fc68a28 	.word	0x3fc68a28
 8008918:	509f79fb 	.word	0x509f79fb
 800891c:	3fd34413 	.word	0x3fd34413
 8008920:	0800bfd8 	.word	0x0800bfd8
 8008924:	00000432 	.word	0x00000432
 8008928:	00000412 	.word	0x00000412
 800892c:	fe100000 	.word	0xfe100000
 8008930:	0800bf39 	.word	0x0800bf39
 8008934:	0800bfb0 	.word	0x0800bfb0
 8008938:	9b04      	ldr	r3, [sp, #16]
 800893a:	2402      	movs	r4, #2
 800893c:	2b00      	cmp	r3, #0
 800893e:	d016      	beq.n	800896e <_dtoa_r+0x3d6>
 8008940:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008942:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008944:	220f      	movs	r2, #15
 8008946:	425d      	negs	r5, r3
 8008948:	402a      	ands	r2, r5
 800894a:	4bd7      	ldr	r3, [pc, #860]	@ (8008ca8 <_dtoa_r+0x710>)
 800894c:	00d2      	lsls	r2, r2, #3
 800894e:	189b      	adds	r3, r3, r2
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f7f9 fb1c 	bl	8001f90 <__aeabi_dmul>
 8008958:	2701      	movs	r7, #1
 800895a:	2300      	movs	r3, #0
 800895c:	900a      	str	r0, [sp, #40]	@ 0x28
 800895e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008960:	4ed2      	ldr	r6, [pc, #840]	@ (8008cac <_dtoa_r+0x714>)
 8008962:	112d      	asrs	r5, r5, #4
 8008964:	2d00      	cmp	r5, #0
 8008966:	d000      	beq.n	800896a <_dtoa_r+0x3d2>
 8008968:	e0ba      	b.n	8008ae0 <_dtoa_r+0x548>
 800896a:	2b00      	cmp	r3, #0
 800896c:	d1a1      	bne.n	80088b2 <_dtoa_r+0x31a>
 800896e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008970:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008972:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008974:	2b00      	cmp	r3, #0
 8008976:	d100      	bne.n	800897a <_dtoa_r+0x3e2>
 8008978:	e0bd      	b.n	8008af6 <_dtoa_r+0x55e>
 800897a:	2200      	movs	r2, #0
 800897c:	0030      	movs	r0, r6
 800897e:	0039      	movs	r1, r7
 8008980:	4bcb      	ldr	r3, [pc, #812]	@ (8008cb0 <_dtoa_r+0x718>)
 8008982:	f7f7 fd69 	bl	8000458 <__aeabi_dcmplt>
 8008986:	2800      	cmp	r0, #0
 8008988:	d100      	bne.n	800898c <_dtoa_r+0x3f4>
 800898a:	e0b4      	b.n	8008af6 <_dtoa_r+0x55e>
 800898c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800898e:	2b00      	cmp	r3, #0
 8008990:	d100      	bne.n	8008994 <_dtoa_r+0x3fc>
 8008992:	e0b0      	b.n	8008af6 <_dtoa_r+0x55e>
 8008994:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008996:	2b00      	cmp	r3, #0
 8008998:	dd39      	ble.n	8008a0e <_dtoa_r+0x476>
 800899a:	9b04      	ldr	r3, [sp, #16]
 800899c:	2200      	movs	r2, #0
 800899e:	3b01      	subs	r3, #1
 80089a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80089a2:	0030      	movs	r0, r6
 80089a4:	4bc3      	ldr	r3, [pc, #780]	@ (8008cb4 <_dtoa_r+0x71c>)
 80089a6:	0039      	movs	r1, r7
 80089a8:	f7f9 faf2 	bl	8001f90 <__aeabi_dmul>
 80089ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80089ae:	910b      	str	r1, [sp, #44]	@ 0x2c
 80089b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089b2:	3401      	adds	r4, #1
 80089b4:	0020      	movs	r0, r4
 80089b6:	9311      	str	r3, [sp, #68]	@ 0x44
 80089b8:	f7fa f9ac 	bl	8002d14 <__aeabi_i2d>
 80089bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089c0:	f7f9 fae6 	bl	8001f90 <__aeabi_dmul>
 80089c4:	4bbc      	ldr	r3, [pc, #752]	@ (8008cb8 <_dtoa_r+0x720>)
 80089c6:	2200      	movs	r2, #0
 80089c8:	f7f8 fb3a 	bl	8001040 <__aeabi_dadd>
 80089cc:	4bbb      	ldr	r3, [pc, #748]	@ (8008cbc <_dtoa_r+0x724>)
 80089ce:	0006      	movs	r6, r0
 80089d0:	18cf      	adds	r7, r1, r3
 80089d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d000      	beq.n	80089da <_dtoa_r+0x442>
 80089d8:	e091      	b.n	8008afe <_dtoa_r+0x566>
 80089da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80089dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089de:	2200      	movs	r2, #0
 80089e0:	4bb7      	ldr	r3, [pc, #732]	@ (8008cc0 <_dtoa_r+0x728>)
 80089e2:	f7f9 fd9d 	bl	8002520 <__aeabi_dsub>
 80089e6:	0032      	movs	r2, r6
 80089e8:	003b      	movs	r3, r7
 80089ea:	0004      	movs	r4, r0
 80089ec:	000d      	movs	r5, r1
 80089ee:	f7f7 fd47 	bl	8000480 <__aeabi_dcmpgt>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d000      	beq.n	80089f8 <_dtoa_r+0x460>
 80089f6:	e29d      	b.n	8008f34 <_dtoa_r+0x99c>
 80089f8:	2180      	movs	r1, #128	@ 0x80
 80089fa:	0609      	lsls	r1, r1, #24
 80089fc:	187b      	adds	r3, r7, r1
 80089fe:	0032      	movs	r2, r6
 8008a00:	0020      	movs	r0, r4
 8008a02:	0029      	movs	r1, r5
 8008a04:	f7f7 fd28 	bl	8000458 <__aeabi_dcmplt>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d000      	beq.n	8008a0e <_dtoa_r+0x476>
 8008a0c:	e130      	b.n	8008c70 <_dtoa_r+0x6d8>
 8008a0e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a10:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008a12:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a14:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008a16:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	da00      	bge.n	8008a1e <_dtoa_r+0x486>
 8008a1c:	e177      	b.n	8008d0e <_dtoa_r+0x776>
 8008a1e:	9a04      	ldr	r2, [sp, #16]
 8008a20:	2a0e      	cmp	r2, #14
 8008a22:	dd00      	ble.n	8008a26 <_dtoa_r+0x48e>
 8008a24:	e173      	b.n	8008d0e <_dtoa_r+0x776>
 8008a26:	4ba0      	ldr	r3, [pc, #640]	@ (8008ca8 <_dtoa_r+0x710>)
 8008a28:	00d2      	lsls	r2, r2, #3
 8008a2a:	189b      	adds	r3, r3, r2
 8008a2c:	685c      	ldr	r4, [r3, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	9306      	str	r3, [sp, #24]
 8008a32:	9407      	str	r4, [sp, #28]
 8008a34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	da03      	bge.n	8008a42 <_dtoa_r+0x4aa>
 8008a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	dc00      	bgt.n	8008a42 <_dtoa_r+0x4aa>
 8008a40:	e106      	b.n	8008c50 <_dtoa_r+0x6b8>
 8008a42:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008a44:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a48:	9d08      	ldr	r5, [sp, #32]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	195b      	adds	r3, r3, r5
 8008a4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a50:	9a06      	ldr	r2, [sp, #24]
 8008a52:	9b07      	ldr	r3, [sp, #28]
 8008a54:	0030      	movs	r0, r6
 8008a56:	0039      	movs	r1, r7
 8008a58:	f7f8 fe56 	bl	8001708 <__aeabi_ddiv>
 8008a5c:	f7fa f91e 	bl	8002c9c <__aeabi_d2iz>
 8008a60:	9009      	str	r0, [sp, #36]	@ 0x24
 8008a62:	f7fa f957 	bl	8002d14 <__aeabi_i2d>
 8008a66:	9a06      	ldr	r2, [sp, #24]
 8008a68:	9b07      	ldr	r3, [sp, #28]
 8008a6a:	f7f9 fa91 	bl	8001f90 <__aeabi_dmul>
 8008a6e:	0002      	movs	r2, r0
 8008a70:	000b      	movs	r3, r1
 8008a72:	0030      	movs	r0, r6
 8008a74:	0039      	movs	r1, r7
 8008a76:	f7f9 fd53 	bl	8002520 <__aeabi_dsub>
 8008a7a:	002b      	movs	r3, r5
 8008a7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a7e:	3501      	adds	r5, #1
 8008a80:	3230      	adds	r2, #48	@ 0x30
 8008a82:	701a      	strb	r2, [r3, #0]
 8008a84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a86:	002c      	movs	r4, r5
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d000      	beq.n	8008a8e <_dtoa_r+0x4f6>
 8008a8c:	e131      	b.n	8008cf2 <_dtoa_r+0x75a>
 8008a8e:	0002      	movs	r2, r0
 8008a90:	000b      	movs	r3, r1
 8008a92:	f7f8 fad5 	bl	8001040 <__aeabi_dadd>
 8008a96:	9a06      	ldr	r2, [sp, #24]
 8008a98:	9b07      	ldr	r3, [sp, #28]
 8008a9a:	0006      	movs	r6, r0
 8008a9c:	000f      	movs	r7, r1
 8008a9e:	f7f7 fcef 	bl	8000480 <__aeabi_dcmpgt>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d000      	beq.n	8008aa8 <_dtoa_r+0x510>
 8008aa6:	e10f      	b.n	8008cc8 <_dtoa_r+0x730>
 8008aa8:	9a06      	ldr	r2, [sp, #24]
 8008aaa:	9b07      	ldr	r3, [sp, #28]
 8008aac:	0030      	movs	r0, r6
 8008aae:	0039      	movs	r1, r7
 8008ab0:	f7f7 fccc 	bl	800044c <__aeabi_dcmpeq>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d003      	beq.n	8008ac0 <_dtoa_r+0x528>
 8008ab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aba:	07dd      	lsls	r5, r3, #31
 8008abc:	d500      	bpl.n	8008ac0 <_dtoa_r+0x528>
 8008abe:	e103      	b.n	8008cc8 <_dtoa_r+0x730>
 8008ac0:	9905      	ldr	r1, [sp, #20]
 8008ac2:	9803      	ldr	r0, [sp, #12]
 8008ac4:	f000 fca6 	bl	8009414 <_Bfree>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	7023      	strb	r3, [r4, #0]
 8008acc:	9b04      	ldr	r3, [sp, #16]
 8008ace:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	6013      	str	r3, [r2, #0]
 8008ad4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d100      	bne.n	8008adc <_dtoa_r+0x544>
 8008ada:	e5a7      	b.n	800862c <_dtoa_r+0x94>
 8008adc:	601c      	str	r4, [r3, #0]
 8008ade:	e5a5      	b.n	800862c <_dtoa_r+0x94>
 8008ae0:	423d      	tst	r5, r7
 8008ae2:	d005      	beq.n	8008af0 <_dtoa_r+0x558>
 8008ae4:	6832      	ldr	r2, [r6, #0]
 8008ae6:	6873      	ldr	r3, [r6, #4]
 8008ae8:	f7f9 fa52 	bl	8001f90 <__aeabi_dmul>
 8008aec:	003b      	movs	r3, r7
 8008aee:	3401      	adds	r4, #1
 8008af0:	106d      	asrs	r5, r5, #1
 8008af2:	3608      	adds	r6, #8
 8008af4:	e736      	b.n	8008964 <_dtoa_r+0x3cc>
 8008af6:	9b04      	ldr	r3, [sp, #16]
 8008af8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008afc:	e75a      	b.n	80089b4 <_dtoa_r+0x41c>
 8008afe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008b00:	4b69      	ldr	r3, [pc, #420]	@ (8008ca8 <_dtoa_r+0x710>)
 8008b02:	3a01      	subs	r2, #1
 8008b04:	00d2      	lsls	r2, r2, #3
 8008b06:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008b08:	189b      	adds	r3, r3, r2
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	2900      	cmp	r1, #0
 8008b10:	d04c      	beq.n	8008bac <_dtoa_r+0x614>
 8008b12:	2000      	movs	r0, #0
 8008b14:	496b      	ldr	r1, [pc, #428]	@ (8008cc4 <_dtoa_r+0x72c>)
 8008b16:	f7f8 fdf7 	bl	8001708 <__aeabi_ddiv>
 8008b1a:	0032      	movs	r2, r6
 8008b1c:	003b      	movs	r3, r7
 8008b1e:	f7f9 fcff 	bl	8002520 <__aeabi_dsub>
 8008b22:	9a08      	ldr	r2, [sp, #32]
 8008b24:	0006      	movs	r6, r0
 8008b26:	4694      	mov	ip, r2
 8008b28:	000f      	movs	r7, r1
 8008b2a:	9b08      	ldr	r3, [sp, #32]
 8008b2c:	9316      	str	r3, [sp, #88]	@ 0x58
 8008b2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b30:	4463      	add	r3, ip
 8008b32:	9311      	str	r3, [sp, #68]	@ 0x44
 8008b34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b36:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b38:	f7fa f8b0 	bl	8002c9c <__aeabi_d2iz>
 8008b3c:	0005      	movs	r5, r0
 8008b3e:	f7fa f8e9 	bl	8002d14 <__aeabi_i2d>
 8008b42:	0002      	movs	r2, r0
 8008b44:	000b      	movs	r3, r1
 8008b46:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b4a:	f7f9 fce9 	bl	8002520 <__aeabi_dsub>
 8008b4e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b50:	3530      	adds	r5, #48	@ 0x30
 8008b52:	1c5c      	adds	r4, r3, #1
 8008b54:	701d      	strb	r5, [r3, #0]
 8008b56:	0032      	movs	r2, r6
 8008b58:	003b      	movs	r3, r7
 8008b5a:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b5e:	f7f7 fc7b 	bl	8000458 <__aeabi_dcmplt>
 8008b62:	2800      	cmp	r0, #0
 8008b64:	d16a      	bne.n	8008c3c <_dtoa_r+0x6a4>
 8008b66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	4950      	ldr	r1, [pc, #320]	@ (8008cb0 <_dtoa_r+0x718>)
 8008b6e:	f7f9 fcd7 	bl	8002520 <__aeabi_dsub>
 8008b72:	0032      	movs	r2, r6
 8008b74:	003b      	movs	r3, r7
 8008b76:	f7f7 fc6f 	bl	8000458 <__aeabi_dcmplt>
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	d000      	beq.n	8008b80 <_dtoa_r+0x5e8>
 8008b7e:	e0a5      	b.n	8008ccc <_dtoa_r+0x734>
 8008b80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008b82:	42a3      	cmp	r3, r4
 8008b84:	d100      	bne.n	8008b88 <_dtoa_r+0x5f0>
 8008b86:	e742      	b.n	8008a0e <_dtoa_r+0x476>
 8008b88:	2200      	movs	r2, #0
 8008b8a:	0030      	movs	r0, r6
 8008b8c:	0039      	movs	r1, r7
 8008b8e:	4b49      	ldr	r3, [pc, #292]	@ (8008cb4 <_dtoa_r+0x71c>)
 8008b90:	f7f9 f9fe 	bl	8001f90 <__aeabi_dmul>
 8008b94:	2200      	movs	r2, #0
 8008b96:	0006      	movs	r6, r0
 8008b98:	000f      	movs	r7, r1
 8008b9a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b9e:	4b45      	ldr	r3, [pc, #276]	@ (8008cb4 <_dtoa_r+0x71c>)
 8008ba0:	f7f9 f9f6 	bl	8001f90 <__aeabi_dmul>
 8008ba4:	9416      	str	r4, [sp, #88]	@ 0x58
 8008ba6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ba8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008baa:	e7c3      	b.n	8008b34 <_dtoa_r+0x59c>
 8008bac:	0030      	movs	r0, r6
 8008bae:	0039      	movs	r1, r7
 8008bb0:	f7f9 f9ee 	bl	8001f90 <__aeabi_dmul>
 8008bb4:	9d08      	ldr	r5, [sp, #32]
 8008bb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008bb8:	002b      	movs	r3, r5
 8008bba:	4694      	mov	ip, r2
 8008bbc:	9016      	str	r0, [sp, #88]	@ 0x58
 8008bbe:	9117      	str	r1, [sp, #92]	@ 0x5c
 8008bc0:	4463      	add	r3, ip
 8008bc2:	9319      	str	r3, [sp, #100]	@ 0x64
 8008bc4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008bc6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bc8:	f7fa f868 	bl	8002c9c <__aeabi_d2iz>
 8008bcc:	0004      	movs	r4, r0
 8008bce:	f7fa f8a1 	bl	8002d14 <__aeabi_i2d>
 8008bd2:	000b      	movs	r3, r1
 8008bd4:	0002      	movs	r2, r0
 8008bd6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008bd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bda:	f7f9 fca1 	bl	8002520 <__aeabi_dsub>
 8008bde:	3430      	adds	r4, #48	@ 0x30
 8008be0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008be2:	702c      	strb	r4, [r5, #0]
 8008be4:	3501      	adds	r5, #1
 8008be6:	0006      	movs	r6, r0
 8008be8:	000f      	movs	r7, r1
 8008bea:	42ab      	cmp	r3, r5
 8008bec:	d129      	bne.n	8008c42 <_dtoa_r+0x6aa>
 8008bee:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008bf0:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008bf2:	9b08      	ldr	r3, [sp, #32]
 8008bf4:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8008bf6:	469c      	mov	ip, r3
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	4b32      	ldr	r3, [pc, #200]	@ (8008cc4 <_dtoa_r+0x72c>)
 8008bfc:	4464      	add	r4, ip
 8008bfe:	f7f8 fa1f 	bl	8001040 <__aeabi_dadd>
 8008c02:	0002      	movs	r2, r0
 8008c04:	000b      	movs	r3, r1
 8008c06:	0030      	movs	r0, r6
 8008c08:	0039      	movs	r1, r7
 8008c0a:	f7f7 fc39 	bl	8000480 <__aeabi_dcmpgt>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d15c      	bne.n	8008ccc <_dtoa_r+0x734>
 8008c12:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008c14:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008c16:	2000      	movs	r0, #0
 8008c18:	492a      	ldr	r1, [pc, #168]	@ (8008cc4 <_dtoa_r+0x72c>)
 8008c1a:	f7f9 fc81 	bl	8002520 <__aeabi_dsub>
 8008c1e:	0002      	movs	r2, r0
 8008c20:	000b      	movs	r3, r1
 8008c22:	0030      	movs	r0, r6
 8008c24:	0039      	movs	r1, r7
 8008c26:	f7f7 fc17 	bl	8000458 <__aeabi_dcmplt>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d100      	bne.n	8008c30 <_dtoa_r+0x698>
 8008c2e:	e6ee      	b.n	8008a0e <_dtoa_r+0x476>
 8008c30:	0023      	movs	r3, r4
 8008c32:	3c01      	subs	r4, #1
 8008c34:	7822      	ldrb	r2, [r4, #0]
 8008c36:	2a30      	cmp	r2, #48	@ 0x30
 8008c38:	d0fa      	beq.n	8008c30 <_dtoa_r+0x698>
 8008c3a:	001c      	movs	r4, r3
 8008c3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c3e:	9304      	str	r3, [sp, #16]
 8008c40:	e73e      	b.n	8008ac0 <_dtoa_r+0x528>
 8008c42:	2200      	movs	r2, #0
 8008c44:	4b1b      	ldr	r3, [pc, #108]	@ (8008cb4 <_dtoa_r+0x71c>)
 8008c46:	f7f9 f9a3 	bl	8001f90 <__aeabi_dmul>
 8008c4a:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c4c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008c4e:	e7b9      	b.n	8008bc4 <_dtoa_r+0x62c>
 8008c50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10c      	bne.n	8008c70 <_dtoa_r+0x6d8>
 8008c56:	9806      	ldr	r0, [sp, #24]
 8008c58:	9907      	ldr	r1, [sp, #28]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	4b18      	ldr	r3, [pc, #96]	@ (8008cc0 <_dtoa_r+0x728>)
 8008c5e:	f7f9 f997 	bl	8001f90 <__aeabi_dmul>
 8008c62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c66:	f7f7 fc15 	bl	8000494 <__aeabi_dcmpge>
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	d100      	bne.n	8008c70 <_dtoa_r+0x6d8>
 8008c6e:	e164      	b.n	8008f3a <_dtoa_r+0x9a2>
 8008c70:	2600      	movs	r6, #0
 8008c72:	0037      	movs	r7, r6
 8008c74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c76:	9c08      	ldr	r4, [sp, #32]
 8008c78:	43db      	mvns	r3, r3
 8008c7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9304      	str	r3, [sp, #16]
 8008c80:	0031      	movs	r1, r6
 8008c82:	9803      	ldr	r0, [sp, #12]
 8008c84:	f000 fbc6 	bl	8009414 <_Bfree>
 8008c88:	2f00      	cmp	r7, #0
 8008c8a:	d0d7      	beq.n	8008c3c <_dtoa_r+0x6a4>
 8008c8c:	9b04      	ldr	r3, [sp, #16]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d005      	beq.n	8008c9e <_dtoa_r+0x706>
 8008c92:	42bb      	cmp	r3, r7
 8008c94:	d003      	beq.n	8008c9e <_dtoa_r+0x706>
 8008c96:	0019      	movs	r1, r3
 8008c98:	9803      	ldr	r0, [sp, #12]
 8008c9a:	f000 fbbb 	bl	8009414 <_Bfree>
 8008c9e:	0039      	movs	r1, r7
 8008ca0:	9803      	ldr	r0, [sp, #12]
 8008ca2:	f000 fbb7 	bl	8009414 <_Bfree>
 8008ca6:	e7c9      	b.n	8008c3c <_dtoa_r+0x6a4>
 8008ca8:	0800bfd8 	.word	0x0800bfd8
 8008cac:	0800bfb0 	.word	0x0800bfb0
 8008cb0:	3ff00000 	.word	0x3ff00000
 8008cb4:	40240000 	.word	0x40240000
 8008cb8:	401c0000 	.word	0x401c0000
 8008cbc:	fcc00000 	.word	0xfcc00000
 8008cc0:	40140000 	.word	0x40140000
 8008cc4:	3fe00000 	.word	0x3fe00000
 8008cc8:	9b04      	ldr	r3, [sp, #16]
 8008cca:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ccc:	0023      	movs	r3, r4
 8008cce:	001c      	movs	r4, r3
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	781a      	ldrb	r2, [r3, #0]
 8008cd4:	2a39      	cmp	r2, #57	@ 0x39
 8008cd6:	d108      	bne.n	8008cea <_dtoa_r+0x752>
 8008cd8:	9a08      	ldr	r2, [sp, #32]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d1f7      	bne.n	8008cce <_dtoa_r+0x736>
 8008cde:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ce0:	9908      	ldr	r1, [sp, #32]
 8008ce2:	3201      	adds	r2, #1
 8008ce4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ce6:	2230      	movs	r2, #48	@ 0x30
 8008ce8:	700a      	strb	r2, [r1, #0]
 8008cea:	781a      	ldrb	r2, [r3, #0]
 8008cec:	3201      	adds	r2, #1
 8008cee:	701a      	strb	r2, [r3, #0]
 8008cf0:	e7a4      	b.n	8008c3c <_dtoa_r+0x6a4>
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	4bc6      	ldr	r3, [pc, #792]	@ (8009010 <_dtoa_r+0xa78>)
 8008cf6:	f7f9 f94b 	bl	8001f90 <__aeabi_dmul>
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	0006      	movs	r6, r0
 8008d00:	000f      	movs	r7, r1
 8008d02:	f7f7 fba3 	bl	800044c <__aeabi_dcmpeq>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d100      	bne.n	8008d0c <_dtoa_r+0x774>
 8008d0a:	e6a1      	b.n	8008a50 <_dtoa_r+0x4b8>
 8008d0c:	e6d8      	b.n	8008ac0 <_dtoa_r+0x528>
 8008d0e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8008d10:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008d12:	9c06      	ldr	r4, [sp, #24]
 8008d14:	2f00      	cmp	r7, #0
 8008d16:	d014      	beq.n	8008d42 <_dtoa_r+0x7aa>
 8008d18:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008d1a:	2a01      	cmp	r2, #1
 8008d1c:	dd00      	ble.n	8008d20 <_dtoa_r+0x788>
 8008d1e:	e0c8      	b.n	8008eb2 <_dtoa_r+0x91a>
 8008d20:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008d22:	2a00      	cmp	r2, #0
 8008d24:	d100      	bne.n	8008d28 <_dtoa_r+0x790>
 8008d26:	e0be      	b.n	8008ea6 <_dtoa_r+0x90e>
 8008d28:	4aba      	ldr	r2, [pc, #744]	@ (8009014 <_dtoa_r+0xa7c>)
 8008d2a:	189b      	adds	r3, r3, r2
 8008d2c:	9a06      	ldr	r2, [sp, #24]
 8008d2e:	2101      	movs	r1, #1
 8008d30:	18d2      	adds	r2, r2, r3
 8008d32:	9206      	str	r2, [sp, #24]
 8008d34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d36:	9803      	ldr	r0, [sp, #12]
 8008d38:	18d3      	adds	r3, r2, r3
 8008d3a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d3c:	f000 fc6e 	bl	800961c <__i2b>
 8008d40:	0007      	movs	r7, r0
 8008d42:	2c00      	cmp	r4, #0
 8008d44:	d00e      	beq.n	8008d64 <_dtoa_r+0x7cc>
 8008d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	dd0b      	ble.n	8008d64 <_dtoa_r+0x7cc>
 8008d4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d4e:	0023      	movs	r3, r4
 8008d50:	4294      	cmp	r4, r2
 8008d52:	dd00      	ble.n	8008d56 <_dtoa_r+0x7be>
 8008d54:	0013      	movs	r3, r2
 8008d56:	9a06      	ldr	r2, [sp, #24]
 8008d58:	1ae4      	subs	r4, r4, r3
 8008d5a:	1ad2      	subs	r2, r2, r3
 8008d5c:	9206      	str	r2, [sp, #24]
 8008d5e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d60:	1ad3      	subs	r3, r2, r3
 8008d62:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d01f      	beq.n	8008daa <_dtoa_r+0x812>
 8008d6a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d100      	bne.n	8008d72 <_dtoa_r+0x7da>
 8008d70:	e0b5      	b.n	8008ede <_dtoa_r+0x946>
 8008d72:	2d00      	cmp	r5, #0
 8008d74:	d010      	beq.n	8008d98 <_dtoa_r+0x800>
 8008d76:	0039      	movs	r1, r7
 8008d78:	002a      	movs	r2, r5
 8008d7a:	9803      	ldr	r0, [sp, #12]
 8008d7c:	f000 fd18 	bl	80097b0 <__pow5mult>
 8008d80:	9a05      	ldr	r2, [sp, #20]
 8008d82:	0001      	movs	r1, r0
 8008d84:	0007      	movs	r7, r0
 8008d86:	9803      	ldr	r0, [sp, #12]
 8008d88:	f000 fc60 	bl	800964c <__multiply>
 8008d8c:	0006      	movs	r6, r0
 8008d8e:	9905      	ldr	r1, [sp, #20]
 8008d90:	9803      	ldr	r0, [sp, #12]
 8008d92:	f000 fb3f 	bl	8009414 <_Bfree>
 8008d96:	9605      	str	r6, [sp, #20]
 8008d98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d9a:	1b5a      	subs	r2, r3, r5
 8008d9c:	42ab      	cmp	r3, r5
 8008d9e:	d004      	beq.n	8008daa <_dtoa_r+0x812>
 8008da0:	9905      	ldr	r1, [sp, #20]
 8008da2:	9803      	ldr	r0, [sp, #12]
 8008da4:	f000 fd04 	bl	80097b0 <__pow5mult>
 8008da8:	9005      	str	r0, [sp, #20]
 8008daa:	2101      	movs	r1, #1
 8008dac:	9803      	ldr	r0, [sp, #12]
 8008dae:	f000 fc35 	bl	800961c <__i2b>
 8008db2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008db4:	0006      	movs	r6, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d100      	bne.n	8008dbc <_dtoa_r+0x824>
 8008dba:	e1bc      	b.n	8009136 <_dtoa_r+0xb9e>
 8008dbc:	001a      	movs	r2, r3
 8008dbe:	0001      	movs	r1, r0
 8008dc0:	9803      	ldr	r0, [sp, #12]
 8008dc2:	f000 fcf5 	bl	80097b0 <__pow5mult>
 8008dc6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008dc8:	0006      	movs	r6, r0
 8008dca:	2500      	movs	r5, #0
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	dc16      	bgt.n	8008dfe <_dtoa_r+0x866>
 8008dd0:	2500      	movs	r5, #0
 8008dd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dd4:	42ab      	cmp	r3, r5
 8008dd6:	d10e      	bne.n	8008df6 <_dtoa_r+0x85e>
 8008dd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dda:	031b      	lsls	r3, r3, #12
 8008ddc:	42ab      	cmp	r3, r5
 8008dde:	d10a      	bne.n	8008df6 <_dtoa_r+0x85e>
 8008de0:	4b8d      	ldr	r3, [pc, #564]	@ (8009018 <_dtoa_r+0xa80>)
 8008de2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008de4:	4213      	tst	r3, r2
 8008de6:	d006      	beq.n	8008df6 <_dtoa_r+0x85e>
 8008de8:	9b06      	ldr	r3, [sp, #24]
 8008dea:	3501      	adds	r5, #1
 8008dec:	3301      	adds	r3, #1
 8008dee:	9306      	str	r3, [sp, #24]
 8008df0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008df2:	3301      	adds	r3, #1
 8008df4:	930d      	str	r3, [sp, #52]	@ 0x34
 8008df6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008df8:	2001      	movs	r0, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d008      	beq.n	8008e10 <_dtoa_r+0x878>
 8008dfe:	6933      	ldr	r3, [r6, #16]
 8008e00:	3303      	adds	r3, #3
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	18f3      	adds	r3, r6, r3
 8008e06:	6858      	ldr	r0, [r3, #4]
 8008e08:	f000 fbb8 	bl	800957c <__hi0bits>
 8008e0c:	2320      	movs	r3, #32
 8008e0e:	1a18      	subs	r0, r3, r0
 8008e10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e12:	1818      	adds	r0, r3, r0
 8008e14:	0002      	movs	r2, r0
 8008e16:	231f      	movs	r3, #31
 8008e18:	401a      	ands	r2, r3
 8008e1a:	4218      	tst	r0, r3
 8008e1c:	d065      	beq.n	8008eea <_dtoa_r+0x952>
 8008e1e:	3301      	adds	r3, #1
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	2b04      	cmp	r3, #4
 8008e24:	dd5d      	ble.n	8008ee2 <_dtoa_r+0x94a>
 8008e26:	231c      	movs	r3, #28
 8008e28:	1a9b      	subs	r3, r3, r2
 8008e2a:	9a06      	ldr	r2, [sp, #24]
 8008e2c:	18e4      	adds	r4, r4, r3
 8008e2e:	18d2      	adds	r2, r2, r3
 8008e30:	9206      	str	r2, [sp, #24]
 8008e32:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e34:	18d3      	adds	r3, r2, r3
 8008e36:	930d      	str	r3, [sp, #52]	@ 0x34
 8008e38:	9b06      	ldr	r3, [sp, #24]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	dd05      	ble.n	8008e4a <_dtoa_r+0x8b2>
 8008e3e:	001a      	movs	r2, r3
 8008e40:	9905      	ldr	r1, [sp, #20]
 8008e42:	9803      	ldr	r0, [sp, #12]
 8008e44:	f000 fd10 	bl	8009868 <__lshift>
 8008e48:	9005      	str	r0, [sp, #20]
 8008e4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	dd05      	ble.n	8008e5c <_dtoa_r+0x8c4>
 8008e50:	0031      	movs	r1, r6
 8008e52:	001a      	movs	r2, r3
 8008e54:	9803      	ldr	r0, [sp, #12]
 8008e56:	f000 fd07 	bl	8009868 <__lshift>
 8008e5a:	0006      	movs	r6, r0
 8008e5c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d045      	beq.n	8008eee <_dtoa_r+0x956>
 8008e62:	0031      	movs	r1, r6
 8008e64:	9805      	ldr	r0, [sp, #20]
 8008e66:	f000 fd6b 	bl	8009940 <__mcmp>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	da3f      	bge.n	8008eee <_dtoa_r+0x956>
 8008e6e:	9b04      	ldr	r3, [sp, #16]
 8008e70:	220a      	movs	r2, #10
 8008e72:	3b01      	subs	r3, #1
 8008e74:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e76:	9905      	ldr	r1, [sp, #20]
 8008e78:	2300      	movs	r3, #0
 8008e7a:	9803      	ldr	r0, [sp, #12]
 8008e7c:	f000 faee 	bl	800945c <__multadd>
 8008e80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e82:	9005      	str	r0, [sp, #20]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d100      	bne.n	8008e8a <_dtoa_r+0x8f2>
 8008e88:	e15c      	b.n	8009144 <_dtoa_r+0xbac>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	0039      	movs	r1, r7
 8008e8e:	220a      	movs	r2, #10
 8008e90:	9803      	ldr	r0, [sp, #12]
 8008e92:	f000 fae3 	bl	800945c <__multadd>
 8008e96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e98:	0007      	movs	r7, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	dc55      	bgt.n	8008f4a <_dtoa_r+0x9b2>
 8008e9e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	dc2d      	bgt.n	8008f00 <_dtoa_r+0x968>
 8008ea4:	e051      	b.n	8008f4a <_dtoa_r+0x9b2>
 8008ea6:	2336      	movs	r3, #54	@ 0x36
 8008ea8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008eaa:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008eac:	9c06      	ldr	r4, [sp, #24]
 8008eae:	1a9b      	subs	r3, r3, r2
 8008eb0:	e73c      	b.n	8008d2c <_dtoa_r+0x794>
 8008eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eb4:	1e5d      	subs	r5, r3, #1
 8008eb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eb8:	42ab      	cmp	r3, r5
 8008eba:	db08      	blt.n	8008ece <_dtoa_r+0x936>
 8008ebc:	1b5d      	subs	r5, r3, r5
 8008ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ec0:	9c06      	ldr	r4, [sp, #24]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	db00      	blt.n	8008ec8 <_dtoa_r+0x930>
 8008ec6:	e731      	b.n	8008d2c <_dtoa_r+0x794>
 8008ec8:	1ae4      	subs	r4, r4, r3
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e72e      	b.n	8008d2c <_dtoa_r+0x794>
 8008ece:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ed0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008ed2:	1aeb      	subs	r3, r5, r3
 8008ed4:	18d3      	adds	r3, r2, r3
 8008ed6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008ed8:	9314      	str	r3, [sp, #80]	@ 0x50
 8008eda:	2500      	movs	r5, #0
 8008edc:	e7ef      	b.n	8008ebe <_dtoa_r+0x926>
 8008ede:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ee0:	e75e      	b.n	8008da0 <_dtoa_r+0x808>
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	d0a8      	beq.n	8008e38 <_dtoa_r+0x8a0>
 8008ee6:	331c      	adds	r3, #28
 8008ee8:	e79f      	b.n	8008e2a <_dtoa_r+0x892>
 8008eea:	0013      	movs	r3, r2
 8008eec:	e7fb      	b.n	8008ee6 <_dtoa_r+0x94e>
 8008eee:	9b04      	ldr	r3, [sp, #16]
 8008ef0:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ef4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	dc23      	bgt.n	8008f42 <_dtoa_r+0x9aa>
 8008efa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	dd20      	ble.n	8008f42 <_dtoa_r+0x9aa>
 8008f00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d000      	beq.n	8008f08 <_dtoa_r+0x970>
 8008f06:	e6b5      	b.n	8008c74 <_dtoa_r+0x6dc>
 8008f08:	0031      	movs	r1, r6
 8008f0a:	2205      	movs	r2, #5
 8008f0c:	9803      	ldr	r0, [sp, #12]
 8008f0e:	f000 faa5 	bl	800945c <__multadd>
 8008f12:	0006      	movs	r6, r0
 8008f14:	0001      	movs	r1, r0
 8008f16:	9805      	ldr	r0, [sp, #20]
 8008f18:	f000 fd12 	bl	8009940 <__mcmp>
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	dc00      	bgt.n	8008f22 <_dtoa_r+0x98a>
 8008f20:	e6a8      	b.n	8008c74 <_dtoa_r+0x6dc>
 8008f22:	9b08      	ldr	r3, [sp, #32]
 8008f24:	9a08      	ldr	r2, [sp, #32]
 8008f26:	1c5c      	adds	r4, r3, #1
 8008f28:	2331      	movs	r3, #49	@ 0x31
 8008f2a:	7013      	strb	r3, [r2, #0]
 8008f2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f2e:	3301      	adds	r3, #1
 8008f30:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f32:	e6a3      	b.n	8008c7c <_dtoa_r+0x6e4>
 8008f34:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008f36:	0037      	movs	r7, r6
 8008f38:	e7f3      	b.n	8008f22 <_dtoa_r+0x98a>
 8008f3a:	9b04      	ldr	r3, [sp, #16]
 8008f3c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008f3e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f40:	e7f9      	b.n	8008f36 <_dtoa_r+0x99e>
 8008f42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d100      	bne.n	8008f4a <_dtoa_r+0x9b2>
 8008f48:	e100      	b.n	800914c <_dtoa_r+0xbb4>
 8008f4a:	2c00      	cmp	r4, #0
 8008f4c:	dd05      	ble.n	8008f5a <_dtoa_r+0x9c2>
 8008f4e:	0039      	movs	r1, r7
 8008f50:	0022      	movs	r2, r4
 8008f52:	9803      	ldr	r0, [sp, #12]
 8008f54:	f000 fc88 	bl	8009868 <__lshift>
 8008f58:	0007      	movs	r7, r0
 8008f5a:	0038      	movs	r0, r7
 8008f5c:	2d00      	cmp	r5, #0
 8008f5e:	d018      	beq.n	8008f92 <_dtoa_r+0x9fa>
 8008f60:	6879      	ldr	r1, [r7, #4]
 8008f62:	9803      	ldr	r0, [sp, #12]
 8008f64:	f000 fa12 	bl	800938c <_Balloc>
 8008f68:	1e04      	subs	r4, r0, #0
 8008f6a:	d105      	bne.n	8008f78 <_dtoa_r+0x9e0>
 8008f6c:	0022      	movs	r2, r4
 8008f6e:	4b2b      	ldr	r3, [pc, #172]	@ (800901c <_dtoa_r+0xa84>)
 8008f70:	482b      	ldr	r0, [pc, #172]	@ (8009020 <_dtoa_r+0xa88>)
 8008f72:	492c      	ldr	r1, [pc, #176]	@ (8009024 <_dtoa_r+0xa8c>)
 8008f74:	f7ff fb25 	bl	80085c2 <_dtoa_r+0x2a>
 8008f78:	0039      	movs	r1, r7
 8008f7a:	693a      	ldr	r2, [r7, #16]
 8008f7c:	310c      	adds	r1, #12
 8008f7e:	3202      	adds	r2, #2
 8008f80:	0092      	lsls	r2, r2, #2
 8008f82:	300c      	adds	r0, #12
 8008f84:	f001 ffb2 	bl	800aeec <memcpy>
 8008f88:	2201      	movs	r2, #1
 8008f8a:	0021      	movs	r1, r4
 8008f8c:	9803      	ldr	r0, [sp, #12]
 8008f8e:	f000 fc6b 	bl	8009868 <__lshift>
 8008f92:	9b08      	ldr	r3, [sp, #32]
 8008f94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f96:	9306      	str	r3, [sp, #24]
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	189b      	adds	r3, r3, r2
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	9704      	str	r7, [sp, #16]
 8008fa0:	0007      	movs	r7, r0
 8008fa2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	930e      	str	r3, [sp, #56]	@ 0x38
 8008faa:	0031      	movs	r1, r6
 8008fac:	9805      	ldr	r0, [sp, #20]
 8008fae:	f7ff fa65 	bl	800847c <quorem>
 8008fb2:	9904      	ldr	r1, [sp, #16]
 8008fb4:	0005      	movs	r5, r0
 8008fb6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fb8:	9805      	ldr	r0, [sp, #20]
 8008fba:	f000 fcc1 	bl	8009940 <__mcmp>
 8008fbe:	003a      	movs	r2, r7
 8008fc0:	900d      	str	r0, [sp, #52]	@ 0x34
 8008fc2:	0031      	movs	r1, r6
 8008fc4:	9803      	ldr	r0, [sp, #12]
 8008fc6:	f000 fcd7 	bl	8009978 <__mdiff>
 8008fca:	2201      	movs	r2, #1
 8008fcc:	68c3      	ldr	r3, [r0, #12]
 8008fce:	0004      	movs	r4, r0
 8008fd0:	3530      	adds	r5, #48	@ 0x30
 8008fd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d104      	bne.n	8008fe2 <_dtoa_r+0xa4a>
 8008fd8:	0001      	movs	r1, r0
 8008fda:	9805      	ldr	r0, [sp, #20]
 8008fdc:	f000 fcb0 	bl	8009940 <__mcmp>
 8008fe0:	9009      	str	r0, [sp, #36]	@ 0x24
 8008fe2:	0021      	movs	r1, r4
 8008fe4:	9803      	ldr	r0, [sp, #12]
 8008fe6:	f000 fa15 	bl	8009414 <_Bfree>
 8008fea:	9b06      	ldr	r3, [sp, #24]
 8008fec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fee:	1c5c      	adds	r4, r3, #1
 8008ff0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	d116      	bne.n	8009028 <_dtoa_r+0xa90>
 8008ffa:	2d39      	cmp	r5, #57	@ 0x39
 8008ffc:	d02f      	beq.n	800905e <_dtoa_r+0xac6>
 8008ffe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009000:	2b00      	cmp	r3, #0
 8009002:	dd01      	ble.n	8009008 <_dtoa_r+0xa70>
 8009004:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8009006:	3531      	adds	r5, #49	@ 0x31
 8009008:	9b06      	ldr	r3, [sp, #24]
 800900a:	701d      	strb	r5, [r3, #0]
 800900c:	e638      	b.n	8008c80 <_dtoa_r+0x6e8>
 800900e:	46c0      	nop			@ (mov r8, r8)
 8009010:	40240000 	.word	0x40240000
 8009014:	00000433 	.word	0x00000433
 8009018:	7ff00000 	.word	0x7ff00000
 800901c:	0800bf39 	.word	0x0800bf39
 8009020:	0800bee1 	.word	0x0800bee1
 8009024:	000002ef 	.word	0x000002ef
 8009028:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800902a:	2b00      	cmp	r3, #0
 800902c:	db04      	blt.n	8009038 <_dtoa_r+0xaa0>
 800902e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009030:	4313      	orrs	r3, r2
 8009032:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009034:	4313      	orrs	r3, r2
 8009036:	d11e      	bne.n	8009076 <_dtoa_r+0xade>
 8009038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800903a:	2b00      	cmp	r3, #0
 800903c:	dde4      	ble.n	8009008 <_dtoa_r+0xa70>
 800903e:	9905      	ldr	r1, [sp, #20]
 8009040:	2201      	movs	r2, #1
 8009042:	9803      	ldr	r0, [sp, #12]
 8009044:	f000 fc10 	bl	8009868 <__lshift>
 8009048:	0031      	movs	r1, r6
 800904a:	9005      	str	r0, [sp, #20]
 800904c:	f000 fc78 	bl	8009940 <__mcmp>
 8009050:	2800      	cmp	r0, #0
 8009052:	dc02      	bgt.n	800905a <_dtoa_r+0xac2>
 8009054:	d1d8      	bne.n	8009008 <_dtoa_r+0xa70>
 8009056:	07eb      	lsls	r3, r5, #31
 8009058:	d5d6      	bpl.n	8009008 <_dtoa_r+0xa70>
 800905a:	2d39      	cmp	r5, #57	@ 0x39
 800905c:	d1d2      	bne.n	8009004 <_dtoa_r+0xa6c>
 800905e:	2339      	movs	r3, #57	@ 0x39
 8009060:	9a06      	ldr	r2, [sp, #24]
 8009062:	7013      	strb	r3, [r2, #0]
 8009064:	0023      	movs	r3, r4
 8009066:	001c      	movs	r4, r3
 8009068:	3b01      	subs	r3, #1
 800906a:	781a      	ldrb	r2, [r3, #0]
 800906c:	2a39      	cmp	r2, #57	@ 0x39
 800906e:	d04f      	beq.n	8009110 <_dtoa_r+0xb78>
 8009070:	3201      	adds	r2, #1
 8009072:	701a      	strb	r2, [r3, #0]
 8009074:	e604      	b.n	8008c80 <_dtoa_r+0x6e8>
 8009076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009078:	2b00      	cmp	r3, #0
 800907a:	dd03      	ble.n	8009084 <_dtoa_r+0xaec>
 800907c:	2d39      	cmp	r5, #57	@ 0x39
 800907e:	d0ee      	beq.n	800905e <_dtoa_r+0xac6>
 8009080:	3501      	adds	r5, #1
 8009082:	e7c1      	b.n	8009008 <_dtoa_r+0xa70>
 8009084:	9b06      	ldr	r3, [sp, #24]
 8009086:	9a06      	ldr	r2, [sp, #24]
 8009088:	701d      	strb	r5, [r3, #0]
 800908a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800908c:	4293      	cmp	r3, r2
 800908e:	d02a      	beq.n	80090e6 <_dtoa_r+0xb4e>
 8009090:	2300      	movs	r3, #0
 8009092:	220a      	movs	r2, #10
 8009094:	9905      	ldr	r1, [sp, #20]
 8009096:	9803      	ldr	r0, [sp, #12]
 8009098:	f000 f9e0 	bl	800945c <__multadd>
 800909c:	9b04      	ldr	r3, [sp, #16]
 800909e:	9005      	str	r0, [sp, #20]
 80090a0:	42bb      	cmp	r3, r7
 80090a2:	d109      	bne.n	80090b8 <_dtoa_r+0xb20>
 80090a4:	2300      	movs	r3, #0
 80090a6:	220a      	movs	r2, #10
 80090a8:	9904      	ldr	r1, [sp, #16]
 80090aa:	9803      	ldr	r0, [sp, #12]
 80090ac:	f000 f9d6 	bl	800945c <__multadd>
 80090b0:	9004      	str	r0, [sp, #16]
 80090b2:	0007      	movs	r7, r0
 80090b4:	9406      	str	r4, [sp, #24]
 80090b6:	e778      	b.n	8008faa <_dtoa_r+0xa12>
 80090b8:	9904      	ldr	r1, [sp, #16]
 80090ba:	2300      	movs	r3, #0
 80090bc:	220a      	movs	r2, #10
 80090be:	9803      	ldr	r0, [sp, #12]
 80090c0:	f000 f9cc 	bl	800945c <__multadd>
 80090c4:	2300      	movs	r3, #0
 80090c6:	9004      	str	r0, [sp, #16]
 80090c8:	220a      	movs	r2, #10
 80090ca:	0039      	movs	r1, r7
 80090cc:	9803      	ldr	r0, [sp, #12]
 80090ce:	f000 f9c5 	bl	800945c <__multadd>
 80090d2:	e7ee      	b.n	80090b2 <_dtoa_r+0xb1a>
 80090d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090d6:	2401      	movs	r4, #1
 80090d8:	2b00      	cmp	r3, #0
 80090da:	dd00      	ble.n	80090de <_dtoa_r+0xb46>
 80090dc:	001c      	movs	r4, r3
 80090de:	9b08      	ldr	r3, [sp, #32]
 80090e0:	191c      	adds	r4, r3, r4
 80090e2:	2300      	movs	r3, #0
 80090e4:	9304      	str	r3, [sp, #16]
 80090e6:	9905      	ldr	r1, [sp, #20]
 80090e8:	2201      	movs	r2, #1
 80090ea:	9803      	ldr	r0, [sp, #12]
 80090ec:	f000 fbbc 	bl	8009868 <__lshift>
 80090f0:	0031      	movs	r1, r6
 80090f2:	9005      	str	r0, [sp, #20]
 80090f4:	f000 fc24 	bl	8009940 <__mcmp>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	dcb3      	bgt.n	8009064 <_dtoa_r+0xacc>
 80090fc:	d101      	bne.n	8009102 <_dtoa_r+0xb6a>
 80090fe:	07ed      	lsls	r5, r5, #31
 8009100:	d4b0      	bmi.n	8009064 <_dtoa_r+0xacc>
 8009102:	0023      	movs	r3, r4
 8009104:	001c      	movs	r4, r3
 8009106:	3b01      	subs	r3, #1
 8009108:	781a      	ldrb	r2, [r3, #0]
 800910a:	2a30      	cmp	r2, #48	@ 0x30
 800910c:	d0fa      	beq.n	8009104 <_dtoa_r+0xb6c>
 800910e:	e5b7      	b.n	8008c80 <_dtoa_r+0x6e8>
 8009110:	9a08      	ldr	r2, [sp, #32]
 8009112:	429a      	cmp	r2, r3
 8009114:	d1a7      	bne.n	8009066 <_dtoa_r+0xace>
 8009116:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009118:	3301      	adds	r3, #1
 800911a:	930c      	str	r3, [sp, #48]	@ 0x30
 800911c:	2331      	movs	r3, #49	@ 0x31
 800911e:	7013      	strb	r3, [r2, #0]
 8009120:	e5ae      	b.n	8008c80 <_dtoa_r+0x6e8>
 8009122:	4b15      	ldr	r3, [pc, #84]	@ (8009178 <_dtoa_r+0xbe0>)
 8009124:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009126:	9308      	str	r3, [sp, #32]
 8009128:	4b14      	ldr	r3, [pc, #80]	@ (800917c <_dtoa_r+0xbe4>)
 800912a:	2a00      	cmp	r2, #0
 800912c:	d001      	beq.n	8009132 <_dtoa_r+0xb9a>
 800912e:	f7ff fa7b 	bl	8008628 <_dtoa_r+0x90>
 8009132:	f7ff fa7b 	bl	800862c <_dtoa_r+0x94>
 8009136:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009138:	2b01      	cmp	r3, #1
 800913a:	dc00      	bgt.n	800913e <_dtoa_r+0xba6>
 800913c:	e648      	b.n	8008dd0 <_dtoa_r+0x838>
 800913e:	2001      	movs	r0, #1
 8009140:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009142:	e665      	b.n	8008e10 <_dtoa_r+0x878>
 8009144:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009146:	2b00      	cmp	r3, #0
 8009148:	dc00      	bgt.n	800914c <_dtoa_r+0xbb4>
 800914a:	e6d6      	b.n	8008efa <_dtoa_r+0x962>
 800914c:	2400      	movs	r4, #0
 800914e:	0031      	movs	r1, r6
 8009150:	9805      	ldr	r0, [sp, #20]
 8009152:	f7ff f993 	bl	800847c <quorem>
 8009156:	9b08      	ldr	r3, [sp, #32]
 8009158:	3030      	adds	r0, #48	@ 0x30
 800915a:	5518      	strb	r0, [r3, r4]
 800915c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800915e:	3401      	adds	r4, #1
 8009160:	0005      	movs	r5, r0
 8009162:	429c      	cmp	r4, r3
 8009164:	dab6      	bge.n	80090d4 <_dtoa_r+0xb3c>
 8009166:	2300      	movs	r3, #0
 8009168:	220a      	movs	r2, #10
 800916a:	9905      	ldr	r1, [sp, #20]
 800916c:	9803      	ldr	r0, [sp, #12]
 800916e:	f000 f975 	bl	800945c <__multadd>
 8009172:	9005      	str	r0, [sp, #20]
 8009174:	e7eb      	b.n	800914e <_dtoa_r+0xbb6>
 8009176:	46c0      	nop			@ (mov r8, r8)
 8009178:	0800bebd 	.word	0x0800bebd
 800917c:	0800bec5 	.word	0x0800bec5

08009180 <_free_r>:
 8009180:	b570      	push	{r4, r5, r6, lr}
 8009182:	0005      	movs	r5, r0
 8009184:	1e0c      	subs	r4, r1, #0
 8009186:	d010      	beq.n	80091aa <_free_r+0x2a>
 8009188:	3c04      	subs	r4, #4
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	2b00      	cmp	r3, #0
 800918e:	da00      	bge.n	8009192 <_free_r+0x12>
 8009190:	18e4      	adds	r4, r4, r3
 8009192:	0028      	movs	r0, r5
 8009194:	f000 f8ea 	bl	800936c <__malloc_lock>
 8009198:	4a1d      	ldr	r2, [pc, #116]	@ (8009210 <_free_r+0x90>)
 800919a:	6813      	ldr	r3, [r2, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d105      	bne.n	80091ac <_free_r+0x2c>
 80091a0:	6063      	str	r3, [r4, #4]
 80091a2:	6014      	str	r4, [r2, #0]
 80091a4:	0028      	movs	r0, r5
 80091a6:	f000 f8e9 	bl	800937c <__malloc_unlock>
 80091aa:	bd70      	pop	{r4, r5, r6, pc}
 80091ac:	42a3      	cmp	r3, r4
 80091ae:	d908      	bls.n	80091c2 <_free_r+0x42>
 80091b0:	6820      	ldr	r0, [r4, #0]
 80091b2:	1821      	adds	r1, r4, r0
 80091b4:	428b      	cmp	r3, r1
 80091b6:	d1f3      	bne.n	80091a0 <_free_r+0x20>
 80091b8:	6819      	ldr	r1, [r3, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	1809      	adds	r1, r1, r0
 80091be:	6021      	str	r1, [r4, #0]
 80091c0:	e7ee      	b.n	80091a0 <_free_r+0x20>
 80091c2:	001a      	movs	r2, r3
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <_free_r+0x4e>
 80091ca:	42a3      	cmp	r3, r4
 80091cc:	d9f9      	bls.n	80091c2 <_free_r+0x42>
 80091ce:	6811      	ldr	r1, [r2, #0]
 80091d0:	1850      	adds	r0, r2, r1
 80091d2:	42a0      	cmp	r0, r4
 80091d4:	d10b      	bne.n	80091ee <_free_r+0x6e>
 80091d6:	6820      	ldr	r0, [r4, #0]
 80091d8:	1809      	adds	r1, r1, r0
 80091da:	1850      	adds	r0, r2, r1
 80091dc:	6011      	str	r1, [r2, #0]
 80091de:	4283      	cmp	r3, r0
 80091e0:	d1e0      	bne.n	80091a4 <_free_r+0x24>
 80091e2:	6818      	ldr	r0, [r3, #0]
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	1841      	adds	r1, r0, r1
 80091e8:	6011      	str	r1, [r2, #0]
 80091ea:	6053      	str	r3, [r2, #4]
 80091ec:	e7da      	b.n	80091a4 <_free_r+0x24>
 80091ee:	42a0      	cmp	r0, r4
 80091f0:	d902      	bls.n	80091f8 <_free_r+0x78>
 80091f2:	230c      	movs	r3, #12
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	e7d5      	b.n	80091a4 <_free_r+0x24>
 80091f8:	6820      	ldr	r0, [r4, #0]
 80091fa:	1821      	adds	r1, r4, r0
 80091fc:	428b      	cmp	r3, r1
 80091fe:	d103      	bne.n	8009208 <_free_r+0x88>
 8009200:	6819      	ldr	r1, [r3, #0]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	1809      	adds	r1, r1, r0
 8009206:	6021      	str	r1, [r4, #0]
 8009208:	6063      	str	r3, [r4, #4]
 800920a:	6054      	str	r4, [r2, #4]
 800920c:	e7ca      	b.n	80091a4 <_free_r+0x24>
 800920e:	46c0      	nop			@ (mov r8, r8)
 8009210:	200004ac 	.word	0x200004ac

08009214 <malloc>:
 8009214:	b510      	push	{r4, lr}
 8009216:	4b03      	ldr	r3, [pc, #12]	@ (8009224 <malloc+0x10>)
 8009218:	0001      	movs	r1, r0
 800921a:	6818      	ldr	r0, [r3, #0]
 800921c:	f000 f826 	bl	800926c <_malloc_r>
 8009220:	bd10      	pop	{r4, pc}
 8009222:	46c0      	nop			@ (mov r8, r8)
 8009224:	20000018 	.word	0x20000018

08009228 <sbrk_aligned>:
 8009228:	b570      	push	{r4, r5, r6, lr}
 800922a:	4e0f      	ldr	r6, [pc, #60]	@ (8009268 <sbrk_aligned+0x40>)
 800922c:	000d      	movs	r5, r1
 800922e:	6831      	ldr	r1, [r6, #0]
 8009230:	0004      	movs	r4, r0
 8009232:	2900      	cmp	r1, #0
 8009234:	d102      	bne.n	800923c <sbrk_aligned+0x14>
 8009236:	f001 fe47 	bl	800aec8 <_sbrk_r>
 800923a:	6030      	str	r0, [r6, #0]
 800923c:	0029      	movs	r1, r5
 800923e:	0020      	movs	r0, r4
 8009240:	f001 fe42 	bl	800aec8 <_sbrk_r>
 8009244:	1c43      	adds	r3, r0, #1
 8009246:	d103      	bne.n	8009250 <sbrk_aligned+0x28>
 8009248:	2501      	movs	r5, #1
 800924a:	426d      	negs	r5, r5
 800924c:	0028      	movs	r0, r5
 800924e:	bd70      	pop	{r4, r5, r6, pc}
 8009250:	2303      	movs	r3, #3
 8009252:	1cc5      	adds	r5, r0, #3
 8009254:	439d      	bics	r5, r3
 8009256:	42a8      	cmp	r0, r5
 8009258:	d0f8      	beq.n	800924c <sbrk_aligned+0x24>
 800925a:	1a29      	subs	r1, r5, r0
 800925c:	0020      	movs	r0, r4
 800925e:	f001 fe33 	bl	800aec8 <_sbrk_r>
 8009262:	3001      	adds	r0, #1
 8009264:	d1f2      	bne.n	800924c <sbrk_aligned+0x24>
 8009266:	e7ef      	b.n	8009248 <sbrk_aligned+0x20>
 8009268:	200004a8 	.word	0x200004a8

0800926c <_malloc_r>:
 800926c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800926e:	2203      	movs	r2, #3
 8009270:	1ccb      	adds	r3, r1, #3
 8009272:	4393      	bics	r3, r2
 8009274:	3308      	adds	r3, #8
 8009276:	0005      	movs	r5, r0
 8009278:	001f      	movs	r7, r3
 800927a:	2b0c      	cmp	r3, #12
 800927c:	d234      	bcs.n	80092e8 <_malloc_r+0x7c>
 800927e:	270c      	movs	r7, #12
 8009280:	42b9      	cmp	r1, r7
 8009282:	d833      	bhi.n	80092ec <_malloc_r+0x80>
 8009284:	0028      	movs	r0, r5
 8009286:	f000 f871 	bl	800936c <__malloc_lock>
 800928a:	4e37      	ldr	r6, [pc, #220]	@ (8009368 <_malloc_r+0xfc>)
 800928c:	6833      	ldr	r3, [r6, #0]
 800928e:	001c      	movs	r4, r3
 8009290:	2c00      	cmp	r4, #0
 8009292:	d12f      	bne.n	80092f4 <_malloc_r+0x88>
 8009294:	0039      	movs	r1, r7
 8009296:	0028      	movs	r0, r5
 8009298:	f7ff ffc6 	bl	8009228 <sbrk_aligned>
 800929c:	0004      	movs	r4, r0
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d15f      	bne.n	8009362 <_malloc_r+0xf6>
 80092a2:	6834      	ldr	r4, [r6, #0]
 80092a4:	9400      	str	r4, [sp, #0]
 80092a6:	9b00      	ldr	r3, [sp, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d14a      	bne.n	8009342 <_malloc_r+0xd6>
 80092ac:	2c00      	cmp	r4, #0
 80092ae:	d052      	beq.n	8009356 <_malloc_r+0xea>
 80092b0:	6823      	ldr	r3, [r4, #0]
 80092b2:	0028      	movs	r0, r5
 80092b4:	18e3      	adds	r3, r4, r3
 80092b6:	9900      	ldr	r1, [sp, #0]
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	f001 fe05 	bl	800aec8 <_sbrk_r>
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	4283      	cmp	r3, r0
 80092c2:	d148      	bne.n	8009356 <_malloc_r+0xea>
 80092c4:	6823      	ldr	r3, [r4, #0]
 80092c6:	0028      	movs	r0, r5
 80092c8:	1aff      	subs	r7, r7, r3
 80092ca:	0039      	movs	r1, r7
 80092cc:	f7ff ffac 	bl	8009228 <sbrk_aligned>
 80092d0:	3001      	adds	r0, #1
 80092d2:	d040      	beq.n	8009356 <_malloc_r+0xea>
 80092d4:	6823      	ldr	r3, [r4, #0]
 80092d6:	19db      	adds	r3, r3, r7
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	6833      	ldr	r3, [r6, #0]
 80092dc:	685a      	ldr	r2, [r3, #4]
 80092de:	2a00      	cmp	r2, #0
 80092e0:	d133      	bne.n	800934a <_malloc_r+0xde>
 80092e2:	9b00      	ldr	r3, [sp, #0]
 80092e4:	6033      	str	r3, [r6, #0]
 80092e6:	e019      	b.n	800931c <_malloc_r+0xb0>
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	dac9      	bge.n	8009280 <_malloc_r+0x14>
 80092ec:	230c      	movs	r3, #12
 80092ee:	602b      	str	r3, [r5, #0]
 80092f0:	2000      	movs	r0, #0
 80092f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092f4:	6821      	ldr	r1, [r4, #0]
 80092f6:	1bc9      	subs	r1, r1, r7
 80092f8:	d420      	bmi.n	800933c <_malloc_r+0xd0>
 80092fa:	290b      	cmp	r1, #11
 80092fc:	d90a      	bls.n	8009314 <_malloc_r+0xa8>
 80092fe:	19e2      	adds	r2, r4, r7
 8009300:	6027      	str	r7, [r4, #0]
 8009302:	42a3      	cmp	r3, r4
 8009304:	d104      	bne.n	8009310 <_malloc_r+0xa4>
 8009306:	6032      	str	r2, [r6, #0]
 8009308:	6863      	ldr	r3, [r4, #4]
 800930a:	6011      	str	r1, [r2, #0]
 800930c:	6053      	str	r3, [r2, #4]
 800930e:	e005      	b.n	800931c <_malloc_r+0xb0>
 8009310:	605a      	str	r2, [r3, #4]
 8009312:	e7f9      	b.n	8009308 <_malloc_r+0x9c>
 8009314:	6862      	ldr	r2, [r4, #4]
 8009316:	42a3      	cmp	r3, r4
 8009318:	d10e      	bne.n	8009338 <_malloc_r+0xcc>
 800931a:	6032      	str	r2, [r6, #0]
 800931c:	0028      	movs	r0, r5
 800931e:	f000 f82d 	bl	800937c <__malloc_unlock>
 8009322:	0020      	movs	r0, r4
 8009324:	2207      	movs	r2, #7
 8009326:	300b      	adds	r0, #11
 8009328:	1d23      	adds	r3, r4, #4
 800932a:	4390      	bics	r0, r2
 800932c:	1ac2      	subs	r2, r0, r3
 800932e:	4298      	cmp	r0, r3
 8009330:	d0df      	beq.n	80092f2 <_malloc_r+0x86>
 8009332:	1a1b      	subs	r3, r3, r0
 8009334:	50a3      	str	r3, [r4, r2]
 8009336:	e7dc      	b.n	80092f2 <_malloc_r+0x86>
 8009338:	605a      	str	r2, [r3, #4]
 800933a:	e7ef      	b.n	800931c <_malloc_r+0xb0>
 800933c:	0023      	movs	r3, r4
 800933e:	6864      	ldr	r4, [r4, #4]
 8009340:	e7a6      	b.n	8009290 <_malloc_r+0x24>
 8009342:	9c00      	ldr	r4, [sp, #0]
 8009344:	6863      	ldr	r3, [r4, #4]
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	e7ad      	b.n	80092a6 <_malloc_r+0x3a>
 800934a:	001a      	movs	r2, r3
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	42a3      	cmp	r3, r4
 8009350:	d1fb      	bne.n	800934a <_malloc_r+0xde>
 8009352:	2300      	movs	r3, #0
 8009354:	e7da      	b.n	800930c <_malloc_r+0xa0>
 8009356:	230c      	movs	r3, #12
 8009358:	0028      	movs	r0, r5
 800935a:	602b      	str	r3, [r5, #0]
 800935c:	f000 f80e 	bl	800937c <__malloc_unlock>
 8009360:	e7c6      	b.n	80092f0 <_malloc_r+0x84>
 8009362:	6007      	str	r7, [r0, #0]
 8009364:	e7da      	b.n	800931c <_malloc_r+0xb0>
 8009366:	46c0      	nop			@ (mov r8, r8)
 8009368:	200004ac 	.word	0x200004ac

0800936c <__malloc_lock>:
 800936c:	b510      	push	{r4, lr}
 800936e:	4802      	ldr	r0, [pc, #8]	@ (8009378 <__malloc_lock+0xc>)
 8009370:	f7ff f873 	bl	800845a <__retarget_lock_acquire_recursive>
 8009374:	bd10      	pop	{r4, pc}
 8009376:	46c0      	nop			@ (mov r8, r8)
 8009378:	200004a4 	.word	0x200004a4

0800937c <__malloc_unlock>:
 800937c:	b510      	push	{r4, lr}
 800937e:	4802      	ldr	r0, [pc, #8]	@ (8009388 <__malloc_unlock+0xc>)
 8009380:	f7ff f86c 	bl	800845c <__retarget_lock_release_recursive>
 8009384:	bd10      	pop	{r4, pc}
 8009386:	46c0      	nop			@ (mov r8, r8)
 8009388:	200004a4 	.word	0x200004a4

0800938c <_Balloc>:
 800938c:	b570      	push	{r4, r5, r6, lr}
 800938e:	69c5      	ldr	r5, [r0, #28]
 8009390:	0006      	movs	r6, r0
 8009392:	000c      	movs	r4, r1
 8009394:	2d00      	cmp	r5, #0
 8009396:	d10e      	bne.n	80093b6 <_Balloc+0x2a>
 8009398:	2010      	movs	r0, #16
 800939a:	f7ff ff3b 	bl	8009214 <malloc>
 800939e:	1e02      	subs	r2, r0, #0
 80093a0:	61f0      	str	r0, [r6, #28]
 80093a2:	d104      	bne.n	80093ae <_Balloc+0x22>
 80093a4:	216b      	movs	r1, #107	@ 0x6b
 80093a6:	4b19      	ldr	r3, [pc, #100]	@ (800940c <_Balloc+0x80>)
 80093a8:	4819      	ldr	r0, [pc, #100]	@ (8009410 <_Balloc+0x84>)
 80093aa:	f001 fdaf 	bl	800af0c <__assert_func>
 80093ae:	6045      	str	r5, [r0, #4]
 80093b0:	6085      	str	r5, [r0, #8]
 80093b2:	6005      	str	r5, [r0, #0]
 80093b4:	60c5      	str	r5, [r0, #12]
 80093b6:	69f5      	ldr	r5, [r6, #28]
 80093b8:	68eb      	ldr	r3, [r5, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d013      	beq.n	80093e6 <_Balloc+0x5a>
 80093be:	69f3      	ldr	r3, [r6, #28]
 80093c0:	00a2      	lsls	r2, r4, #2
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	189b      	adds	r3, r3, r2
 80093c6:	6818      	ldr	r0, [r3, #0]
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d118      	bne.n	80093fe <_Balloc+0x72>
 80093cc:	2101      	movs	r1, #1
 80093ce:	000d      	movs	r5, r1
 80093d0:	40a5      	lsls	r5, r4
 80093d2:	1d6a      	adds	r2, r5, #5
 80093d4:	0030      	movs	r0, r6
 80093d6:	0092      	lsls	r2, r2, #2
 80093d8:	f001 fdb6 	bl	800af48 <_calloc_r>
 80093dc:	2800      	cmp	r0, #0
 80093de:	d00c      	beq.n	80093fa <_Balloc+0x6e>
 80093e0:	6044      	str	r4, [r0, #4]
 80093e2:	6085      	str	r5, [r0, #8]
 80093e4:	e00d      	b.n	8009402 <_Balloc+0x76>
 80093e6:	2221      	movs	r2, #33	@ 0x21
 80093e8:	2104      	movs	r1, #4
 80093ea:	0030      	movs	r0, r6
 80093ec:	f001 fdac 	bl	800af48 <_calloc_r>
 80093f0:	69f3      	ldr	r3, [r6, #28]
 80093f2:	60e8      	str	r0, [r5, #12]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e1      	bne.n	80093be <_Balloc+0x32>
 80093fa:	2000      	movs	r0, #0
 80093fc:	bd70      	pop	{r4, r5, r6, pc}
 80093fe:	6802      	ldr	r2, [r0, #0]
 8009400:	601a      	str	r2, [r3, #0]
 8009402:	2300      	movs	r3, #0
 8009404:	6103      	str	r3, [r0, #16]
 8009406:	60c3      	str	r3, [r0, #12]
 8009408:	e7f8      	b.n	80093fc <_Balloc+0x70>
 800940a:	46c0      	nop			@ (mov r8, r8)
 800940c:	0800beca 	.word	0x0800beca
 8009410:	0800bf4a 	.word	0x0800bf4a

08009414 <_Bfree>:
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	69c6      	ldr	r6, [r0, #28]
 8009418:	0005      	movs	r5, r0
 800941a:	000c      	movs	r4, r1
 800941c:	2e00      	cmp	r6, #0
 800941e:	d10e      	bne.n	800943e <_Bfree+0x2a>
 8009420:	2010      	movs	r0, #16
 8009422:	f7ff fef7 	bl	8009214 <malloc>
 8009426:	1e02      	subs	r2, r0, #0
 8009428:	61e8      	str	r0, [r5, #28]
 800942a:	d104      	bne.n	8009436 <_Bfree+0x22>
 800942c:	218f      	movs	r1, #143	@ 0x8f
 800942e:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <_Bfree+0x40>)
 8009430:	4809      	ldr	r0, [pc, #36]	@ (8009458 <_Bfree+0x44>)
 8009432:	f001 fd6b 	bl	800af0c <__assert_func>
 8009436:	6046      	str	r6, [r0, #4]
 8009438:	6086      	str	r6, [r0, #8]
 800943a:	6006      	str	r6, [r0, #0]
 800943c:	60c6      	str	r6, [r0, #12]
 800943e:	2c00      	cmp	r4, #0
 8009440:	d007      	beq.n	8009452 <_Bfree+0x3e>
 8009442:	69eb      	ldr	r3, [r5, #28]
 8009444:	6862      	ldr	r2, [r4, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	0092      	lsls	r2, r2, #2
 800944a:	189b      	adds	r3, r3, r2
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	6022      	str	r2, [r4, #0]
 8009450:	601c      	str	r4, [r3, #0]
 8009452:	bd70      	pop	{r4, r5, r6, pc}
 8009454:	0800beca 	.word	0x0800beca
 8009458:	0800bf4a 	.word	0x0800bf4a

0800945c <__multadd>:
 800945c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800945e:	000f      	movs	r7, r1
 8009460:	9001      	str	r0, [sp, #4]
 8009462:	000c      	movs	r4, r1
 8009464:	001e      	movs	r6, r3
 8009466:	2000      	movs	r0, #0
 8009468:	690d      	ldr	r5, [r1, #16]
 800946a:	3714      	adds	r7, #20
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	3001      	adds	r0, #1
 8009470:	b299      	uxth	r1, r3
 8009472:	4351      	muls	r1, r2
 8009474:	0c1b      	lsrs	r3, r3, #16
 8009476:	4353      	muls	r3, r2
 8009478:	1989      	adds	r1, r1, r6
 800947a:	0c0e      	lsrs	r6, r1, #16
 800947c:	199b      	adds	r3, r3, r6
 800947e:	0c1e      	lsrs	r6, r3, #16
 8009480:	b289      	uxth	r1, r1
 8009482:	041b      	lsls	r3, r3, #16
 8009484:	185b      	adds	r3, r3, r1
 8009486:	c708      	stmia	r7!, {r3}
 8009488:	4285      	cmp	r5, r0
 800948a:	dcef      	bgt.n	800946c <__multadd+0x10>
 800948c:	2e00      	cmp	r6, #0
 800948e:	d022      	beq.n	80094d6 <__multadd+0x7a>
 8009490:	68a3      	ldr	r3, [r4, #8]
 8009492:	42ab      	cmp	r3, r5
 8009494:	dc19      	bgt.n	80094ca <__multadd+0x6e>
 8009496:	6861      	ldr	r1, [r4, #4]
 8009498:	9801      	ldr	r0, [sp, #4]
 800949a:	3101      	adds	r1, #1
 800949c:	f7ff ff76 	bl	800938c <_Balloc>
 80094a0:	1e07      	subs	r7, r0, #0
 80094a2:	d105      	bne.n	80094b0 <__multadd+0x54>
 80094a4:	003a      	movs	r2, r7
 80094a6:	21ba      	movs	r1, #186	@ 0xba
 80094a8:	4b0c      	ldr	r3, [pc, #48]	@ (80094dc <__multadd+0x80>)
 80094aa:	480d      	ldr	r0, [pc, #52]	@ (80094e0 <__multadd+0x84>)
 80094ac:	f001 fd2e 	bl	800af0c <__assert_func>
 80094b0:	0021      	movs	r1, r4
 80094b2:	6922      	ldr	r2, [r4, #16]
 80094b4:	310c      	adds	r1, #12
 80094b6:	3202      	adds	r2, #2
 80094b8:	0092      	lsls	r2, r2, #2
 80094ba:	300c      	adds	r0, #12
 80094bc:	f001 fd16 	bl	800aeec <memcpy>
 80094c0:	0021      	movs	r1, r4
 80094c2:	9801      	ldr	r0, [sp, #4]
 80094c4:	f7ff ffa6 	bl	8009414 <_Bfree>
 80094c8:	003c      	movs	r4, r7
 80094ca:	1d2b      	adds	r3, r5, #4
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	18e3      	adds	r3, r4, r3
 80094d0:	3501      	adds	r5, #1
 80094d2:	605e      	str	r6, [r3, #4]
 80094d4:	6125      	str	r5, [r4, #16]
 80094d6:	0020      	movs	r0, r4
 80094d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80094da:	46c0      	nop			@ (mov r8, r8)
 80094dc:	0800bf39 	.word	0x0800bf39
 80094e0:	0800bf4a 	.word	0x0800bf4a

080094e4 <__s2b>:
 80094e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094e6:	0007      	movs	r7, r0
 80094e8:	0018      	movs	r0, r3
 80094ea:	000c      	movs	r4, r1
 80094ec:	3008      	adds	r0, #8
 80094ee:	2109      	movs	r1, #9
 80094f0:	9301      	str	r3, [sp, #4]
 80094f2:	0015      	movs	r5, r2
 80094f4:	f7f6 feae 	bl	8000254 <__divsi3>
 80094f8:	2301      	movs	r3, #1
 80094fa:	2100      	movs	r1, #0
 80094fc:	4283      	cmp	r3, r0
 80094fe:	db0a      	blt.n	8009516 <__s2b+0x32>
 8009500:	0038      	movs	r0, r7
 8009502:	f7ff ff43 	bl	800938c <_Balloc>
 8009506:	1e01      	subs	r1, r0, #0
 8009508:	d108      	bne.n	800951c <__s2b+0x38>
 800950a:	000a      	movs	r2, r1
 800950c:	4b19      	ldr	r3, [pc, #100]	@ (8009574 <__s2b+0x90>)
 800950e:	481a      	ldr	r0, [pc, #104]	@ (8009578 <__s2b+0x94>)
 8009510:	31d3      	adds	r1, #211	@ 0xd3
 8009512:	f001 fcfb 	bl	800af0c <__assert_func>
 8009516:	005b      	lsls	r3, r3, #1
 8009518:	3101      	adds	r1, #1
 800951a:	e7ef      	b.n	80094fc <__s2b+0x18>
 800951c:	9b08      	ldr	r3, [sp, #32]
 800951e:	6143      	str	r3, [r0, #20]
 8009520:	2301      	movs	r3, #1
 8009522:	6103      	str	r3, [r0, #16]
 8009524:	2d09      	cmp	r5, #9
 8009526:	dd18      	ble.n	800955a <__s2b+0x76>
 8009528:	0023      	movs	r3, r4
 800952a:	3309      	adds	r3, #9
 800952c:	001e      	movs	r6, r3
 800952e:	9300      	str	r3, [sp, #0]
 8009530:	1964      	adds	r4, r4, r5
 8009532:	7833      	ldrb	r3, [r6, #0]
 8009534:	220a      	movs	r2, #10
 8009536:	0038      	movs	r0, r7
 8009538:	3b30      	subs	r3, #48	@ 0x30
 800953a:	f7ff ff8f 	bl	800945c <__multadd>
 800953e:	3601      	adds	r6, #1
 8009540:	0001      	movs	r1, r0
 8009542:	42a6      	cmp	r6, r4
 8009544:	d1f5      	bne.n	8009532 <__s2b+0x4e>
 8009546:	002c      	movs	r4, r5
 8009548:	9b00      	ldr	r3, [sp, #0]
 800954a:	3c08      	subs	r4, #8
 800954c:	191c      	adds	r4, r3, r4
 800954e:	002e      	movs	r6, r5
 8009550:	9b01      	ldr	r3, [sp, #4]
 8009552:	429e      	cmp	r6, r3
 8009554:	db04      	blt.n	8009560 <__s2b+0x7c>
 8009556:	0008      	movs	r0, r1
 8009558:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800955a:	2509      	movs	r5, #9
 800955c:	340a      	adds	r4, #10
 800955e:	e7f6      	b.n	800954e <__s2b+0x6a>
 8009560:	1b63      	subs	r3, r4, r5
 8009562:	5d9b      	ldrb	r3, [r3, r6]
 8009564:	220a      	movs	r2, #10
 8009566:	0038      	movs	r0, r7
 8009568:	3b30      	subs	r3, #48	@ 0x30
 800956a:	f7ff ff77 	bl	800945c <__multadd>
 800956e:	3601      	adds	r6, #1
 8009570:	0001      	movs	r1, r0
 8009572:	e7ed      	b.n	8009550 <__s2b+0x6c>
 8009574:	0800bf39 	.word	0x0800bf39
 8009578:	0800bf4a 	.word	0x0800bf4a

0800957c <__hi0bits>:
 800957c:	2280      	movs	r2, #128	@ 0x80
 800957e:	0003      	movs	r3, r0
 8009580:	0252      	lsls	r2, r2, #9
 8009582:	2000      	movs	r0, #0
 8009584:	4293      	cmp	r3, r2
 8009586:	d201      	bcs.n	800958c <__hi0bits+0x10>
 8009588:	041b      	lsls	r3, r3, #16
 800958a:	3010      	adds	r0, #16
 800958c:	2280      	movs	r2, #128	@ 0x80
 800958e:	0452      	lsls	r2, r2, #17
 8009590:	4293      	cmp	r3, r2
 8009592:	d201      	bcs.n	8009598 <__hi0bits+0x1c>
 8009594:	3008      	adds	r0, #8
 8009596:	021b      	lsls	r3, r3, #8
 8009598:	2280      	movs	r2, #128	@ 0x80
 800959a:	0552      	lsls	r2, r2, #21
 800959c:	4293      	cmp	r3, r2
 800959e:	d201      	bcs.n	80095a4 <__hi0bits+0x28>
 80095a0:	3004      	adds	r0, #4
 80095a2:	011b      	lsls	r3, r3, #4
 80095a4:	2280      	movs	r2, #128	@ 0x80
 80095a6:	05d2      	lsls	r2, r2, #23
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d201      	bcs.n	80095b0 <__hi0bits+0x34>
 80095ac:	3002      	adds	r0, #2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	db03      	blt.n	80095bc <__hi0bits+0x40>
 80095b4:	3001      	adds	r0, #1
 80095b6:	4213      	tst	r3, r2
 80095b8:	d100      	bne.n	80095bc <__hi0bits+0x40>
 80095ba:	2020      	movs	r0, #32
 80095bc:	4770      	bx	lr

080095be <__lo0bits>:
 80095be:	6803      	ldr	r3, [r0, #0]
 80095c0:	0001      	movs	r1, r0
 80095c2:	2207      	movs	r2, #7
 80095c4:	0018      	movs	r0, r3
 80095c6:	4010      	ands	r0, r2
 80095c8:	4213      	tst	r3, r2
 80095ca:	d00d      	beq.n	80095e8 <__lo0bits+0x2a>
 80095cc:	3a06      	subs	r2, #6
 80095ce:	2000      	movs	r0, #0
 80095d0:	4213      	tst	r3, r2
 80095d2:	d105      	bne.n	80095e0 <__lo0bits+0x22>
 80095d4:	3002      	adds	r0, #2
 80095d6:	4203      	tst	r3, r0
 80095d8:	d003      	beq.n	80095e2 <__lo0bits+0x24>
 80095da:	40d3      	lsrs	r3, r2
 80095dc:	0010      	movs	r0, r2
 80095de:	600b      	str	r3, [r1, #0]
 80095e0:	4770      	bx	lr
 80095e2:	089b      	lsrs	r3, r3, #2
 80095e4:	600b      	str	r3, [r1, #0]
 80095e6:	e7fb      	b.n	80095e0 <__lo0bits+0x22>
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	2a00      	cmp	r2, #0
 80095ec:	d101      	bne.n	80095f2 <__lo0bits+0x34>
 80095ee:	2010      	movs	r0, #16
 80095f0:	0c1b      	lsrs	r3, r3, #16
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	2a00      	cmp	r2, #0
 80095f6:	d101      	bne.n	80095fc <__lo0bits+0x3e>
 80095f8:	3008      	adds	r0, #8
 80095fa:	0a1b      	lsrs	r3, r3, #8
 80095fc:	071a      	lsls	r2, r3, #28
 80095fe:	d101      	bne.n	8009604 <__lo0bits+0x46>
 8009600:	3004      	adds	r0, #4
 8009602:	091b      	lsrs	r3, r3, #4
 8009604:	079a      	lsls	r2, r3, #30
 8009606:	d101      	bne.n	800960c <__lo0bits+0x4e>
 8009608:	3002      	adds	r0, #2
 800960a:	089b      	lsrs	r3, r3, #2
 800960c:	07da      	lsls	r2, r3, #31
 800960e:	d4e9      	bmi.n	80095e4 <__lo0bits+0x26>
 8009610:	3001      	adds	r0, #1
 8009612:	085b      	lsrs	r3, r3, #1
 8009614:	d1e6      	bne.n	80095e4 <__lo0bits+0x26>
 8009616:	2020      	movs	r0, #32
 8009618:	e7e2      	b.n	80095e0 <__lo0bits+0x22>
	...

0800961c <__i2b>:
 800961c:	b510      	push	{r4, lr}
 800961e:	000c      	movs	r4, r1
 8009620:	2101      	movs	r1, #1
 8009622:	f7ff feb3 	bl	800938c <_Balloc>
 8009626:	2800      	cmp	r0, #0
 8009628:	d107      	bne.n	800963a <__i2b+0x1e>
 800962a:	2146      	movs	r1, #70	@ 0x46
 800962c:	4c05      	ldr	r4, [pc, #20]	@ (8009644 <__i2b+0x28>)
 800962e:	0002      	movs	r2, r0
 8009630:	4b05      	ldr	r3, [pc, #20]	@ (8009648 <__i2b+0x2c>)
 8009632:	0020      	movs	r0, r4
 8009634:	31ff      	adds	r1, #255	@ 0xff
 8009636:	f001 fc69 	bl	800af0c <__assert_func>
 800963a:	2301      	movs	r3, #1
 800963c:	6144      	str	r4, [r0, #20]
 800963e:	6103      	str	r3, [r0, #16]
 8009640:	bd10      	pop	{r4, pc}
 8009642:	46c0      	nop			@ (mov r8, r8)
 8009644:	0800bf4a 	.word	0x0800bf4a
 8009648:	0800bf39 	.word	0x0800bf39

0800964c <__multiply>:
 800964c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800964e:	0014      	movs	r4, r2
 8009650:	690a      	ldr	r2, [r1, #16]
 8009652:	6923      	ldr	r3, [r4, #16]
 8009654:	000d      	movs	r5, r1
 8009656:	b08b      	sub	sp, #44	@ 0x2c
 8009658:	429a      	cmp	r2, r3
 800965a:	db02      	blt.n	8009662 <__multiply+0x16>
 800965c:	0023      	movs	r3, r4
 800965e:	000c      	movs	r4, r1
 8009660:	001d      	movs	r5, r3
 8009662:	6927      	ldr	r7, [r4, #16]
 8009664:	692e      	ldr	r6, [r5, #16]
 8009666:	6861      	ldr	r1, [r4, #4]
 8009668:	19bb      	adds	r3, r7, r6
 800966a:	9303      	str	r3, [sp, #12]
 800966c:	68a3      	ldr	r3, [r4, #8]
 800966e:	19ba      	adds	r2, r7, r6
 8009670:	4293      	cmp	r3, r2
 8009672:	da00      	bge.n	8009676 <__multiply+0x2a>
 8009674:	3101      	adds	r1, #1
 8009676:	f7ff fe89 	bl	800938c <_Balloc>
 800967a:	9002      	str	r0, [sp, #8]
 800967c:	2800      	cmp	r0, #0
 800967e:	d106      	bne.n	800968e <__multiply+0x42>
 8009680:	21b1      	movs	r1, #177	@ 0xb1
 8009682:	4b49      	ldr	r3, [pc, #292]	@ (80097a8 <__multiply+0x15c>)
 8009684:	4849      	ldr	r0, [pc, #292]	@ (80097ac <__multiply+0x160>)
 8009686:	9a02      	ldr	r2, [sp, #8]
 8009688:	0049      	lsls	r1, r1, #1
 800968a:	f001 fc3f 	bl	800af0c <__assert_func>
 800968e:	9b02      	ldr	r3, [sp, #8]
 8009690:	2200      	movs	r2, #0
 8009692:	3314      	adds	r3, #20
 8009694:	469c      	mov	ip, r3
 8009696:	19bb      	adds	r3, r7, r6
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4463      	add	r3, ip
 800969c:	9304      	str	r3, [sp, #16]
 800969e:	4663      	mov	r3, ip
 80096a0:	9904      	ldr	r1, [sp, #16]
 80096a2:	428b      	cmp	r3, r1
 80096a4:	d32a      	bcc.n	80096fc <__multiply+0xb0>
 80096a6:	0023      	movs	r3, r4
 80096a8:	00bf      	lsls	r7, r7, #2
 80096aa:	3314      	adds	r3, #20
 80096ac:	3514      	adds	r5, #20
 80096ae:	9308      	str	r3, [sp, #32]
 80096b0:	00b6      	lsls	r6, r6, #2
 80096b2:	19db      	adds	r3, r3, r7
 80096b4:	9305      	str	r3, [sp, #20]
 80096b6:	19ab      	adds	r3, r5, r6
 80096b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80096ba:	2304      	movs	r3, #4
 80096bc:	9306      	str	r3, [sp, #24]
 80096be:	0023      	movs	r3, r4
 80096c0:	9a05      	ldr	r2, [sp, #20]
 80096c2:	3315      	adds	r3, #21
 80096c4:	9501      	str	r5, [sp, #4]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d305      	bcc.n	80096d6 <__multiply+0x8a>
 80096ca:	1b13      	subs	r3, r2, r4
 80096cc:	3b15      	subs	r3, #21
 80096ce:	089b      	lsrs	r3, r3, #2
 80096d0:	3301      	adds	r3, #1
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	9306      	str	r3, [sp, #24]
 80096d6:	9b01      	ldr	r3, [sp, #4]
 80096d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096da:	4293      	cmp	r3, r2
 80096dc:	d310      	bcc.n	8009700 <__multiply+0xb4>
 80096de:	9b03      	ldr	r3, [sp, #12]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	dd05      	ble.n	80096f0 <__multiply+0xa4>
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	3b04      	subs	r3, #4
 80096e8:	9304      	str	r3, [sp, #16]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d056      	beq.n	800979e <__multiply+0x152>
 80096f0:	9b02      	ldr	r3, [sp, #8]
 80096f2:	9a03      	ldr	r2, [sp, #12]
 80096f4:	0018      	movs	r0, r3
 80096f6:	611a      	str	r2, [r3, #16]
 80096f8:	b00b      	add	sp, #44	@ 0x2c
 80096fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096fc:	c304      	stmia	r3!, {r2}
 80096fe:	e7cf      	b.n	80096a0 <__multiply+0x54>
 8009700:	9b01      	ldr	r3, [sp, #4]
 8009702:	6818      	ldr	r0, [r3, #0]
 8009704:	b280      	uxth	r0, r0
 8009706:	2800      	cmp	r0, #0
 8009708:	d01e      	beq.n	8009748 <__multiply+0xfc>
 800970a:	4667      	mov	r7, ip
 800970c:	2500      	movs	r5, #0
 800970e:	9e08      	ldr	r6, [sp, #32]
 8009710:	ce02      	ldmia	r6!, {r1}
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	9307      	str	r3, [sp, #28]
 8009716:	b28b      	uxth	r3, r1
 8009718:	4343      	muls	r3, r0
 800971a:	001a      	movs	r2, r3
 800971c:	466b      	mov	r3, sp
 800971e:	0c09      	lsrs	r1, r1, #16
 8009720:	8b9b      	ldrh	r3, [r3, #28]
 8009722:	4341      	muls	r1, r0
 8009724:	18d3      	adds	r3, r2, r3
 8009726:	9a07      	ldr	r2, [sp, #28]
 8009728:	195b      	adds	r3, r3, r5
 800972a:	0c12      	lsrs	r2, r2, #16
 800972c:	1889      	adds	r1, r1, r2
 800972e:	0c1a      	lsrs	r2, r3, #16
 8009730:	188a      	adds	r2, r1, r2
 8009732:	b29b      	uxth	r3, r3
 8009734:	0c15      	lsrs	r5, r2, #16
 8009736:	0412      	lsls	r2, r2, #16
 8009738:	431a      	orrs	r2, r3
 800973a:	9b05      	ldr	r3, [sp, #20]
 800973c:	c704      	stmia	r7!, {r2}
 800973e:	42b3      	cmp	r3, r6
 8009740:	d8e6      	bhi.n	8009710 <__multiply+0xc4>
 8009742:	4663      	mov	r3, ip
 8009744:	9a06      	ldr	r2, [sp, #24]
 8009746:	509d      	str	r5, [r3, r2]
 8009748:	9b01      	ldr	r3, [sp, #4]
 800974a:	6818      	ldr	r0, [r3, #0]
 800974c:	0c00      	lsrs	r0, r0, #16
 800974e:	d020      	beq.n	8009792 <__multiply+0x146>
 8009750:	4663      	mov	r3, ip
 8009752:	0025      	movs	r5, r4
 8009754:	4661      	mov	r1, ip
 8009756:	2700      	movs	r7, #0
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	3514      	adds	r5, #20
 800975c:	682a      	ldr	r2, [r5, #0]
 800975e:	680e      	ldr	r6, [r1, #0]
 8009760:	b292      	uxth	r2, r2
 8009762:	4342      	muls	r2, r0
 8009764:	0c36      	lsrs	r6, r6, #16
 8009766:	1992      	adds	r2, r2, r6
 8009768:	19d2      	adds	r2, r2, r7
 800976a:	0416      	lsls	r6, r2, #16
 800976c:	b29b      	uxth	r3, r3
 800976e:	431e      	orrs	r6, r3
 8009770:	600e      	str	r6, [r1, #0]
 8009772:	cd40      	ldmia	r5!, {r6}
 8009774:	684b      	ldr	r3, [r1, #4]
 8009776:	0c36      	lsrs	r6, r6, #16
 8009778:	4346      	muls	r6, r0
 800977a:	b29b      	uxth	r3, r3
 800977c:	0c12      	lsrs	r2, r2, #16
 800977e:	18f3      	adds	r3, r6, r3
 8009780:	189b      	adds	r3, r3, r2
 8009782:	9a05      	ldr	r2, [sp, #20]
 8009784:	0c1f      	lsrs	r7, r3, #16
 8009786:	3104      	adds	r1, #4
 8009788:	42aa      	cmp	r2, r5
 800978a:	d8e7      	bhi.n	800975c <__multiply+0x110>
 800978c:	4662      	mov	r2, ip
 800978e:	9906      	ldr	r1, [sp, #24]
 8009790:	5053      	str	r3, [r2, r1]
 8009792:	9b01      	ldr	r3, [sp, #4]
 8009794:	3304      	adds	r3, #4
 8009796:	9301      	str	r3, [sp, #4]
 8009798:	2304      	movs	r3, #4
 800979a:	449c      	add	ip, r3
 800979c:	e79b      	b.n	80096d6 <__multiply+0x8a>
 800979e:	9b03      	ldr	r3, [sp, #12]
 80097a0:	3b01      	subs	r3, #1
 80097a2:	9303      	str	r3, [sp, #12]
 80097a4:	e79b      	b.n	80096de <__multiply+0x92>
 80097a6:	46c0      	nop			@ (mov r8, r8)
 80097a8:	0800bf39 	.word	0x0800bf39
 80097ac:	0800bf4a 	.word	0x0800bf4a

080097b0 <__pow5mult>:
 80097b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b2:	2303      	movs	r3, #3
 80097b4:	0015      	movs	r5, r2
 80097b6:	0007      	movs	r7, r0
 80097b8:	000e      	movs	r6, r1
 80097ba:	401a      	ands	r2, r3
 80097bc:	421d      	tst	r5, r3
 80097be:	d008      	beq.n	80097d2 <__pow5mult+0x22>
 80097c0:	4925      	ldr	r1, [pc, #148]	@ (8009858 <__pow5mult+0xa8>)
 80097c2:	3a01      	subs	r2, #1
 80097c4:	0092      	lsls	r2, r2, #2
 80097c6:	5852      	ldr	r2, [r2, r1]
 80097c8:	2300      	movs	r3, #0
 80097ca:	0031      	movs	r1, r6
 80097cc:	f7ff fe46 	bl	800945c <__multadd>
 80097d0:	0006      	movs	r6, r0
 80097d2:	10ad      	asrs	r5, r5, #2
 80097d4:	d03d      	beq.n	8009852 <__pow5mult+0xa2>
 80097d6:	69fc      	ldr	r4, [r7, #28]
 80097d8:	2c00      	cmp	r4, #0
 80097da:	d10f      	bne.n	80097fc <__pow5mult+0x4c>
 80097dc:	2010      	movs	r0, #16
 80097de:	f7ff fd19 	bl	8009214 <malloc>
 80097e2:	1e02      	subs	r2, r0, #0
 80097e4:	61f8      	str	r0, [r7, #28]
 80097e6:	d105      	bne.n	80097f4 <__pow5mult+0x44>
 80097e8:	21b4      	movs	r1, #180	@ 0xb4
 80097ea:	4b1c      	ldr	r3, [pc, #112]	@ (800985c <__pow5mult+0xac>)
 80097ec:	481c      	ldr	r0, [pc, #112]	@ (8009860 <__pow5mult+0xb0>)
 80097ee:	31ff      	adds	r1, #255	@ 0xff
 80097f0:	f001 fb8c 	bl	800af0c <__assert_func>
 80097f4:	6044      	str	r4, [r0, #4]
 80097f6:	6084      	str	r4, [r0, #8]
 80097f8:	6004      	str	r4, [r0, #0]
 80097fa:	60c4      	str	r4, [r0, #12]
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	689c      	ldr	r4, [r3, #8]
 8009800:	9301      	str	r3, [sp, #4]
 8009802:	2c00      	cmp	r4, #0
 8009804:	d108      	bne.n	8009818 <__pow5mult+0x68>
 8009806:	0038      	movs	r0, r7
 8009808:	4916      	ldr	r1, [pc, #88]	@ (8009864 <__pow5mult+0xb4>)
 800980a:	f7ff ff07 	bl	800961c <__i2b>
 800980e:	9b01      	ldr	r3, [sp, #4]
 8009810:	0004      	movs	r4, r0
 8009812:	6098      	str	r0, [r3, #8]
 8009814:	2300      	movs	r3, #0
 8009816:	6003      	str	r3, [r0, #0]
 8009818:	2301      	movs	r3, #1
 800981a:	421d      	tst	r5, r3
 800981c:	d00a      	beq.n	8009834 <__pow5mult+0x84>
 800981e:	0031      	movs	r1, r6
 8009820:	0022      	movs	r2, r4
 8009822:	0038      	movs	r0, r7
 8009824:	f7ff ff12 	bl	800964c <__multiply>
 8009828:	0031      	movs	r1, r6
 800982a:	9001      	str	r0, [sp, #4]
 800982c:	0038      	movs	r0, r7
 800982e:	f7ff fdf1 	bl	8009414 <_Bfree>
 8009832:	9e01      	ldr	r6, [sp, #4]
 8009834:	106d      	asrs	r5, r5, #1
 8009836:	d00c      	beq.n	8009852 <__pow5mult+0xa2>
 8009838:	6820      	ldr	r0, [r4, #0]
 800983a:	2800      	cmp	r0, #0
 800983c:	d107      	bne.n	800984e <__pow5mult+0x9e>
 800983e:	0022      	movs	r2, r4
 8009840:	0021      	movs	r1, r4
 8009842:	0038      	movs	r0, r7
 8009844:	f7ff ff02 	bl	800964c <__multiply>
 8009848:	2300      	movs	r3, #0
 800984a:	6020      	str	r0, [r4, #0]
 800984c:	6003      	str	r3, [r0, #0]
 800984e:	0004      	movs	r4, r0
 8009850:	e7e2      	b.n	8009818 <__pow5mult+0x68>
 8009852:	0030      	movs	r0, r6
 8009854:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009856:	46c0      	nop			@ (mov r8, r8)
 8009858:	0800bfa4 	.word	0x0800bfa4
 800985c:	0800beca 	.word	0x0800beca
 8009860:	0800bf4a 	.word	0x0800bf4a
 8009864:	00000271 	.word	0x00000271

08009868 <__lshift>:
 8009868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800986a:	000c      	movs	r4, r1
 800986c:	0016      	movs	r6, r2
 800986e:	6923      	ldr	r3, [r4, #16]
 8009870:	1157      	asrs	r7, r2, #5
 8009872:	b085      	sub	sp, #20
 8009874:	18fb      	adds	r3, r7, r3
 8009876:	9301      	str	r3, [sp, #4]
 8009878:	3301      	adds	r3, #1
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	6849      	ldr	r1, [r1, #4]
 800987e:	68a3      	ldr	r3, [r4, #8]
 8009880:	9002      	str	r0, [sp, #8]
 8009882:	9a00      	ldr	r2, [sp, #0]
 8009884:	4293      	cmp	r3, r2
 8009886:	db10      	blt.n	80098aa <__lshift+0x42>
 8009888:	9802      	ldr	r0, [sp, #8]
 800988a:	f7ff fd7f 	bl	800938c <_Balloc>
 800988e:	2300      	movs	r3, #0
 8009890:	0001      	movs	r1, r0
 8009892:	0005      	movs	r5, r0
 8009894:	001a      	movs	r2, r3
 8009896:	3114      	adds	r1, #20
 8009898:	4298      	cmp	r0, r3
 800989a:	d10c      	bne.n	80098b6 <__lshift+0x4e>
 800989c:	21ef      	movs	r1, #239	@ 0xef
 800989e:	002a      	movs	r2, r5
 80098a0:	4b25      	ldr	r3, [pc, #148]	@ (8009938 <__lshift+0xd0>)
 80098a2:	4826      	ldr	r0, [pc, #152]	@ (800993c <__lshift+0xd4>)
 80098a4:	0049      	lsls	r1, r1, #1
 80098a6:	f001 fb31 	bl	800af0c <__assert_func>
 80098aa:	3101      	adds	r1, #1
 80098ac:	005b      	lsls	r3, r3, #1
 80098ae:	e7e8      	b.n	8009882 <__lshift+0x1a>
 80098b0:	0098      	lsls	r0, r3, #2
 80098b2:	500a      	str	r2, [r1, r0]
 80098b4:	3301      	adds	r3, #1
 80098b6:	42bb      	cmp	r3, r7
 80098b8:	dbfa      	blt.n	80098b0 <__lshift+0x48>
 80098ba:	43fb      	mvns	r3, r7
 80098bc:	17db      	asrs	r3, r3, #31
 80098be:	401f      	ands	r7, r3
 80098c0:	00bf      	lsls	r7, r7, #2
 80098c2:	0023      	movs	r3, r4
 80098c4:	201f      	movs	r0, #31
 80098c6:	19c9      	adds	r1, r1, r7
 80098c8:	0037      	movs	r7, r6
 80098ca:	6922      	ldr	r2, [r4, #16]
 80098cc:	3314      	adds	r3, #20
 80098ce:	0092      	lsls	r2, r2, #2
 80098d0:	189a      	adds	r2, r3, r2
 80098d2:	4007      	ands	r7, r0
 80098d4:	4206      	tst	r6, r0
 80098d6:	d029      	beq.n	800992c <__lshift+0xc4>
 80098d8:	3001      	adds	r0, #1
 80098da:	1bc0      	subs	r0, r0, r7
 80098dc:	9003      	str	r0, [sp, #12]
 80098de:	468c      	mov	ip, r1
 80098e0:	2000      	movs	r0, #0
 80098e2:	681e      	ldr	r6, [r3, #0]
 80098e4:	40be      	lsls	r6, r7
 80098e6:	4306      	orrs	r6, r0
 80098e8:	4660      	mov	r0, ip
 80098ea:	c040      	stmia	r0!, {r6}
 80098ec:	4684      	mov	ip, r0
 80098ee:	9e03      	ldr	r6, [sp, #12]
 80098f0:	cb01      	ldmia	r3!, {r0}
 80098f2:	40f0      	lsrs	r0, r6
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d8f4      	bhi.n	80098e2 <__lshift+0x7a>
 80098f8:	0026      	movs	r6, r4
 80098fa:	3615      	adds	r6, #21
 80098fc:	2304      	movs	r3, #4
 80098fe:	42b2      	cmp	r2, r6
 8009900:	d304      	bcc.n	800990c <__lshift+0xa4>
 8009902:	1b13      	subs	r3, r2, r4
 8009904:	3b15      	subs	r3, #21
 8009906:	089b      	lsrs	r3, r3, #2
 8009908:	3301      	adds	r3, #1
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	50c8      	str	r0, [r1, r3]
 800990e:	2800      	cmp	r0, #0
 8009910:	d002      	beq.n	8009918 <__lshift+0xb0>
 8009912:	9b01      	ldr	r3, [sp, #4]
 8009914:	3302      	adds	r3, #2
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	9b00      	ldr	r3, [sp, #0]
 800991a:	9802      	ldr	r0, [sp, #8]
 800991c:	3b01      	subs	r3, #1
 800991e:	0021      	movs	r1, r4
 8009920:	612b      	str	r3, [r5, #16]
 8009922:	f7ff fd77 	bl	8009414 <_Bfree>
 8009926:	0028      	movs	r0, r5
 8009928:	b005      	add	sp, #20
 800992a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800992c:	cb01      	ldmia	r3!, {r0}
 800992e:	c101      	stmia	r1!, {r0}
 8009930:	429a      	cmp	r2, r3
 8009932:	d8fb      	bhi.n	800992c <__lshift+0xc4>
 8009934:	e7f0      	b.n	8009918 <__lshift+0xb0>
 8009936:	46c0      	nop			@ (mov r8, r8)
 8009938:	0800bf39 	.word	0x0800bf39
 800993c:	0800bf4a 	.word	0x0800bf4a

08009940 <__mcmp>:
 8009940:	b530      	push	{r4, r5, lr}
 8009942:	690b      	ldr	r3, [r1, #16]
 8009944:	6904      	ldr	r4, [r0, #16]
 8009946:	0002      	movs	r2, r0
 8009948:	1ae0      	subs	r0, r4, r3
 800994a:	429c      	cmp	r4, r3
 800994c:	d10f      	bne.n	800996e <__mcmp+0x2e>
 800994e:	3214      	adds	r2, #20
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	3114      	adds	r1, #20
 8009954:	0014      	movs	r4, r2
 8009956:	18c9      	adds	r1, r1, r3
 8009958:	18d2      	adds	r2, r2, r3
 800995a:	3a04      	subs	r2, #4
 800995c:	3904      	subs	r1, #4
 800995e:	6815      	ldr	r5, [r2, #0]
 8009960:	680b      	ldr	r3, [r1, #0]
 8009962:	429d      	cmp	r5, r3
 8009964:	d004      	beq.n	8009970 <__mcmp+0x30>
 8009966:	2001      	movs	r0, #1
 8009968:	429d      	cmp	r5, r3
 800996a:	d200      	bcs.n	800996e <__mcmp+0x2e>
 800996c:	3802      	subs	r0, #2
 800996e:	bd30      	pop	{r4, r5, pc}
 8009970:	4294      	cmp	r4, r2
 8009972:	d3f2      	bcc.n	800995a <__mcmp+0x1a>
 8009974:	e7fb      	b.n	800996e <__mcmp+0x2e>
	...

08009978 <__mdiff>:
 8009978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800997a:	000c      	movs	r4, r1
 800997c:	b087      	sub	sp, #28
 800997e:	9000      	str	r0, [sp, #0]
 8009980:	0011      	movs	r1, r2
 8009982:	0020      	movs	r0, r4
 8009984:	0017      	movs	r7, r2
 8009986:	f7ff ffdb 	bl	8009940 <__mcmp>
 800998a:	1e05      	subs	r5, r0, #0
 800998c:	d110      	bne.n	80099b0 <__mdiff+0x38>
 800998e:	0001      	movs	r1, r0
 8009990:	9800      	ldr	r0, [sp, #0]
 8009992:	f7ff fcfb 	bl	800938c <_Balloc>
 8009996:	1e02      	subs	r2, r0, #0
 8009998:	d104      	bne.n	80099a4 <__mdiff+0x2c>
 800999a:	4b40      	ldr	r3, [pc, #256]	@ (8009a9c <__mdiff+0x124>)
 800999c:	4840      	ldr	r0, [pc, #256]	@ (8009aa0 <__mdiff+0x128>)
 800999e:	4941      	ldr	r1, [pc, #260]	@ (8009aa4 <__mdiff+0x12c>)
 80099a0:	f001 fab4 	bl	800af0c <__assert_func>
 80099a4:	2301      	movs	r3, #1
 80099a6:	6145      	str	r5, [r0, #20]
 80099a8:	6103      	str	r3, [r0, #16]
 80099aa:	0010      	movs	r0, r2
 80099ac:	b007      	add	sp, #28
 80099ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b0:	2600      	movs	r6, #0
 80099b2:	42b0      	cmp	r0, r6
 80099b4:	da03      	bge.n	80099be <__mdiff+0x46>
 80099b6:	0023      	movs	r3, r4
 80099b8:	003c      	movs	r4, r7
 80099ba:	001f      	movs	r7, r3
 80099bc:	3601      	adds	r6, #1
 80099be:	6861      	ldr	r1, [r4, #4]
 80099c0:	9800      	ldr	r0, [sp, #0]
 80099c2:	f7ff fce3 	bl	800938c <_Balloc>
 80099c6:	1e02      	subs	r2, r0, #0
 80099c8:	d103      	bne.n	80099d2 <__mdiff+0x5a>
 80099ca:	4b34      	ldr	r3, [pc, #208]	@ (8009a9c <__mdiff+0x124>)
 80099cc:	4834      	ldr	r0, [pc, #208]	@ (8009aa0 <__mdiff+0x128>)
 80099ce:	4936      	ldr	r1, [pc, #216]	@ (8009aa8 <__mdiff+0x130>)
 80099d0:	e7e6      	b.n	80099a0 <__mdiff+0x28>
 80099d2:	6923      	ldr	r3, [r4, #16]
 80099d4:	3414      	adds	r4, #20
 80099d6:	9300      	str	r3, [sp, #0]
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	18e3      	adds	r3, r4, r3
 80099dc:	0021      	movs	r1, r4
 80099de:	9401      	str	r4, [sp, #4]
 80099e0:	003c      	movs	r4, r7
 80099e2:	9302      	str	r3, [sp, #8]
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	3414      	adds	r4, #20
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	18e3      	adds	r3, r4, r3
 80099ec:	9303      	str	r3, [sp, #12]
 80099ee:	0003      	movs	r3, r0
 80099f0:	60c6      	str	r6, [r0, #12]
 80099f2:	468c      	mov	ip, r1
 80099f4:	2000      	movs	r0, #0
 80099f6:	3314      	adds	r3, #20
 80099f8:	9304      	str	r3, [sp, #16]
 80099fa:	9305      	str	r3, [sp, #20]
 80099fc:	4663      	mov	r3, ip
 80099fe:	cb20      	ldmia	r3!, {r5}
 8009a00:	b2a9      	uxth	r1, r5
 8009a02:	000e      	movs	r6, r1
 8009a04:	469c      	mov	ip, r3
 8009a06:	cc08      	ldmia	r4!, {r3}
 8009a08:	0c2d      	lsrs	r5, r5, #16
 8009a0a:	b299      	uxth	r1, r3
 8009a0c:	1a71      	subs	r1, r6, r1
 8009a0e:	1809      	adds	r1, r1, r0
 8009a10:	0c1b      	lsrs	r3, r3, #16
 8009a12:	1408      	asrs	r0, r1, #16
 8009a14:	1aeb      	subs	r3, r5, r3
 8009a16:	181b      	adds	r3, r3, r0
 8009a18:	1418      	asrs	r0, r3, #16
 8009a1a:	b289      	uxth	r1, r1
 8009a1c:	041b      	lsls	r3, r3, #16
 8009a1e:	4319      	orrs	r1, r3
 8009a20:	9b05      	ldr	r3, [sp, #20]
 8009a22:	c302      	stmia	r3!, {r1}
 8009a24:	9305      	str	r3, [sp, #20]
 8009a26:	9b03      	ldr	r3, [sp, #12]
 8009a28:	42a3      	cmp	r3, r4
 8009a2a:	d8e7      	bhi.n	80099fc <__mdiff+0x84>
 8009a2c:	0039      	movs	r1, r7
 8009a2e:	9c03      	ldr	r4, [sp, #12]
 8009a30:	3115      	adds	r1, #21
 8009a32:	2304      	movs	r3, #4
 8009a34:	428c      	cmp	r4, r1
 8009a36:	d304      	bcc.n	8009a42 <__mdiff+0xca>
 8009a38:	1be3      	subs	r3, r4, r7
 8009a3a:	3b15      	subs	r3, #21
 8009a3c:	089b      	lsrs	r3, r3, #2
 8009a3e:	3301      	adds	r3, #1
 8009a40:	009b      	lsls	r3, r3, #2
 8009a42:	9901      	ldr	r1, [sp, #4]
 8009a44:	18cd      	adds	r5, r1, r3
 8009a46:	9904      	ldr	r1, [sp, #16]
 8009a48:	002e      	movs	r6, r5
 8009a4a:	18cb      	adds	r3, r1, r3
 8009a4c:	001f      	movs	r7, r3
 8009a4e:	9902      	ldr	r1, [sp, #8]
 8009a50:	428e      	cmp	r6, r1
 8009a52:	d311      	bcc.n	8009a78 <__mdiff+0x100>
 8009a54:	9c02      	ldr	r4, [sp, #8]
 8009a56:	1ee9      	subs	r1, r5, #3
 8009a58:	2000      	movs	r0, #0
 8009a5a:	428c      	cmp	r4, r1
 8009a5c:	d304      	bcc.n	8009a68 <__mdiff+0xf0>
 8009a5e:	0021      	movs	r1, r4
 8009a60:	3103      	adds	r1, #3
 8009a62:	1b49      	subs	r1, r1, r5
 8009a64:	0889      	lsrs	r1, r1, #2
 8009a66:	0088      	lsls	r0, r1, #2
 8009a68:	181b      	adds	r3, r3, r0
 8009a6a:	3b04      	subs	r3, #4
 8009a6c:	6819      	ldr	r1, [r3, #0]
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	d010      	beq.n	8009a94 <__mdiff+0x11c>
 8009a72:	9b00      	ldr	r3, [sp, #0]
 8009a74:	6113      	str	r3, [r2, #16]
 8009a76:	e798      	b.n	80099aa <__mdiff+0x32>
 8009a78:	4684      	mov	ip, r0
 8009a7a:	ce02      	ldmia	r6!, {r1}
 8009a7c:	b288      	uxth	r0, r1
 8009a7e:	4460      	add	r0, ip
 8009a80:	1400      	asrs	r0, r0, #16
 8009a82:	0c0c      	lsrs	r4, r1, #16
 8009a84:	1904      	adds	r4, r0, r4
 8009a86:	4461      	add	r1, ip
 8009a88:	1420      	asrs	r0, r4, #16
 8009a8a:	b289      	uxth	r1, r1
 8009a8c:	0424      	lsls	r4, r4, #16
 8009a8e:	4321      	orrs	r1, r4
 8009a90:	c702      	stmia	r7!, {r1}
 8009a92:	e7dc      	b.n	8009a4e <__mdiff+0xd6>
 8009a94:	9900      	ldr	r1, [sp, #0]
 8009a96:	3901      	subs	r1, #1
 8009a98:	9100      	str	r1, [sp, #0]
 8009a9a:	e7e6      	b.n	8009a6a <__mdiff+0xf2>
 8009a9c:	0800bf39 	.word	0x0800bf39
 8009aa0:	0800bf4a 	.word	0x0800bf4a
 8009aa4:	00000237 	.word	0x00000237
 8009aa8:	00000245 	.word	0x00000245

08009aac <__ulp>:
 8009aac:	b510      	push	{r4, lr}
 8009aae:	2400      	movs	r4, #0
 8009ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8009ae4 <__ulp+0x38>)
 8009ab2:	4a0d      	ldr	r2, [pc, #52]	@ (8009ae8 <__ulp+0x3c>)
 8009ab4:	400b      	ands	r3, r1
 8009ab6:	189b      	adds	r3, r3, r2
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	dc06      	bgt.n	8009aca <__ulp+0x1e>
 8009abc:	425b      	negs	r3, r3
 8009abe:	151a      	asrs	r2, r3, #20
 8009ac0:	2a13      	cmp	r2, #19
 8009ac2:	dc05      	bgt.n	8009ad0 <__ulp+0x24>
 8009ac4:	2380      	movs	r3, #128	@ 0x80
 8009ac6:	031b      	lsls	r3, r3, #12
 8009ac8:	4113      	asrs	r3, r2
 8009aca:	0019      	movs	r1, r3
 8009acc:	0020      	movs	r0, r4
 8009ace:	bd10      	pop	{r4, pc}
 8009ad0:	3a14      	subs	r2, #20
 8009ad2:	2401      	movs	r4, #1
 8009ad4:	2a1e      	cmp	r2, #30
 8009ad6:	dc02      	bgt.n	8009ade <__ulp+0x32>
 8009ad8:	2480      	movs	r4, #128	@ 0x80
 8009ada:	0624      	lsls	r4, r4, #24
 8009adc:	40d4      	lsrs	r4, r2
 8009ade:	2300      	movs	r3, #0
 8009ae0:	e7f3      	b.n	8009aca <__ulp+0x1e>
 8009ae2:	46c0      	nop			@ (mov r8, r8)
 8009ae4:	7ff00000 	.word	0x7ff00000
 8009ae8:	fcc00000 	.word	0xfcc00000

08009aec <__b2d>:
 8009aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009aee:	0006      	movs	r6, r0
 8009af0:	6903      	ldr	r3, [r0, #16]
 8009af2:	3614      	adds	r6, #20
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	18f3      	adds	r3, r6, r3
 8009af8:	1f1d      	subs	r5, r3, #4
 8009afa:	682c      	ldr	r4, [r5, #0]
 8009afc:	000f      	movs	r7, r1
 8009afe:	0020      	movs	r0, r4
 8009b00:	9301      	str	r3, [sp, #4]
 8009b02:	f7ff fd3b 	bl	800957c <__hi0bits>
 8009b06:	2220      	movs	r2, #32
 8009b08:	1a12      	subs	r2, r2, r0
 8009b0a:	603a      	str	r2, [r7, #0]
 8009b0c:	0003      	movs	r3, r0
 8009b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8009b80 <__b2d+0x94>)
 8009b10:	280a      	cmp	r0, #10
 8009b12:	dc15      	bgt.n	8009b40 <__b2d+0x54>
 8009b14:	210b      	movs	r1, #11
 8009b16:	0027      	movs	r7, r4
 8009b18:	1a09      	subs	r1, r1, r0
 8009b1a:	40cf      	lsrs	r7, r1
 8009b1c:	433a      	orrs	r2, r7
 8009b1e:	468c      	mov	ip, r1
 8009b20:	0011      	movs	r1, r2
 8009b22:	2200      	movs	r2, #0
 8009b24:	42ae      	cmp	r6, r5
 8009b26:	d202      	bcs.n	8009b2e <__b2d+0x42>
 8009b28:	9a01      	ldr	r2, [sp, #4]
 8009b2a:	3a08      	subs	r2, #8
 8009b2c:	6812      	ldr	r2, [r2, #0]
 8009b2e:	3315      	adds	r3, #21
 8009b30:	409c      	lsls	r4, r3
 8009b32:	4663      	mov	r3, ip
 8009b34:	0027      	movs	r7, r4
 8009b36:	40da      	lsrs	r2, r3
 8009b38:	4317      	orrs	r7, r2
 8009b3a:	0038      	movs	r0, r7
 8009b3c:	b003      	add	sp, #12
 8009b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b40:	2700      	movs	r7, #0
 8009b42:	42ae      	cmp	r6, r5
 8009b44:	d202      	bcs.n	8009b4c <__b2d+0x60>
 8009b46:	9d01      	ldr	r5, [sp, #4]
 8009b48:	3d08      	subs	r5, #8
 8009b4a:	682f      	ldr	r7, [r5, #0]
 8009b4c:	210b      	movs	r1, #11
 8009b4e:	4249      	negs	r1, r1
 8009b50:	468c      	mov	ip, r1
 8009b52:	449c      	add	ip, r3
 8009b54:	2b0b      	cmp	r3, #11
 8009b56:	d010      	beq.n	8009b7a <__b2d+0x8e>
 8009b58:	4661      	mov	r1, ip
 8009b5a:	2320      	movs	r3, #32
 8009b5c:	408c      	lsls	r4, r1
 8009b5e:	1a5b      	subs	r3, r3, r1
 8009b60:	0039      	movs	r1, r7
 8009b62:	40d9      	lsrs	r1, r3
 8009b64:	430c      	orrs	r4, r1
 8009b66:	4322      	orrs	r2, r4
 8009b68:	0011      	movs	r1, r2
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	42b5      	cmp	r5, r6
 8009b6e:	d901      	bls.n	8009b74 <__b2d+0x88>
 8009b70:	3d04      	subs	r5, #4
 8009b72:	682a      	ldr	r2, [r5, #0]
 8009b74:	4664      	mov	r4, ip
 8009b76:	40a7      	lsls	r7, r4
 8009b78:	e7dd      	b.n	8009b36 <__b2d+0x4a>
 8009b7a:	4322      	orrs	r2, r4
 8009b7c:	0011      	movs	r1, r2
 8009b7e:	e7dc      	b.n	8009b3a <__b2d+0x4e>
 8009b80:	3ff00000 	.word	0x3ff00000

08009b84 <__d2b>:
 8009b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b86:	2101      	movs	r1, #1
 8009b88:	0016      	movs	r6, r2
 8009b8a:	001f      	movs	r7, r3
 8009b8c:	f7ff fbfe 	bl	800938c <_Balloc>
 8009b90:	1e04      	subs	r4, r0, #0
 8009b92:	d105      	bne.n	8009ba0 <__d2b+0x1c>
 8009b94:	0022      	movs	r2, r4
 8009b96:	4b25      	ldr	r3, [pc, #148]	@ (8009c2c <__d2b+0xa8>)
 8009b98:	4825      	ldr	r0, [pc, #148]	@ (8009c30 <__d2b+0xac>)
 8009b9a:	4926      	ldr	r1, [pc, #152]	@ (8009c34 <__d2b+0xb0>)
 8009b9c:	f001 f9b6 	bl	800af0c <__assert_func>
 8009ba0:	033b      	lsls	r3, r7, #12
 8009ba2:	007d      	lsls	r5, r7, #1
 8009ba4:	0b1b      	lsrs	r3, r3, #12
 8009ba6:	0d6d      	lsrs	r5, r5, #21
 8009ba8:	d002      	beq.n	8009bb0 <__d2b+0x2c>
 8009baa:	2280      	movs	r2, #128	@ 0x80
 8009bac:	0352      	lsls	r2, r2, #13
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	9301      	str	r3, [sp, #4]
 8009bb2:	2e00      	cmp	r6, #0
 8009bb4:	d025      	beq.n	8009c02 <__d2b+0x7e>
 8009bb6:	4668      	mov	r0, sp
 8009bb8:	9600      	str	r6, [sp, #0]
 8009bba:	f7ff fd00 	bl	80095be <__lo0bits>
 8009bbe:	9b01      	ldr	r3, [sp, #4]
 8009bc0:	9900      	ldr	r1, [sp, #0]
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	d01b      	beq.n	8009bfe <__d2b+0x7a>
 8009bc6:	2220      	movs	r2, #32
 8009bc8:	001e      	movs	r6, r3
 8009bca:	1a12      	subs	r2, r2, r0
 8009bcc:	4096      	lsls	r6, r2
 8009bce:	0032      	movs	r2, r6
 8009bd0:	40c3      	lsrs	r3, r0
 8009bd2:	430a      	orrs	r2, r1
 8009bd4:	6162      	str	r2, [r4, #20]
 8009bd6:	9301      	str	r3, [sp, #4]
 8009bd8:	9e01      	ldr	r6, [sp, #4]
 8009bda:	61a6      	str	r6, [r4, #24]
 8009bdc:	1e73      	subs	r3, r6, #1
 8009bde:	419e      	sbcs	r6, r3
 8009be0:	3601      	adds	r6, #1
 8009be2:	6126      	str	r6, [r4, #16]
 8009be4:	2d00      	cmp	r5, #0
 8009be6:	d014      	beq.n	8009c12 <__d2b+0x8e>
 8009be8:	2635      	movs	r6, #53	@ 0x35
 8009bea:	4b13      	ldr	r3, [pc, #76]	@ (8009c38 <__d2b+0xb4>)
 8009bec:	18ed      	adds	r5, r5, r3
 8009bee:	9b08      	ldr	r3, [sp, #32]
 8009bf0:	182d      	adds	r5, r5, r0
 8009bf2:	601d      	str	r5, [r3, #0]
 8009bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf6:	1a36      	subs	r6, r6, r0
 8009bf8:	601e      	str	r6, [r3, #0]
 8009bfa:	0020      	movs	r0, r4
 8009bfc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009bfe:	6161      	str	r1, [r4, #20]
 8009c00:	e7ea      	b.n	8009bd8 <__d2b+0x54>
 8009c02:	a801      	add	r0, sp, #4
 8009c04:	f7ff fcdb 	bl	80095be <__lo0bits>
 8009c08:	9b01      	ldr	r3, [sp, #4]
 8009c0a:	2601      	movs	r6, #1
 8009c0c:	6163      	str	r3, [r4, #20]
 8009c0e:	3020      	adds	r0, #32
 8009c10:	e7e7      	b.n	8009be2 <__d2b+0x5e>
 8009c12:	4b0a      	ldr	r3, [pc, #40]	@ (8009c3c <__d2b+0xb8>)
 8009c14:	18c0      	adds	r0, r0, r3
 8009c16:	9b08      	ldr	r3, [sp, #32]
 8009c18:	6018      	str	r0, [r3, #0]
 8009c1a:	4b09      	ldr	r3, [pc, #36]	@ (8009c40 <__d2b+0xbc>)
 8009c1c:	18f3      	adds	r3, r6, r3
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	18e3      	adds	r3, r4, r3
 8009c22:	6958      	ldr	r0, [r3, #20]
 8009c24:	f7ff fcaa 	bl	800957c <__hi0bits>
 8009c28:	0176      	lsls	r6, r6, #5
 8009c2a:	e7e3      	b.n	8009bf4 <__d2b+0x70>
 8009c2c:	0800bf39 	.word	0x0800bf39
 8009c30:	0800bf4a 	.word	0x0800bf4a
 8009c34:	0000030f 	.word	0x0000030f
 8009c38:	fffffbcd 	.word	0xfffffbcd
 8009c3c:	fffffbce 	.word	0xfffffbce
 8009c40:	3fffffff 	.word	0x3fffffff

08009c44 <__ratio>:
 8009c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c46:	b087      	sub	sp, #28
 8009c48:	000f      	movs	r7, r1
 8009c4a:	a904      	add	r1, sp, #16
 8009c4c:	0006      	movs	r6, r0
 8009c4e:	f7ff ff4d 	bl	8009aec <__b2d>
 8009c52:	9000      	str	r0, [sp, #0]
 8009c54:	9101      	str	r1, [sp, #4]
 8009c56:	9b00      	ldr	r3, [sp, #0]
 8009c58:	9c01      	ldr	r4, [sp, #4]
 8009c5a:	0038      	movs	r0, r7
 8009c5c:	a905      	add	r1, sp, #20
 8009c5e:	9302      	str	r3, [sp, #8]
 8009c60:	9403      	str	r4, [sp, #12]
 8009c62:	f7ff ff43 	bl	8009aec <__b2d>
 8009c66:	000d      	movs	r5, r1
 8009c68:	0002      	movs	r2, r0
 8009c6a:	000b      	movs	r3, r1
 8009c6c:	6930      	ldr	r0, [r6, #16]
 8009c6e:	6939      	ldr	r1, [r7, #16]
 8009c70:	9e04      	ldr	r6, [sp, #16]
 8009c72:	1a40      	subs	r0, r0, r1
 8009c74:	9905      	ldr	r1, [sp, #20]
 8009c76:	0140      	lsls	r0, r0, #5
 8009c78:	1a71      	subs	r1, r6, r1
 8009c7a:	1841      	adds	r1, r0, r1
 8009c7c:	0508      	lsls	r0, r1, #20
 8009c7e:	2900      	cmp	r1, #0
 8009c80:	dd08      	ble.n	8009c94 <__ratio+0x50>
 8009c82:	9901      	ldr	r1, [sp, #4]
 8009c84:	1841      	adds	r1, r0, r1
 8009c86:	9103      	str	r1, [sp, #12]
 8009c88:	9802      	ldr	r0, [sp, #8]
 8009c8a:	9903      	ldr	r1, [sp, #12]
 8009c8c:	f7f7 fd3c 	bl	8001708 <__aeabi_ddiv>
 8009c90:	b007      	add	sp, #28
 8009c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c94:	1a2b      	subs	r3, r5, r0
 8009c96:	e7f7      	b.n	8009c88 <__ratio+0x44>

08009c98 <__copybits>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	0014      	movs	r4, r2
 8009c9c:	0005      	movs	r5, r0
 8009c9e:	3901      	subs	r1, #1
 8009ca0:	6913      	ldr	r3, [r2, #16]
 8009ca2:	1149      	asrs	r1, r1, #5
 8009ca4:	3101      	adds	r1, #1
 8009ca6:	0089      	lsls	r1, r1, #2
 8009ca8:	3414      	adds	r4, #20
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	1841      	adds	r1, r0, r1
 8009cae:	18e3      	adds	r3, r4, r3
 8009cb0:	42a3      	cmp	r3, r4
 8009cb2:	d80d      	bhi.n	8009cd0 <__copybits+0x38>
 8009cb4:	0014      	movs	r4, r2
 8009cb6:	3411      	adds	r4, #17
 8009cb8:	2500      	movs	r5, #0
 8009cba:	429c      	cmp	r4, r3
 8009cbc:	d803      	bhi.n	8009cc6 <__copybits+0x2e>
 8009cbe:	1a9b      	subs	r3, r3, r2
 8009cc0:	3b11      	subs	r3, #17
 8009cc2:	089b      	lsrs	r3, r3, #2
 8009cc4:	009d      	lsls	r5, r3, #2
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	1940      	adds	r0, r0, r5
 8009cca:	4281      	cmp	r1, r0
 8009ccc:	d803      	bhi.n	8009cd6 <__copybits+0x3e>
 8009cce:	bd70      	pop	{r4, r5, r6, pc}
 8009cd0:	cc40      	ldmia	r4!, {r6}
 8009cd2:	c540      	stmia	r5!, {r6}
 8009cd4:	e7ec      	b.n	8009cb0 <__copybits+0x18>
 8009cd6:	c008      	stmia	r0!, {r3}
 8009cd8:	e7f7      	b.n	8009cca <__copybits+0x32>

08009cda <__any_on>:
 8009cda:	0002      	movs	r2, r0
 8009cdc:	6900      	ldr	r0, [r0, #16]
 8009cde:	b510      	push	{r4, lr}
 8009ce0:	3214      	adds	r2, #20
 8009ce2:	114b      	asrs	r3, r1, #5
 8009ce4:	4298      	cmp	r0, r3
 8009ce6:	db13      	blt.n	8009d10 <__any_on+0x36>
 8009ce8:	dd0c      	ble.n	8009d04 <__any_on+0x2a>
 8009cea:	241f      	movs	r4, #31
 8009cec:	0008      	movs	r0, r1
 8009cee:	4020      	ands	r0, r4
 8009cf0:	4221      	tst	r1, r4
 8009cf2:	d007      	beq.n	8009d04 <__any_on+0x2a>
 8009cf4:	0099      	lsls	r1, r3, #2
 8009cf6:	588c      	ldr	r4, [r1, r2]
 8009cf8:	0021      	movs	r1, r4
 8009cfa:	40c1      	lsrs	r1, r0
 8009cfc:	4081      	lsls	r1, r0
 8009cfe:	2001      	movs	r0, #1
 8009d00:	428c      	cmp	r4, r1
 8009d02:	d104      	bne.n	8009d0e <__any_on+0x34>
 8009d04:	009b      	lsls	r3, r3, #2
 8009d06:	18d3      	adds	r3, r2, r3
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d803      	bhi.n	8009d14 <__any_on+0x3a>
 8009d0c:	2000      	movs	r0, #0
 8009d0e:	bd10      	pop	{r4, pc}
 8009d10:	0003      	movs	r3, r0
 8009d12:	e7f7      	b.n	8009d04 <__any_on+0x2a>
 8009d14:	3b04      	subs	r3, #4
 8009d16:	6819      	ldr	r1, [r3, #0]
 8009d18:	2900      	cmp	r1, #0
 8009d1a:	d0f5      	beq.n	8009d08 <__any_on+0x2e>
 8009d1c:	2001      	movs	r0, #1
 8009d1e:	e7f6      	b.n	8009d0e <__any_on+0x34>

08009d20 <sulp>:
 8009d20:	b570      	push	{r4, r5, r6, lr}
 8009d22:	0016      	movs	r6, r2
 8009d24:	000d      	movs	r5, r1
 8009d26:	f7ff fec1 	bl	8009aac <__ulp>
 8009d2a:	2e00      	cmp	r6, #0
 8009d2c:	d00d      	beq.n	8009d4a <sulp+0x2a>
 8009d2e:	236b      	movs	r3, #107	@ 0x6b
 8009d30:	006a      	lsls	r2, r5, #1
 8009d32:	0d52      	lsrs	r2, r2, #21
 8009d34:	1a9b      	subs	r3, r3, r2
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	dd07      	ble.n	8009d4a <sulp+0x2a>
 8009d3a:	2400      	movs	r4, #0
 8009d3c:	4a03      	ldr	r2, [pc, #12]	@ (8009d4c <sulp+0x2c>)
 8009d3e:	051b      	lsls	r3, r3, #20
 8009d40:	189d      	adds	r5, r3, r2
 8009d42:	002b      	movs	r3, r5
 8009d44:	0022      	movs	r2, r4
 8009d46:	f7f8 f923 	bl	8001f90 <__aeabi_dmul>
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	3ff00000 	.word	0x3ff00000

08009d50 <_strtod_l>:
 8009d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d52:	b0a3      	sub	sp, #140	@ 0x8c
 8009d54:	921b      	str	r2, [sp, #108]	@ 0x6c
 8009d56:	2200      	movs	r2, #0
 8009d58:	2600      	movs	r6, #0
 8009d5a:	2700      	movs	r7, #0
 8009d5c:	9005      	str	r0, [sp, #20]
 8009d5e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d60:	921e      	str	r2, [sp, #120]	@ 0x78
 8009d62:	911d      	str	r1, [sp, #116]	@ 0x74
 8009d64:	780a      	ldrb	r2, [r1, #0]
 8009d66:	2a2b      	cmp	r2, #43	@ 0x2b
 8009d68:	d053      	beq.n	8009e12 <_strtod_l+0xc2>
 8009d6a:	d83f      	bhi.n	8009dec <_strtod_l+0x9c>
 8009d6c:	2a0d      	cmp	r2, #13
 8009d6e:	d839      	bhi.n	8009de4 <_strtod_l+0x94>
 8009d70:	2a08      	cmp	r2, #8
 8009d72:	d839      	bhi.n	8009de8 <_strtod_l+0x98>
 8009d74:	2a00      	cmp	r2, #0
 8009d76:	d042      	beq.n	8009dfe <_strtod_l+0xae>
 8009d78:	2200      	movs	r2, #0
 8009d7a:	9212      	str	r2, [sp, #72]	@ 0x48
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8009d80:	910c      	str	r1, [sp, #48]	@ 0x30
 8009d82:	782a      	ldrb	r2, [r5, #0]
 8009d84:	2a30      	cmp	r2, #48	@ 0x30
 8009d86:	d000      	beq.n	8009d8a <_strtod_l+0x3a>
 8009d88:	e083      	b.n	8009e92 <_strtod_l+0x142>
 8009d8a:	786a      	ldrb	r2, [r5, #1]
 8009d8c:	3120      	adds	r1, #32
 8009d8e:	438a      	bics	r2, r1
 8009d90:	2a58      	cmp	r2, #88	@ 0x58
 8009d92:	d000      	beq.n	8009d96 <_strtod_l+0x46>
 8009d94:	e073      	b.n	8009e7e <_strtod_l+0x12e>
 8009d96:	9302      	str	r3, [sp, #8]
 8009d98:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d9a:	4a95      	ldr	r2, [pc, #596]	@ (8009ff0 <_strtod_l+0x2a0>)
 8009d9c:	9301      	str	r3, [sp, #4]
 8009d9e:	ab1e      	add	r3, sp, #120	@ 0x78
 8009da0:	9300      	str	r3, [sp, #0]
 8009da2:	9805      	ldr	r0, [sp, #20]
 8009da4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009da6:	a91d      	add	r1, sp, #116	@ 0x74
 8009da8:	f001 f964 	bl	800b074 <__gethex>
 8009dac:	230f      	movs	r3, #15
 8009dae:	0002      	movs	r2, r0
 8009db0:	401a      	ands	r2, r3
 8009db2:	0004      	movs	r4, r0
 8009db4:	9206      	str	r2, [sp, #24]
 8009db6:	4218      	tst	r0, r3
 8009db8:	d005      	beq.n	8009dc6 <_strtod_l+0x76>
 8009dba:	2a06      	cmp	r2, #6
 8009dbc:	d12b      	bne.n	8009e16 <_strtod_l+0xc6>
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	3501      	adds	r5, #1
 8009dc2:	951d      	str	r5, [sp, #116]	@ 0x74
 8009dc4:	9312      	str	r3, [sp, #72]	@ 0x48
 8009dc6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d002      	beq.n	8009dd2 <_strtod_l+0x82>
 8009dcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009dce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009dd0:	6013      	str	r3, [r2, #0]
 8009dd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d019      	beq.n	8009e0c <_strtod_l+0xbc>
 8009dd8:	2380      	movs	r3, #128	@ 0x80
 8009dda:	0030      	movs	r0, r6
 8009ddc:	061b      	lsls	r3, r3, #24
 8009dde:	18f9      	adds	r1, r7, r3
 8009de0:	b023      	add	sp, #140	@ 0x8c
 8009de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009de4:	2a20      	cmp	r2, #32
 8009de6:	d1c7      	bne.n	8009d78 <_strtod_l+0x28>
 8009de8:	3101      	adds	r1, #1
 8009dea:	e7ba      	b.n	8009d62 <_strtod_l+0x12>
 8009dec:	2a2d      	cmp	r2, #45	@ 0x2d
 8009dee:	d1c3      	bne.n	8009d78 <_strtod_l+0x28>
 8009df0:	3a2c      	subs	r2, #44	@ 0x2c
 8009df2:	9212      	str	r2, [sp, #72]	@ 0x48
 8009df4:	1c4a      	adds	r2, r1, #1
 8009df6:	921d      	str	r2, [sp, #116]	@ 0x74
 8009df8:	784a      	ldrb	r2, [r1, #1]
 8009dfa:	2a00      	cmp	r2, #0
 8009dfc:	d1be      	bne.n	8009d7c <_strtod_l+0x2c>
 8009dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e00:	931d      	str	r3, [sp, #116]	@ 0x74
 8009e02:	2300      	movs	r3, #0
 8009e04:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e06:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1df      	bne.n	8009dcc <_strtod_l+0x7c>
 8009e0c:	0030      	movs	r0, r6
 8009e0e:	0039      	movs	r1, r7
 8009e10:	e7e6      	b.n	8009de0 <_strtod_l+0x90>
 8009e12:	2200      	movs	r2, #0
 8009e14:	e7ed      	b.n	8009df2 <_strtod_l+0xa2>
 8009e16:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8009e18:	2a00      	cmp	r2, #0
 8009e1a:	d007      	beq.n	8009e2c <_strtod_l+0xdc>
 8009e1c:	2135      	movs	r1, #53	@ 0x35
 8009e1e:	a820      	add	r0, sp, #128	@ 0x80
 8009e20:	f7ff ff3a 	bl	8009c98 <__copybits>
 8009e24:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009e26:	9805      	ldr	r0, [sp, #20]
 8009e28:	f7ff faf4 	bl	8009414 <_Bfree>
 8009e2c:	9806      	ldr	r0, [sp, #24]
 8009e2e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8009e30:	3801      	subs	r0, #1
 8009e32:	2804      	cmp	r0, #4
 8009e34:	d806      	bhi.n	8009e44 <_strtod_l+0xf4>
 8009e36:	f7f6 f96f 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009e3a:	0312      	.short	0x0312
 8009e3c:	1e1c      	.short	0x1e1c
 8009e3e:	12          	.byte	0x12
 8009e3f:	00          	.byte	0x00
 8009e40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009e42:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8009e44:	05e4      	lsls	r4, r4, #23
 8009e46:	d502      	bpl.n	8009e4e <_strtod_l+0xfe>
 8009e48:	2380      	movs	r3, #128	@ 0x80
 8009e4a:	061b      	lsls	r3, r3, #24
 8009e4c:	431f      	orrs	r7, r3
 8009e4e:	4b69      	ldr	r3, [pc, #420]	@ (8009ff4 <_strtod_l+0x2a4>)
 8009e50:	423b      	tst	r3, r7
 8009e52:	d1b8      	bne.n	8009dc6 <_strtod_l+0x76>
 8009e54:	f7fe fad6 	bl	8008404 <__errno>
 8009e58:	2322      	movs	r3, #34	@ 0x22
 8009e5a:	6003      	str	r3, [r0, #0]
 8009e5c:	e7b3      	b.n	8009dc6 <_strtod_l+0x76>
 8009e5e:	4966      	ldr	r1, [pc, #408]	@ (8009ff8 <_strtod_l+0x2a8>)
 8009e60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009e62:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009e64:	400a      	ands	r2, r1
 8009e66:	4965      	ldr	r1, [pc, #404]	@ (8009ffc <_strtod_l+0x2ac>)
 8009e68:	185b      	adds	r3, r3, r1
 8009e6a:	051b      	lsls	r3, r3, #20
 8009e6c:	431a      	orrs	r2, r3
 8009e6e:	0017      	movs	r7, r2
 8009e70:	e7e8      	b.n	8009e44 <_strtod_l+0xf4>
 8009e72:	4f60      	ldr	r7, [pc, #384]	@ (8009ff4 <_strtod_l+0x2a4>)
 8009e74:	e7e6      	b.n	8009e44 <_strtod_l+0xf4>
 8009e76:	2601      	movs	r6, #1
 8009e78:	4f61      	ldr	r7, [pc, #388]	@ (800a000 <_strtod_l+0x2b0>)
 8009e7a:	4276      	negs	r6, r6
 8009e7c:	e7e2      	b.n	8009e44 <_strtod_l+0xf4>
 8009e7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009e80:	1c5a      	adds	r2, r3, #1
 8009e82:	921d      	str	r2, [sp, #116]	@ 0x74
 8009e84:	785b      	ldrb	r3, [r3, #1]
 8009e86:	2b30      	cmp	r3, #48	@ 0x30
 8009e88:	d0f9      	beq.n	8009e7e <_strtod_l+0x12e>
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d09b      	beq.n	8009dc6 <_strtod_l+0x76>
 8009e8e:	2301      	movs	r3, #1
 8009e90:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e92:	2500      	movs	r5, #0
 8009e94:	220a      	movs	r2, #10
 8009e96:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009e98:	950d      	str	r5, [sp, #52]	@ 0x34
 8009e9a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e9c:	9508      	str	r5, [sp, #32]
 8009e9e:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8009ea0:	7804      	ldrb	r4, [r0, #0]
 8009ea2:	0023      	movs	r3, r4
 8009ea4:	3b30      	subs	r3, #48	@ 0x30
 8009ea6:	b2d9      	uxtb	r1, r3
 8009ea8:	2909      	cmp	r1, #9
 8009eaa:	d927      	bls.n	8009efc <_strtod_l+0x1ac>
 8009eac:	2201      	movs	r2, #1
 8009eae:	4955      	ldr	r1, [pc, #340]	@ (800a004 <_strtod_l+0x2b4>)
 8009eb0:	f000 fff8 	bl	800aea4 <strncmp>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	d031      	beq.n	8009f1c <_strtod_l+0x1cc>
 8009eb8:	2000      	movs	r0, #0
 8009eba:	0023      	movs	r3, r4
 8009ebc:	4684      	mov	ip, r0
 8009ebe:	9a08      	ldr	r2, [sp, #32]
 8009ec0:	900e      	str	r0, [sp, #56]	@ 0x38
 8009ec2:	9206      	str	r2, [sp, #24]
 8009ec4:	2220      	movs	r2, #32
 8009ec6:	0019      	movs	r1, r3
 8009ec8:	4391      	bics	r1, r2
 8009eca:	000a      	movs	r2, r1
 8009ecc:	2100      	movs	r1, #0
 8009ece:	9107      	str	r1, [sp, #28]
 8009ed0:	2a45      	cmp	r2, #69	@ 0x45
 8009ed2:	d000      	beq.n	8009ed6 <_strtod_l+0x186>
 8009ed4:	e0c0      	b.n	800a058 <_strtod_l+0x308>
 8009ed6:	9b06      	ldr	r3, [sp, #24]
 8009ed8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009eda:	4303      	orrs	r3, r0
 8009edc:	4313      	orrs	r3, r2
 8009ede:	428b      	cmp	r3, r1
 8009ee0:	d08d      	beq.n	8009dfe <_strtod_l+0xae>
 8009ee2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009ee4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	931d      	str	r3, [sp, #116]	@ 0x74
 8009eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eec:	785b      	ldrb	r3, [r3, #1]
 8009eee:	2b2b      	cmp	r3, #43	@ 0x2b
 8009ef0:	d070      	beq.n	8009fd4 <_strtod_l+0x284>
 8009ef2:	000c      	movs	r4, r1
 8009ef4:	2b2d      	cmp	r3, #45	@ 0x2d
 8009ef6:	d173      	bne.n	8009fe0 <_strtod_l+0x290>
 8009ef8:	2401      	movs	r4, #1
 8009efa:	e06c      	b.n	8009fd6 <_strtod_l+0x286>
 8009efc:	9908      	ldr	r1, [sp, #32]
 8009efe:	2908      	cmp	r1, #8
 8009f00:	dc09      	bgt.n	8009f16 <_strtod_l+0x1c6>
 8009f02:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009f04:	4351      	muls	r1, r2
 8009f06:	185b      	adds	r3, r3, r1
 8009f08:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f0a:	9b08      	ldr	r3, [sp, #32]
 8009f0c:	3001      	adds	r0, #1
 8009f0e:	3301      	adds	r3, #1
 8009f10:	9308      	str	r3, [sp, #32]
 8009f12:	901d      	str	r0, [sp, #116]	@ 0x74
 8009f14:	e7c3      	b.n	8009e9e <_strtod_l+0x14e>
 8009f16:	4355      	muls	r5, r2
 8009f18:	195d      	adds	r5, r3, r5
 8009f1a:	e7f6      	b.n	8009f0a <_strtod_l+0x1ba>
 8009f1c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	921d      	str	r2, [sp, #116]	@ 0x74
 8009f22:	9a08      	ldr	r2, [sp, #32]
 8009f24:	785b      	ldrb	r3, [r3, #1]
 8009f26:	2a00      	cmp	r2, #0
 8009f28:	d03a      	beq.n	8009fa0 <_strtod_l+0x250>
 8009f2a:	900e      	str	r0, [sp, #56]	@ 0x38
 8009f2c:	9206      	str	r2, [sp, #24]
 8009f2e:	001a      	movs	r2, r3
 8009f30:	3a30      	subs	r2, #48	@ 0x30
 8009f32:	2a09      	cmp	r2, #9
 8009f34:	d912      	bls.n	8009f5c <_strtod_l+0x20c>
 8009f36:	2201      	movs	r2, #1
 8009f38:	4694      	mov	ip, r2
 8009f3a:	e7c3      	b.n	8009ec4 <_strtod_l+0x174>
 8009f3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f3e:	3001      	adds	r0, #1
 8009f40:	1c5a      	adds	r2, r3, #1
 8009f42:	921d      	str	r2, [sp, #116]	@ 0x74
 8009f44:	785b      	ldrb	r3, [r3, #1]
 8009f46:	2b30      	cmp	r3, #48	@ 0x30
 8009f48:	d0f8      	beq.n	8009f3c <_strtod_l+0x1ec>
 8009f4a:	001a      	movs	r2, r3
 8009f4c:	3a31      	subs	r2, #49	@ 0x31
 8009f4e:	2a08      	cmp	r2, #8
 8009f50:	d83b      	bhi.n	8009fca <_strtod_l+0x27a>
 8009f52:	900e      	str	r0, [sp, #56]	@ 0x38
 8009f54:	2000      	movs	r0, #0
 8009f56:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009f58:	9006      	str	r0, [sp, #24]
 8009f5a:	9213      	str	r2, [sp, #76]	@ 0x4c
 8009f5c:	001a      	movs	r2, r3
 8009f5e:	1c41      	adds	r1, r0, #1
 8009f60:	3a30      	subs	r2, #48	@ 0x30
 8009f62:	2b30      	cmp	r3, #48	@ 0x30
 8009f64:	d016      	beq.n	8009f94 <_strtod_l+0x244>
 8009f66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f68:	185b      	adds	r3, r3, r1
 8009f6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f6c:	9b06      	ldr	r3, [sp, #24]
 8009f6e:	210a      	movs	r1, #10
 8009f70:	469c      	mov	ip, r3
 8009f72:	4484      	add	ip, r0
 8009f74:	459c      	cmp	ip, r3
 8009f76:	d115      	bne.n	8009fa4 <_strtod_l+0x254>
 8009f78:	9906      	ldr	r1, [sp, #24]
 8009f7a:	9b06      	ldr	r3, [sp, #24]
 8009f7c:	3101      	adds	r1, #1
 8009f7e:	1809      	adds	r1, r1, r0
 8009f80:	181b      	adds	r3, r3, r0
 8009f82:	9106      	str	r1, [sp, #24]
 8009f84:	2b08      	cmp	r3, #8
 8009f86:	dc19      	bgt.n	8009fbc <_strtod_l+0x26c>
 8009f88:	230a      	movs	r3, #10
 8009f8a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009f8c:	434b      	muls	r3, r1
 8009f8e:	2100      	movs	r1, #0
 8009f90:	18d3      	adds	r3, r2, r3
 8009f92:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f94:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f96:	0008      	movs	r0, r1
 8009f98:	1c5a      	adds	r2, r3, #1
 8009f9a:	921d      	str	r2, [sp, #116]	@ 0x74
 8009f9c:	785b      	ldrb	r3, [r3, #1]
 8009f9e:	e7c6      	b.n	8009f2e <_strtod_l+0x1de>
 8009fa0:	9808      	ldr	r0, [sp, #32]
 8009fa2:	e7d0      	b.n	8009f46 <_strtod_l+0x1f6>
 8009fa4:	1c5c      	adds	r4, r3, #1
 8009fa6:	2b08      	cmp	r3, #8
 8009fa8:	dc04      	bgt.n	8009fb4 <_strtod_l+0x264>
 8009faa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fac:	434b      	muls	r3, r1
 8009fae:	930d      	str	r3, [sp, #52]	@ 0x34
 8009fb0:	0023      	movs	r3, r4
 8009fb2:	e7df      	b.n	8009f74 <_strtod_l+0x224>
 8009fb4:	2c10      	cmp	r4, #16
 8009fb6:	dcfb      	bgt.n	8009fb0 <_strtod_l+0x260>
 8009fb8:	434d      	muls	r5, r1
 8009fba:	e7f9      	b.n	8009fb0 <_strtod_l+0x260>
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	2b0f      	cmp	r3, #15
 8009fc0:	dce8      	bgt.n	8009f94 <_strtod_l+0x244>
 8009fc2:	230a      	movs	r3, #10
 8009fc4:	435d      	muls	r5, r3
 8009fc6:	1955      	adds	r5, r2, r5
 8009fc8:	e7e4      	b.n	8009f94 <_strtod_l+0x244>
 8009fca:	2200      	movs	r2, #0
 8009fcc:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fce:	9206      	str	r2, [sp, #24]
 8009fd0:	3201      	adds	r2, #1
 8009fd2:	e7b1      	b.n	8009f38 <_strtod_l+0x1e8>
 8009fd4:	2400      	movs	r4, #0
 8009fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd8:	3302      	adds	r3, #2
 8009fda:	931d      	str	r3, [sp, #116]	@ 0x74
 8009fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fde:	789b      	ldrb	r3, [r3, #2]
 8009fe0:	001a      	movs	r2, r3
 8009fe2:	3a30      	subs	r2, #48	@ 0x30
 8009fe4:	2a09      	cmp	r2, #9
 8009fe6:	d913      	bls.n	800a010 <_strtod_l+0x2c0>
 8009fe8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fea:	921d      	str	r2, [sp, #116]	@ 0x74
 8009fec:	2200      	movs	r2, #0
 8009fee:	e032      	b.n	800a056 <_strtod_l+0x306>
 8009ff0:	0800c0b8 	.word	0x0800c0b8
 8009ff4:	7ff00000 	.word	0x7ff00000
 8009ff8:	ffefffff 	.word	0xffefffff
 8009ffc:	00000433 	.word	0x00000433
 800a000:	7fffffff 	.word	0x7fffffff
 800a004:	0800c0a0 	.word	0x0800c0a0
 800a008:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a00a:	1c5a      	adds	r2, r3, #1
 800a00c:	921d      	str	r2, [sp, #116]	@ 0x74
 800a00e:	785b      	ldrb	r3, [r3, #1]
 800a010:	2b30      	cmp	r3, #48	@ 0x30
 800a012:	d0f9      	beq.n	800a008 <_strtod_l+0x2b8>
 800a014:	2200      	movs	r2, #0
 800a016:	9207      	str	r2, [sp, #28]
 800a018:	001a      	movs	r2, r3
 800a01a:	3a31      	subs	r2, #49	@ 0x31
 800a01c:	2a08      	cmp	r2, #8
 800a01e:	d81b      	bhi.n	800a058 <_strtod_l+0x308>
 800a020:	3b30      	subs	r3, #48	@ 0x30
 800a022:	9310      	str	r3, [sp, #64]	@ 0x40
 800a024:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a026:	9307      	str	r3, [sp, #28]
 800a028:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a02a:	1c59      	adds	r1, r3, #1
 800a02c:	911d      	str	r1, [sp, #116]	@ 0x74
 800a02e:	785b      	ldrb	r3, [r3, #1]
 800a030:	001a      	movs	r2, r3
 800a032:	3a30      	subs	r2, #48	@ 0x30
 800a034:	2a09      	cmp	r2, #9
 800a036:	d93a      	bls.n	800a0ae <_strtod_l+0x35e>
 800a038:	9a07      	ldr	r2, [sp, #28]
 800a03a:	1a8a      	subs	r2, r1, r2
 800a03c:	49b4      	ldr	r1, [pc, #720]	@ (800a310 <_strtod_l+0x5c0>)
 800a03e:	9107      	str	r1, [sp, #28]
 800a040:	2a08      	cmp	r2, #8
 800a042:	dc04      	bgt.n	800a04e <_strtod_l+0x2fe>
 800a044:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a046:	9207      	str	r2, [sp, #28]
 800a048:	428a      	cmp	r2, r1
 800a04a:	dd00      	ble.n	800a04e <_strtod_l+0x2fe>
 800a04c:	9107      	str	r1, [sp, #28]
 800a04e:	2c00      	cmp	r4, #0
 800a050:	d002      	beq.n	800a058 <_strtod_l+0x308>
 800a052:	9a07      	ldr	r2, [sp, #28]
 800a054:	4252      	negs	r2, r2
 800a056:	9207      	str	r2, [sp, #28]
 800a058:	9a06      	ldr	r2, [sp, #24]
 800a05a:	2a00      	cmp	r2, #0
 800a05c:	d14d      	bne.n	800a0fa <_strtod_l+0x3aa>
 800a05e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a060:	4310      	orrs	r0, r2
 800a062:	d000      	beq.n	800a066 <_strtod_l+0x316>
 800a064:	e6af      	b.n	8009dc6 <_strtod_l+0x76>
 800a066:	4662      	mov	r2, ip
 800a068:	2a00      	cmp	r2, #0
 800a06a:	d000      	beq.n	800a06e <_strtod_l+0x31e>
 800a06c:	e6c7      	b.n	8009dfe <_strtod_l+0xae>
 800a06e:	2b69      	cmp	r3, #105	@ 0x69
 800a070:	d027      	beq.n	800a0c2 <_strtod_l+0x372>
 800a072:	dc23      	bgt.n	800a0bc <_strtod_l+0x36c>
 800a074:	2b49      	cmp	r3, #73	@ 0x49
 800a076:	d024      	beq.n	800a0c2 <_strtod_l+0x372>
 800a078:	2b4e      	cmp	r3, #78	@ 0x4e
 800a07a:	d000      	beq.n	800a07e <_strtod_l+0x32e>
 800a07c:	e6bf      	b.n	8009dfe <_strtod_l+0xae>
 800a07e:	49a5      	ldr	r1, [pc, #660]	@ (800a314 <_strtod_l+0x5c4>)
 800a080:	a81d      	add	r0, sp, #116	@ 0x74
 800a082:	f001 fa2d 	bl	800b4e0 <__match>
 800a086:	2800      	cmp	r0, #0
 800a088:	d100      	bne.n	800a08c <_strtod_l+0x33c>
 800a08a:	e6b8      	b.n	8009dfe <_strtod_l+0xae>
 800a08c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	2b28      	cmp	r3, #40	@ 0x28
 800a092:	d12c      	bne.n	800a0ee <_strtod_l+0x39e>
 800a094:	49a0      	ldr	r1, [pc, #640]	@ (800a318 <_strtod_l+0x5c8>)
 800a096:	aa20      	add	r2, sp, #128	@ 0x80
 800a098:	a81d      	add	r0, sp, #116	@ 0x74
 800a09a:	f001 fa35 	bl	800b508 <__hexnan>
 800a09e:	2805      	cmp	r0, #5
 800a0a0:	d125      	bne.n	800a0ee <_strtod_l+0x39e>
 800a0a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0a4:	4a9d      	ldr	r2, [pc, #628]	@ (800a31c <_strtod_l+0x5cc>)
 800a0a6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a0a8:	431a      	orrs	r2, r3
 800a0aa:	0017      	movs	r7, r2
 800a0ac:	e68b      	b.n	8009dc6 <_strtod_l+0x76>
 800a0ae:	220a      	movs	r2, #10
 800a0b0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a0b2:	434a      	muls	r2, r1
 800a0b4:	18d2      	adds	r2, r2, r3
 800a0b6:	3a30      	subs	r2, #48	@ 0x30
 800a0b8:	9210      	str	r2, [sp, #64]	@ 0x40
 800a0ba:	e7b5      	b.n	800a028 <_strtod_l+0x2d8>
 800a0bc:	2b6e      	cmp	r3, #110	@ 0x6e
 800a0be:	d0de      	beq.n	800a07e <_strtod_l+0x32e>
 800a0c0:	e69d      	b.n	8009dfe <_strtod_l+0xae>
 800a0c2:	4997      	ldr	r1, [pc, #604]	@ (800a320 <_strtod_l+0x5d0>)
 800a0c4:	a81d      	add	r0, sp, #116	@ 0x74
 800a0c6:	f001 fa0b 	bl	800b4e0 <__match>
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d100      	bne.n	800a0d0 <_strtod_l+0x380>
 800a0ce:	e696      	b.n	8009dfe <_strtod_l+0xae>
 800a0d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a0d2:	4994      	ldr	r1, [pc, #592]	@ (800a324 <_strtod_l+0x5d4>)
 800a0d4:	3b01      	subs	r3, #1
 800a0d6:	a81d      	add	r0, sp, #116	@ 0x74
 800a0d8:	931d      	str	r3, [sp, #116]	@ 0x74
 800a0da:	f001 fa01 	bl	800b4e0 <__match>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d102      	bne.n	800a0e8 <_strtod_l+0x398>
 800a0e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	931d      	str	r3, [sp, #116]	@ 0x74
 800a0e8:	2600      	movs	r6, #0
 800a0ea:	4f8c      	ldr	r7, [pc, #560]	@ (800a31c <_strtod_l+0x5cc>)
 800a0ec:	e66b      	b.n	8009dc6 <_strtod_l+0x76>
 800a0ee:	488e      	ldr	r0, [pc, #568]	@ (800a328 <_strtod_l+0x5d8>)
 800a0f0:	f000 ff06 	bl	800af00 <nan>
 800a0f4:	0006      	movs	r6, r0
 800a0f6:	000f      	movs	r7, r1
 800a0f8:	e665      	b.n	8009dc6 <_strtod_l+0x76>
 800a0fa:	9b07      	ldr	r3, [sp, #28]
 800a0fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0fe:	1a9b      	subs	r3, r3, r2
 800a100:	930c      	str	r3, [sp, #48]	@ 0x30
 800a102:	9b08      	ldr	r3, [sp, #32]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d101      	bne.n	800a10c <_strtod_l+0x3bc>
 800a108:	9b06      	ldr	r3, [sp, #24]
 800a10a:	9308      	str	r3, [sp, #32]
 800a10c:	9c06      	ldr	r4, [sp, #24]
 800a10e:	2c10      	cmp	r4, #16
 800a110:	dd00      	ble.n	800a114 <_strtod_l+0x3c4>
 800a112:	2410      	movs	r4, #16
 800a114:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a116:	f7f8 fe2b 	bl	8002d70 <__aeabi_ui2d>
 800a11a:	9b06      	ldr	r3, [sp, #24]
 800a11c:	0006      	movs	r6, r0
 800a11e:	000f      	movs	r7, r1
 800a120:	2b09      	cmp	r3, #9
 800a122:	dc13      	bgt.n	800a14c <_strtod_l+0x3fc>
 800a124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a126:	2b00      	cmp	r3, #0
 800a128:	d100      	bne.n	800a12c <_strtod_l+0x3dc>
 800a12a:	e64c      	b.n	8009dc6 <_strtod_l+0x76>
 800a12c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a12e:	2b00      	cmp	r3, #0
 800a130:	dc00      	bgt.n	800a134 <_strtod_l+0x3e4>
 800a132:	e07e      	b.n	800a232 <_strtod_l+0x4e2>
 800a134:	2b16      	cmp	r3, #22
 800a136:	dc63      	bgt.n	800a200 <_strtod_l+0x4b0>
 800a138:	497c      	ldr	r1, [pc, #496]	@ (800a32c <_strtod_l+0x5dc>)
 800a13a:	00db      	lsls	r3, r3, #3
 800a13c:	18c9      	adds	r1, r1, r3
 800a13e:	0032      	movs	r2, r6
 800a140:	6808      	ldr	r0, [r1, #0]
 800a142:	6849      	ldr	r1, [r1, #4]
 800a144:	003b      	movs	r3, r7
 800a146:	f7f7 ff23 	bl	8001f90 <__aeabi_dmul>
 800a14a:	e7d3      	b.n	800a0f4 <_strtod_l+0x3a4>
 800a14c:	0022      	movs	r2, r4
 800a14e:	4b77      	ldr	r3, [pc, #476]	@ (800a32c <_strtod_l+0x5dc>)
 800a150:	3a09      	subs	r2, #9
 800a152:	00d2      	lsls	r2, r2, #3
 800a154:	189b      	adds	r3, r3, r2
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	f7f7 ff19 	bl	8001f90 <__aeabi_dmul>
 800a15e:	0006      	movs	r6, r0
 800a160:	0028      	movs	r0, r5
 800a162:	000f      	movs	r7, r1
 800a164:	f7f8 fe04 	bl	8002d70 <__aeabi_ui2d>
 800a168:	000b      	movs	r3, r1
 800a16a:	0002      	movs	r2, r0
 800a16c:	0039      	movs	r1, r7
 800a16e:	0030      	movs	r0, r6
 800a170:	f7f6 ff66 	bl	8001040 <__aeabi_dadd>
 800a174:	9b06      	ldr	r3, [sp, #24]
 800a176:	0006      	movs	r6, r0
 800a178:	000f      	movs	r7, r1
 800a17a:	2b0f      	cmp	r3, #15
 800a17c:	ddd2      	ble.n	800a124 <_strtod_l+0x3d4>
 800a17e:	9b06      	ldr	r3, [sp, #24]
 800a180:	1b1c      	subs	r4, r3, r4
 800a182:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a184:	18e4      	adds	r4, r4, r3
 800a186:	2c00      	cmp	r4, #0
 800a188:	dc00      	bgt.n	800a18c <_strtod_l+0x43c>
 800a18a:	e09b      	b.n	800a2c4 <_strtod_l+0x574>
 800a18c:	220f      	movs	r2, #15
 800a18e:	0023      	movs	r3, r4
 800a190:	4013      	ands	r3, r2
 800a192:	4214      	tst	r4, r2
 800a194:	d00a      	beq.n	800a1ac <_strtod_l+0x45c>
 800a196:	4965      	ldr	r1, [pc, #404]	@ (800a32c <_strtod_l+0x5dc>)
 800a198:	00db      	lsls	r3, r3, #3
 800a19a:	18c9      	adds	r1, r1, r3
 800a19c:	0032      	movs	r2, r6
 800a19e:	6808      	ldr	r0, [r1, #0]
 800a1a0:	6849      	ldr	r1, [r1, #4]
 800a1a2:	003b      	movs	r3, r7
 800a1a4:	f7f7 fef4 	bl	8001f90 <__aeabi_dmul>
 800a1a8:	0006      	movs	r6, r0
 800a1aa:	000f      	movs	r7, r1
 800a1ac:	230f      	movs	r3, #15
 800a1ae:	439c      	bics	r4, r3
 800a1b0:	d073      	beq.n	800a29a <_strtod_l+0x54a>
 800a1b2:	3326      	adds	r3, #38	@ 0x26
 800a1b4:	33ff      	adds	r3, #255	@ 0xff
 800a1b6:	429c      	cmp	r4, r3
 800a1b8:	dd4b      	ble.n	800a252 <_strtod_l+0x502>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	9306      	str	r3, [sp, #24]
 800a1be:	9307      	str	r3, [sp, #28]
 800a1c0:	930d      	str	r3, [sp, #52]	@ 0x34
 800a1c2:	9308      	str	r3, [sp, #32]
 800a1c4:	2322      	movs	r3, #34	@ 0x22
 800a1c6:	2600      	movs	r6, #0
 800a1c8:	9a05      	ldr	r2, [sp, #20]
 800a1ca:	4f54      	ldr	r7, [pc, #336]	@ (800a31c <_strtod_l+0x5cc>)
 800a1cc:	6013      	str	r3, [r2, #0]
 800a1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1d0:	42b3      	cmp	r3, r6
 800a1d2:	d100      	bne.n	800a1d6 <_strtod_l+0x486>
 800a1d4:	e5f7      	b.n	8009dc6 <_strtod_l+0x76>
 800a1d6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a1d8:	9805      	ldr	r0, [sp, #20]
 800a1da:	f7ff f91b 	bl	8009414 <_Bfree>
 800a1de:	9908      	ldr	r1, [sp, #32]
 800a1e0:	9805      	ldr	r0, [sp, #20]
 800a1e2:	f7ff f917 	bl	8009414 <_Bfree>
 800a1e6:	9907      	ldr	r1, [sp, #28]
 800a1e8:	9805      	ldr	r0, [sp, #20]
 800a1ea:	f7ff f913 	bl	8009414 <_Bfree>
 800a1ee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a1f0:	9805      	ldr	r0, [sp, #20]
 800a1f2:	f7ff f90f 	bl	8009414 <_Bfree>
 800a1f6:	9906      	ldr	r1, [sp, #24]
 800a1f8:	9805      	ldr	r0, [sp, #20]
 800a1fa:	f7ff f90b 	bl	8009414 <_Bfree>
 800a1fe:	e5e2      	b.n	8009dc6 <_strtod_l+0x76>
 800a200:	2325      	movs	r3, #37	@ 0x25
 800a202:	9a06      	ldr	r2, [sp, #24]
 800a204:	1a9b      	subs	r3, r3, r2
 800a206:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a208:	4293      	cmp	r3, r2
 800a20a:	dbb8      	blt.n	800a17e <_strtod_l+0x42e>
 800a20c:	240f      	movs	r4, #15
 800a20e:	9b06      	ldr	r3, [sp, #24]
 800a210:	4d46      	ldr	r5, [pc, #280]	@ (800a32c <_strtod_l+0x5dc>)
 800a212:	1ae4      	subs	r4, r4, r3
 800a214:	00e1      	lsls	r1, r4, #3
 800a216:	1869      	adds	r1, r5, r1
 800a218:	0032      	movs	r2, r6
 800a21a:	6808      	ldr	r0, [r1, #0]
 800a21c:	6849      	ldr	r1, [r1, #4]
 800a21e:	003b      	movs	r3, r7
 800a220:	f7f7 feb6 	bl	8001f90 <__aeabi_dmul>
 800a224:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a226:	1b1c      	subs	r4, r3, r4
 800a228:	00e4      	lsls	r4, r4, #3
 800a22a:	192d      	adds	r5, r5, r4
 800a22c:	682a      	ldr	r2, [r5, #0]
 800a22e:	686b      	ldr	r3, [r5, #4]
 800a230:	e789      	b.n	800a146 <_strtod_l+0x3f6>
 800a232:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a234:	3316      	adds	r3, #22
 800a236:	dba2      	blt.n	800a17e <_strtod_l+0x42e>
 800a238:	9907      	ldr	r1, [sp, #28]
 800a23a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a23c:	4b3b      	ldr	r3, [pc, #236]	@ (800a32c <_strtod_l+0x5dc>)
 800a23e:	1a52      	subs	r2, r2, r1
 800a240:	00d2      	lsls	r2, r2, #3
 800a242:	189b      	adds	r3, r3, r2
 800a244:	0030      	movs	r0, r6
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	0039      	movs	r1, r7
 800a24c:	f7f7 fa5c 	bl	8001708 <__aeabi_ddiv>
 800a250:	e750      	b.n	800a0f4 <_strtod_l+0x3a4>
 800a252:	2300      	movs	r3, #0
 800a254:	0030      	movs	r0, r6
 800a256:	0039      	movs	r1, r7
 800a258:	4d35      	ldr	r5, [pc, #212]	@ (800a330 <_strtod_l+0x5e0>)
 800a25a:	1124      	asrs	r4, r4, #4
 800a25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a25e:	2c01      	cmp	r4, #1
 800a260:	dc1e      	bgt.n	800a2a0 <_strtod_l+0x550>
 800a262:	2b00      	cmp	r3, #0
 800a264:	d001      	beq.n	800a26a <_strtod_l+0x51a>
 800a266:	0006      	movs	r6, r0
 800a268:	000f      	movs	r7, r1
 800a26a:	4b32      	ldr	r3, [pc, #200]	@ (800a334 <_strtod_l+0x5e4>)
 800a26c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a26e:	18ff      	adds	r7, r7, r3
 800a270:	4b2f      	ldr	r3, [pc, #188]	@ (800a330 <_strtod_l+0x5e0>)
 800a272:	00d5      	lsls	r5, r2, #3
 800a274:	195d      	adds	r5, r3, r5
 800a276:	0032      	movs	r2, r6
 800a278:	6828      	ldr	r0, [r5, #0]
 800a27a:	6869      	ldr	r1, [r5, #4]
 800a27c:	003b      	movs	r3, r7
 800a27e:	f7f7 fe87 	bl	8001f90 <__aeabi_dmul>
 800a282:	4b26      	ldr	r3, [pc, #152]	@ (800a31c <_strtod_l+0x5cc>)
 800a284:	4a2c      	ldr	r2, [pc, #176]	@ (800a338 <_strtod_l+0x5e8>)
 800a286:	0006      	movs	r6, r0
 800a288:	400b      	ands	r3, r1
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d895      	bhi.n	800a1ba <_strtod_l+0x46a>
 800a28e:	4a2b      	ldr	r2, [pc, #172]	@ (800a33c <_strtod_l+0x5ec>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d913      	bls.n	800a2bc <_strtod_l+0x56c>
 800a294:	2601      	movs	r6, #1
 800a296:	4f2a      	ldr	r7, [pc, #168]	@ (800a340 <_strtod_l+0x5f0>)
 800a298:	4276      	negs	r6, r6
 800a29a:	2300      	movs	r3, #0
 800a29c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a29e:	e086      	b.n	800a3ae <_strtod_l+0x65e>
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	4214      	tst	r4, r2
 800a2a4:	d004      	beq.n	800a2b0 <_strtod_l+0x560>
 800a2a6:	682a      	ldr	r2, [r5, #0]
 800a2a8:	686b      	ldr	r3, [r5, #4]
 800a2aa:	f7f7 fe71 	bl	8001f90 <__aeabi_dmul>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2b2:	1064      	asrs	r4, r4, #1
 800a2b4:	3201      	adds	r2, #1
 800a2b6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2b8:	3508      	adds	r5, #8
 800a2ba:	e7d0      	b.n	800a25e <_strtod_l+0x50e>
 800a2bc:	23d4      	movs	r3, #212	@ 0xd4
 800a2be:	049b      	lsls	r3, r3, #18
 800a2c0:	18cf      	adds	r7, r1, r3
 800a2c2:	e7ea      	b.n	800a29a <_strtod_l+0x54a>
 800a2c4:	2c00      	cmp	r4, #0
 800a2c6:	d0e8      	beq.n	800a29a <_strtod_l+0x54a>
 800a2c8:	4264      	negs	r4, r4
 800a2ca:	230f      	movs	r3, #15
 800a2cc:	0022      	movs	r2, r4
 800a2ce:	401a      	ands	r2, r3
 800a2d0:	421c      	tst	r4, r3
 800a2d2:	d00a      	beq.n	800a2ea <_strtod_l+0x59a>
 800a2d4:	4b15      	ldr	r3, [pc, #84]	@ (800a32c <_strtod_l+0x5dc>)
 800a2d6:	00d2      	lsls	r2, r2, #3
 800a2d8:	189b      	adds	r3, r3, r2
 800a2da:	0030      	movs	r0, r6
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	0039      	movs	r1, r7
 800a2e2:	f7f7 fa11 	bl	8001708 <__aeabi_ddiv>
 800a2e6:	0006      	movs	r6, r0
 800a2e8:	000f      	movs	r7, r1
 800a2ea:	1124      	asrs	r4, r4, #4
 800a2ec:	d0d5      	beq.n	800a29a <_strtod_l+0x54a>
 800a2ee:	2c1f      	cmp	r4, #31
 800a2f0:	dd28      	ble.n	800a344 <_strtod_l+0x5f4>
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	9306      	str	r3, [sp, #24]
 800a2f6:	9307      	str	r3, [sp, #28]
 800a2f8:	930d      	str	r3, [sp, #52]	@ 0x34
 800a2fa:	9308      	str	r3, [sp, #32]
 800a2fc:	2322      	movs	r3, #34	@ 0x22
 800a2fe:	9a05      	ldr	r2, [sp, #20]
 800a300:	2600      	movs	r6, #0
 800a302:	6013      	str	r3, [r2, #0]
 800a304:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a306:	2700      	movs	r7, #0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d000      	beq.n	800a30e <_strtod_l+0x5be>
 800a30c:	e763      	b.n	800a1d6 <_strtod_l+0x486>
 800a30e:	e55a      	b.n	8009dc6 <_strtod_l+0x76>
 800a310:	00004e1f 	.word	0x00004e1f
 800a314:	0800be91 	.word	0x0800be91
 800a318:	0800c0a4 	.word	0x0800c0a4
 800a31c:	7ff00000 	.word	0x7ff00000
 800a320:	0800be89 	.word	0x0800be89
 800a324:	0800bec0 	.word	0x0800bec0
 800a328:	0800c24d 	.word	0x0800c24d
 800a32c:	0800bfd8 	.word	0x0800bfd8
 800a330:	0800bfb0 	.word	0x0800bfb0
 800a334:	fcb00000 	.word	0xfcb00000
 800a338:	7ca00000 	.word	0x7ca00000
 800a33c:	7c900000 	.word	0x7c900000
 800a340:	7fefffff 	.word	0x7fefffff
 800a344:	2310      	movs	r3, #16
 800a346:	0022      	movs	r2, r4
 800a348:	401a      	ands	r2, r3
 800a34a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a34c:	421c      	tst	r4, r3
 800a34e:	d001      	beq.n	800a354 <_strtod_l+0x604>
 800a350:	335a      	adds	r3, #90	@ 0x5a
 800a352:	9309      	str	r3, [sp, #36]	@ 0x24
 800a354:	0030      	movs	r0, r6
 800a356:	0039      	movs	r1, r7
 800a358:	2300      	movs	r3, #0
 800a35a:	4dbf      	ldr	r5, [pc, #764]	@ (800a658 <_strtod_l+0x908>)
 800a35c:	2201      	movs	r2, #1
 800a35e:	4214      	tst	r4, r2
 800a360:	d004      	beq.n	800a36c <_strtod_l+0x61c>
 800a362:	682a      	ldr	r2, [r5, #0]
 800a364:	686b      	ldr	r3, [r5, #4]
 800a366:	f7f7 fe13 	bl	8001f90 <__aeabi_dmul>
 800a36a:	2301      	movs	r3, #1
 800a36c:	1064      	asrs	r4, r4, #1
 800a36e:	3508      	adds	r5, #8
 800a370:	2c00      	cmp	r4, #0
 800a372:	d1f3      	bne.n	800a35c <_strtod_l+0x60c>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d001      	beq.n	800a37c <_strtod_l+0x62c>
 800a378:	0006      	movs	r6, r0
 800a37a:	000f      	movs	r7, r1
 800a37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d00d      	beq.n	800a39e <_strtod_l+0x64e>
 800a382:	236b      	movs	r3, #107	@ 0x6b
 800a384:	007a      	lsls	r2, r7, #1
 800a386:	0d52      	lsrs	r2, r2, #21
 800a388:	0039      	movs	r1, r7
 800a38a:	1a9b      	subs	r3, r3, r2
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	dd06      	ble.n	800a39e <_strtod_l+0x64e>
 800a390:	2b1f      	cmp	r3, #31
 800a392:	dd5a      	ble.n	800a44a <_strtod_l+0x6fa>
 800a394:	2600      	movs	r6, #0
 800a396:	2b34      	cmp	r3, #52	@ 0x34
 800a398:	dd50      	ble.n	800a43c <_strtod_l+0x6ec>
 800a39a:	27dc      	movs	r7, #220	@ 0xdc
 800a39c:	04bf      	lsls	r7, r7, #18
 800a39e:	2200      	movs	r2, #0
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	0030      	movs	r0, r6
 800a3a4:	0039      	movs	r1, r7
 800a3a6:	f7f6 f851 	bl	800044c <__aeabi_dcmpeq>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	d1a1      	bne.n	800a2f2 <_strtod_l+0x5a2>
 800a3ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3b0:	9a08      	ldr	r2, [sp, #32]
 800a3b2:	9300      	str	r3, [sp, #0]
 800a3b4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a3b6:	9b06      	ldr	r3, [sp, #24]
 800a3b8:	9805      	ldr	r0, [sp, #20]
 800a3ba:	f7ff f893 	bl	80094e4 <__s2b>
 800a3be:	900d      	str	r0, [sp, #52]	@ 0x34
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d100      	bne.n	800a3c6 <_strtod_l+0x676>
 800a3c4:	e6f9      	b.n	800a1ba <_strtod_l+0x46a>
 800a3c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3c8:	9907      	ldr	r1, [sp, #28]
 800a3ca:	17da      	asrs	r2, r3, #31
 800a3cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3ce:	1a5b      	subs	r3, r3, r1
 800a3d0:	401a      	ands	r2, r3
 800a3d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3d4:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a3d6:	43db      	mvns	r3, r3
 800a3d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a3da:	17db      	asrs	r3, r3, #31
 800a3dc:	401a      	ands	r2, r3
 800a3de:	2300      	movs	r3, #0
 800a3e0:	921a      	str	r2, [sp, #104]	@ 0x68
 800a3e2:	9306      	str	r3, [sp, #24]
 800a3e4:	9307      	str	r3, [sp, #28]
 800a3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3e8:	9805      	ldr	r0, [sp, #20]
 800a3ea:	6859      	ldr	r1, [r3, #4]
 800a3ec:	f7fe ffce 	bl	800938c <_Balloc>
 800a3f0:	9008      	str	r0, [sp, #32]
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d100      	bne.n	800a3f8 <_strtod_l+0x6a8>
 800a3f6:	e6e5      	b.n	800a1c4 <_strtod_l+0x474>
 800a3f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3fa:	300c      	adds	r0, #12
 800a3fc:	0019      	movs	r1, r3
 800a3fe:	691a      	ldr	r2, [r3, #16]
 800a400:	310c      	adds	r1, #12
 800a402:	3202      	adds	r2, #2
 800a404:	0092      	lsls	r2, r2, #2
 800a406:	f000 fd71 	bl	800aeec <memcpy>
 800a40a:	ab20      	add	r3, sp, #128	@ 0x80
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	0032      	movs	r2, r6
 800a414:	003b      	movs	r3, r7
 800a416:	9805      	ldr	r0, [sp, #20]
 800a418:	9610      	str	r6, [sp, #64]	@ 0x40
 800a41a:	9711      	str	r7, [sp, #68]	@ 0x44
 800a41c:	f7ff fbb2 	bl	8009b84 <__d2b>
 800a420:	901e      	str	r0, [sp, #120]	@ 0x78
 800a422:	2800      	cmp	r0, #0
 800a424:	d100      	bne.n	800a428 <_strtod_l+0x6d8>
 800a426:	e6cd      	b.n	800a1c4 <_strtod_l+0x474>
 800a428:	2101      	movs	r1, #1
 800a42a:	9805      	ldr	r0, [sp, #20]
 800a42c:	f7ff f8f6 	bl	800961c <__i2b>
 800a430:	9007      	str	r0, [sp, #28]
 800a432:	2800      	cmp	r0, #0
 800a434:	d10e      	bne.n	800a454 <_strtod_l+0x704>
 800a436:	2300      	movs	r3, #0
 800a438:	9307      	str	r3, [sp, #28]
 800a43a:	e6c3      	b.n	800a1c4 <_strtod_l+0x474>
 800a43c:	234b      	movs	r3, #75	@ 0x4b
 800a43e:	1a9a      	subs	r2, r3, r2
 800a440:	3b4c      	subs	r3, #76	@ 0x4c
 800a442:	4093      	lsls	r3, r2
 800a444:	4019      	ands	r1, r3
 800a446:	000f      	movs	r7, r1
 800a448:	e7a9      	b.n	800a39e <_strtod_l+0x64e>
 800a44a:	2201      	movs	r2, #1
 800a44c:	4252      	negs	r2, r2
 800a44e:	409a      	lsls	r2, r3
 800a450:	4016      	ands	r6, r2
 800a452:	e7a4      	b.n	800a39e <_strtod_l+0x64e>
 800a454:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800a456:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a458:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800a45a:	1ad4      	subs	r4, r2, r3
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	db01      	blt.n	800a464 <_strtod_l+0x714>
 800a460:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800a462:	195d      	adds	r5, r3, r5
 800a464:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a466:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a468:	1a5b      	subs	r3, r3, r1
 800a46a:	2136      	movs	r1, #54	@ 0x36
 800a46c:	189b      	adds	r3, r3, r2
 800a46e:	1a8a      	subs	r2, r1, r2
 800a470:	497a      	ldr	r1, [pc, #488]	@ (800a65c <_strtod_l+0x90c>)
 800a472:	2001      	movs	r0, #1
 800a474:	468c      	mov	ip, r1
 800a476:	2100      	movs	r1, #0
 800a478:	3b01      	subs	r3, #1
 800a47a:	9116      	str	r1, [sp, #88]	@ 0x58
 800a47c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a47e:	4563      	cmp	r3, ip
 800a480:	da06      	bge.n	800a490 <_strtod_l+0x740>
 800a482:	4661      	mov	r1, ip
 800a484:	1ac9      	subs	r1, r1, r3
 800a486:	1a52      	subs	r2, r2, r1
 800a488:	291f      	cmp	r1, #31
 800a48a:	dc3f      	bgt.n	800a50c <_strtod_l+0x7bc>
 800a48c:	4088      	lsls	r0, r1
 800a48e:	9014      	str	r0, [sp, #80]	@ 0x50
 800a490:	18ab      	adds	r3, r5, r2
 800a492:	930e      	str	r3, [sp, #56]	@ 0x38
 800a494:	18a4      	adds	r4, r4, r2
 800a496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a498:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a49a:	191c      	adds	r4, r3, r4
 800a49c:	002b      	movs	r3, r5
 800a49e:	4295      	cmp	r5, r2
 800a4a0:	dd00      	ble.n	800a4a4 <_strtod_l+0x754>
 800a4a2:	0013      	movs	r3, r2
 800a4a4:	42a3      	cmp	r3, r4
 800a4a6:	dd00      	ble.n	800a4aa <_strtod_l+0x75a>
 800a4a8:	0023      	movs	r3, r4
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	dd04      	ble.n	800a4b8 <_strtod_l+0x768>
 800a4ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4b0:	1ae4      	subs	r4, r4, r3
 800a4b2:	1ad2      	subs	r2, r2, r3
 800a4b4:	920e      	str	r2, [sp, #56]	@ 0x38
 800a4b6:	1aed      	subs	r5, r5, r3
 800a4b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	dd16      	ble.n	800a4ec <_strtod_l+0x79c>
 800a4be:	001a      	movs	r2, r3
 800a4c0:	9907      	ldr	r1, [sp, #28]
 800a4c2:	9805      	ldr	r0, [sp, #20]
 800a4c4:	f7ff f974 	bl	80097b0 <__pow5mult>
 800a4c8:	9007      	str	r0, [sp, #28]
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	d0b3      	beq.n	800a436 <_strtod_l+0x6e6>
 800a4ce:	0001      	movs	r1, r0
 800a4d0:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800a4d2:	9805      	ldr	r0, [sp, #20]
 800a4d4:	f7ff f8ba 	bl	800964c <__multiply>
 800a4d8:	9013      	str	r0, [sp, #76]	@ 0x4c
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d100      	bne.n	800a4e0 <_strtod_l+0x790>
 800a4de:	e671      	b.n	800a1c4 <_strtod_l+0x474>
 800a4e0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a4e2:	9805      	ldr	r0, [sp, #20]
 800a4e4:	f7fe ff96 	bl	8009414 <_Bfree>
 800a4e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a4ea:	931e      	str	r3, [sp, #120]	@ 0x78
 800a4ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	dc12      	bgt.n	800a518 <_strtod_l+0x7c8>
 800a4f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dd18      	ble.n	800a52a <_strtod_l+0x7da>
 800a4f8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a4fa:	9908      	ldr	r1, [sp, #32]
 800a4fc:	9805      	ldr	r0, [sp, #20]
 800a4fe:	f7ff f957 	bl	80097b0 <__pow5mult>
 800a502:	9008      	str	r0, [sp, #32]
 800a504:	2800      	cmp	r0, #0
 800a506:	d110      	bne.n	800a52a <_strtod_l+0x7da>
 800a508:	2300      	movs	r3, #0
 800a50a:	e65a      	b.n	800a1c2 <_strtod_l+0x472>
 800a50c:	4954      	ldr	r1, [pc, #336]	@ (800a660 <_strtod_l+0x910>)
 800a50e:	1acb      	subs	r3, r1, r3
 800a510:	0001      	movs	r1, r0
 800a512:	4099      	lsls	r1, r3
 800a514:	9116      	str	r1, [sp, #88]	@ 0x58
 800a516:	e7ba      	b.n	800a48e <_strtod_l+0x73e>
 800a518:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a51a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a51c:	9805      	ldr	r0, [sp, #20]
 800a51e:	f7ff f9a3 	bl	8009868 <__lshift>
 800a522:	901e      	str	r0, [sp, #120]	@ 0x78
 800a524:	2800      	cmp	r0, #0
 800a526:	d1e4      	bne.n	800a4f2 <_strtod_l+0x7a2>
 800a528:	e64c      	b.n	800a1c4 <_strtod_l+0x474>
 800a52a:	2c00      	cmp	r4, #0
 800a52c:	dd07      	ble.n	800a53e <_strtod_l+0x7ee>
 800a52e:	0022      	movs	r2, r4
 800a530:	9908      	ldr	r1, [sp, #32]
 800a532:	9805      	ldr	r0, [sp, #20]
 800a534:	f7ff f998 	bl	8009868 <__lshift>
 800a538:	9008      	str	r0, [sp, #32]
 800a53a:	2800      	cmp	r0, #0
 800a53c:	d0e4      	beq.n	800a508 <_strtod_l+0x7b8>
 800a53e:	2d00      	cmp	r5, #0
 800a540:	dd08      	ble.n	800a554 <_strtod_l+0x804>
 800a542:	002a      	movs	r2, r5
 800a544:	9907      	ldr	r1, [sp, #28]
 800a546:	9805      	ldr	r0, [sp, #20]
 800a548:	f7ff f98e 	bl	8009868 <__lshift>
 800a54c:	9007      	str	r0, [sp, #28]
 800a54e:	2800      	cmp	r0, #0
 800a550:	d100      	bne.n	800a554 <_strtod_l+0x804>
 800a552:	e637      	b.n	800a1c4 <_strtod_l+0x474>
 800a554:	9a08      	ldr	r2, [sp, #32]
 800a556:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a558:	9805      	ldr	r0, [sp, #20]
 800a55a:	f7ff fa0d 	bl	8009978 <__mdiff>
 800a55e:	9006      	str	r0, [sp, #24]
 800a560:	2800      	cmp	r0, #0
 800a562:	d100      	bne.n	800a566 <_strtod_l+0x816>
 800a564:	e62e      	b.n	800a1c4 <_strtod_l+0x474>
 800a566:	68c3      	ldr	r3, [r0, #12]
 800a568:	9907      	ldr	r1, [sp, #28]
 800a56a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a56c:	2300      	movs	r3, #0
 800a56e:	60c3      	str	r3, [r0, #12]
 800a570:	f7ff f9e6 	bl	8009940 <__mcmp>
 800a574:	2800      	cmp	r0, #0
 800a576:	da3b      	bge.n	800a5f0 <_strtod_l+0x8a0>
 800a578:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a57a:	4333      	orrs	r3, r6
 800a57c:	d167      	bne.n	800a64e <_strtod_l+0x8fe>
 800a57e:	033b      	lsls	r3, r7, #12
 800a580:	d165      	bne.n	800a64e <_strtod_l+0x8fe>
 800a582:	22d6      	movs	r2, #214	@ 0xd6
 800a584:	4b37      	ldr	r3, [pc, #220]	@ (800a664 <_strtod_l+0x914>)
 800a586:	04d2      	lsls	r2, r2, #19
 800a588:	403b      	ands	r3, r7
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d95f      	bls.n	800a64e <_strtod_l+0x8fe>
 800a58e:	9b06      	ldr	r3, [sp, #24]
 800a590:	695b      	ldr	r3, [r3, #20]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d103      	bne.n	800a59e <_strtod_l+0x84e>
 800a596:	9b06      	ldr	r3, [sp, #24]
 800a598:	691b      	ldr	r3, [r3, #16]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	dd57      	ble.n	800a64e <_strtod_l+0x8fe>
 800a59e:	9906      	ldr	r1, [sp, #24]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	9805      	ldr	r0, [sp, #20]
 800a5a4:	f7ff f960 	bl	8009868 <__lshift>
 800a5a8:	9907      	ldr	r1, [sp, #28]
 800a5aa:	9006      	str	r0, [sp, #24]
 800a5ac:	f7ff f9c8 	bl	8009940 <__mcmp>
 800a5b0:	2800      	cmp	r0, #0
 800a5b2:	dd4c      	ble.n	800a64e <_strtod_l+0x8fe>
 800a5b4:	4b2b      	ldr	r3, [pc, #172]	@ (800a664 <_strtod_l+0x914>)
 800a5b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5b8:	403b      	ands	r3, r7
 800a5ba:	2a00      	cmp	r2, #0
 800a5bc:	d074      	beq.n	800a6a8 <_strtod_l+0x958>
 800a5be:	22d6      	movs	r2, #214	@ 0xd6
 800a5c0:	04d2      	lsls	r2, r2, #19
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d870      	bhi.n	800a6a8 <_strtod_l+0x958>
 800a5c6:	22dc      	movs	r2, #220	@ 0xdc
 800a5c8:	0492      	lsls	r2, r2, #18
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d800      	bhi.n	800a5d0 <_strtod_l+0x880>
 800a5ce:	e695      	b.n	800a2fc <_strtod_l+0x5ac>
 800a5d0:	0030      	movs	r0, r6
 800a5d2:	0039      	movs	r1, r7
 800a5d4:	4b24      	ldr	r3, [pc, #144]	@ (800a668 <_strtod_l+0x918>)
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	f7f7 fcda 	bl	8001f90 <__aeabi_dmul>
 800a5dc:	4b21      	ldr	r3, [pc, #132]	@ (800a664 <_strtod_l+0x914>)
 800a5de:	0006      	movs	r6, r0
 800a5e0:	000f      	movs	r7, r1
 800a5e2:	420b      	tst	r3, r1
 800a5e4:	d000      	beq.n	800a5e8 <_strtod_l+0x898>
 800a5e6:	e5f6      	b.n	800a1d6 <_strtod_l+0x486>
 800a5e8:	2322      	movs	r3, #34	@ 0x22
 800a5ea:	9a05      	ldr	r2, [sp, #20]
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	e5f2      	b.n	800a1d6 <_strtod_l+0x486>
 800a5f0:	970e      	str	r7, [sp, #56]	@ 0x38
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d175      	bne.n	800a6e2 <_strtod_l+0x992>
 800a5f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a5f8:	033b      	lsls	r3, r7, #12
 800a5fa:	0b1b      	lsrs	r3, r3, #12
 800a5fc:	2a00      	cmp	r2, #0
 800a5fe:	d039      	beq.n	800a674 <_strtod_l+0x924>
 800a600:	4a1a      	ldr	r2, [pc, #104]	@ (800a66c <_strtod_l+0x91c>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d138      	bne.n	800a678 <_strtod_l+0x928>
 800a606:	2101      	movs	r1, #1
 800a608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a60a:	4249      	negs	r1, r1
 800a60c:	0032      	movs	r2, r6
 800a60e:	0008      	movs	r0, r1
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00b      	beq.n	800a62c <_strtod_l+0x8dc>
 800a614:	24d4      	movs	r4, #212	@ 0xd4
 800a616:	4b13      	ldr	r3, [pc, #76]	@ (800a664 <_strtod_l+0x914>)
 800a618:	0008      	movs	r0, r1
 800a61a:	403b      	ands	r3, r7
 800a61c:	04e4      	lsls	r4, r4, #19
 800a61e:	42a3      	cmp	r3, r4
 800a620:	d804      	bhi.n	800a62c <_strtod_l+0x8dc>
 800a622:	306c      	adds	r0, #108	@ 0x6c
 800a624:	0d1b      	lsrs	r3, r3, #20
 800a626:	1ac3      	subs	r3, r0, r3
 800a628:	4099      	lsls	r1, r3
 800a62a:	0008      	movs	r0, r1
 800a62c:	4282      	cmp	r2, r0
 800a62e:	d123      	bne.n	800a678 <_strtod_l+0x928>
 800a630:	4b0f      	ldr	r3, [pc, #60]	@ (800a670 <_strtod_l+0x920>)
 800a632:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a634:	4299      	cmp	r1, r3
 800a636:	d102      	bne.n	800a63e <_strtod_l+0x8ee>
 800a638:	3201      	adds	r2, #1
 800a63a:	d100      	bne.n	800a63e <_strtod_l+0x8ee>
 800a63c:	e5c2      	b.n	800a1c4 <_strtod_l+0x474>
 800a63e:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <_strtod_l+0x914>)
 800a640:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a642:	2600      	movs	r6, #0
 800a644:	401a      	ands	r2, r3
 800a646:	0013      	movs	r3, r2
 800a648:	2280      	movs	r2, #128	@ 0x80
 800a64a:	0352      	lsls	r2, r2, #13
 800a64c:	189f      	adds	r7, r3, r2
 800a64e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a650:	2b00      	cmp	r3, #0
 800a652:	d1bd      	bne.n	800a5d0 <_strtod_l+0x880>
 800a654:	e5bf      	b.n	800a1d6 <_strtod_l+0x486>
 800a656:	46c0      	nop			@ (mov r8, r8)
 800a658:	0800c0d0 	.word	0x0800c0d0
 800a65c:	fffffc02 	.word	0xfffffc02
 800a660:	fffffbe2 	.word	0xfffffbe2
 800a664:	7ff00000 	.word	0x7ff00000
 800a668:	39500000 	.word	0x39500000
 800a66c:	000fffff 	.word	0x000fffff
 800a670:	7fefffff 	.word	0x7fefffff
 800a674:	4333      	orrs	r3, r6
 800a676:	d09d      	beq.n	800a5b4 <_strtod_l+0x864>
 800a678:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d01c      	beq.n	800a6b8 <_strtod_l+0x968>
 800a67e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a680:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a682:	4213      	tst	r3, r2
 800a684:	d0e3      	beq.n	800a64e <_strtod_l+0x8fe>
 800a686:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a688:	0030      	movs	r0, r6
 800a68a:	0039      	movs	r1, r7
 800a68c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d016      	beq.n	800a6c0 <_strtod_l+0x970>
 800a692:	f7ff fb45 	bl	8009d20 <sulp>
 800a696:	0002      	movs	r2, r0
 800a698:	000b      	movs	r3, r1
 800a69a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a69c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a69e:	f7f6 fccf 	bl	8001040 <__aeabi_dadd>
 800a6a2:	0006      	movs	r6, r0
 800a6a4:	000f      	movs	r7, r1
 800a6a6:	e7d2      	b.n	800a64e <_strtod_l+0x8fe>
 800a6a8:	2601      	movs	r6, #1
 800a6aa:	4a92      	ldr	r2, [pc, #584]	@ (800a8f4 <_strtod_l+0xba4>)
 800a6ac:	4276      	negs	r6, r6
 800a6ae:	189b      	adds	r3, r3, r2
 800a6b0:	4a91      	ldr	r2, [pc, #580]	@ (800a8f8 <_strtod_l+0xba8>)
 800a6b2:	431a      	orrs	r2, r3
 800a6b4:	0017      	movs	r7, r2
 800a6b6:	e7ca      	b.n	800a64e <_strtod_l+0x8fe>
 800a6b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a6ba:	4233      	tst	r3, r6
 800a6bc:	d0c7      	beq.n	800a64e <_strtod_l+0x8fe>
 800a6be:	e7e2      	b.n	800a686 <_strtod_l+0x936>
 800a6c0:	f7ff fb2e 	bl	8009d20 <sulp>
 800a6c4:	0002      	movs	r2, r0
 800a6c6:	000b      	movs	r3, r1
 800a6c8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a6ca:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a6cc:	f7f7 ff28 	bl	8002520 <__aeabi_dsub>
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	0006      	movs	r6, r0
 800a6d6:	000f      	movs	r7, r1
 800a6d8:	f7f5 feb8 	bl	800044c <__aeabi_dcmpeq>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d0b6      	beq.n	800a64e <_strtod_l+0x8fe>
 800a6e0:	e60c      	b.n	800a2fc <_strtod_l+0x5ac>
 800a6e2:	9907      	ldr	r1, [sp, #28]
 800a6e4:	9806      	ldr	r0, [sp, #24]
 800a6e6:	f7ff faad 	bl	8009c44 <__ratio>
 800a6ea:	2380      	movs	r3, #128	@ 0x80
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	05db      	lsls	r3, r3, #23
 800a6f0:	0004      	movs	r4, r0
 800a6f2:	000d      	movs	r5, r1
 800a6f4:	f7f5 feba 	bl	800046c <__aeabi_dcmple>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d06c      	beq.n	800a7d6 <_strtod_l+0xa86>
 800a6fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d177      	bne.n	800a7f2 <_strtod_l+0xaa2>
 800a702:	2e00      	cmp	r6, #0
 800a704:	d157      	bne.n	800a7b6 <_strtod_l+0xa66>
 800a706:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a708:	031b      	lsls	r3, r3, #12
 800a70a:	d15a      	bne.n	800a7c2 <_strtod_l+0xa72>
 800a70c:	2200      	movs	r2, #0
 800a70e:	0020      	movs	r0, r4
 800a710:	0029      	movs	r1, r5
 800a712:	4b7a      	ldr	r3, [pc, #488]	@ (800a8fc <_strtod_l+0xbac>)
 800a714:	f7f5 fea0 	bl	8000458 <__aeabi_dcmplt>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d159      	bne.n	800a7d0 <_strtod_l+0xa80>
 800a71c:	0020      	movs	r0, r4
 800a71e:	0029      	movs	r1, r5
 800a720:	2200      	movs	r2, #0
 800a722:	4b77      	ldr	r3, [pc, #476]	@ (800a900 <_strtod_l+0xbb0>)
 800a724:	f7f7 fc34 	bl	8001f90 <__aeabi_dmul>
 800a728:	0004      	movs	r4, r0
 800a72a:	000d      	movs	r5, r1
 800a72c:	2380      	movs	r3, #128	@ 0x80
 800a72e:	061b      	lsls	r3, r3, #24
 800a730:	18eb      	adds	r3, r5, r3
 800a732:	940a      	str	r4, [sp, #40]	@ 0x28
 800a734:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a736:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a738:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a73a:	9214      	str	r2, [sp, #80]	@ 0x50
 800a73c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a73e:	4a71      	ldr	r2, [pc, #452]	@ (800a904 <_strtod_l+0xbb4>)
 800a740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a742:	4013      	ands	r3, r2
 800a744:	9316      	str	r3, [sp, #88]	@ 0x58
 800a746:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a748:	4b6f      	ldr	r3, [pc, #444]	@ (800a908 <_strtod_l+0xbb8>)
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d000      	beq.n	800a750 <_strtod_l+0xa00>
 800a74e:	e087      	b.n	800a860 <_strtod_l+0xb10>
 800a750:	4a6e      	ldr	r2, [pc, #440]	@ (800a90c <_strtod_l+0xbbc>)
 800a752:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a754:	4694      	mov	ip, r2
 800a756:	4463      	add	r3, ip
 800a758:	001f      	movs	r7, r3
 800a75a:	0030      	movs	r0, r6
 800a75c:	0019      	movs	r1, r3
 800a75e:	f7ff f9a5 	bl	8009aac <__ulp>
 800a762:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a764:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a766:	f7f7 fc13 	bl	8001f90 <__aeabi_dmul>
 800a76a:	0032      	movs	r2, r6
 800a76c:	003b      	movs	r3, r7
 800a76e:	f7f6 fc67 	bl	8001040 <__aeabi_dadd>
 800a772:	4a64      	ldr	r2, [pc, #400]	@ (800a904 <_strtod_l+0xbb4>)
 800a774:	4b66      	ldr	r3, [pc, #408]	@ (800a910 <_strtod_l+0xbc0>)
 800a776:	0006      	movs	r6, r0
 800a778:	400a      	ands	r2, r1
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d940      	bls.n	800a800 <_strtod_l+0xab0>
 800a77e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a780:	4a64      	ldr	r2, [pc, #400]	@ (800a914 <_strtod_l+0xbc4>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d103      	bne.n	800a78e <_strtod_l+0xa3e>
 800a786:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a788:	3301      	adds	r3, #1
 800a78a:	d100      	bne.n	800a78e <_strtod_l+0xa3e>
 800a78c:	e51a      	b.n	800a1c4 <_strtod_l+0x474>
 800a78e:	2601      	movs	r6, #1
 800a790:	4f60      	ldr	r7, [pc, #384]	@ (800a914 <_strtod_l+0xbc4>)
 800a792:	4276      	negs	r6, r6
 800a794:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a796:	9805      	ldr	r0, [sp, #20]
 800a798:	f7fe fe3c 	bl	8009414 <_Bfree>
 800a79c:	9908      	ldr	r1, [sp, #32]
 800a79e:	9805      	ldr	r0, [sp, #20]
 800a7a0:	f7fe fe38 	bl	8009414 <_Bfree>
 800a7a4:	9907      	ldr	r1, [sp, #28]
 800a7a6:	9805      	ldr	r0, [sp, #20]
 800a7a8:	f7fe fe34 	bl	8009414 <_Bfree>
 800a7ac:	9906      	ldr	r1, [sp, #24]
 800a7ae:	9805      	ldr	r0, [sp, #20]
 800a7b0:	f7fe fe30 	bl	8009414 <_Bfree>
 800a7b4:	e617      	b.n	800a3e6 <_strtod_l+0x696>
 800a7b6:	2e01      	cmp	r6, #1
 800a7b8:	d103      	bne.n	800a7c2 <_strtod_l+0xa72>
 800a7ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d100      	bne.n	800a7c2 <_strtod_l+0xa72>
 800a7c0:	e59c      	b.n	800a2fc <_strtod_l+0x5ac>
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	4c54      	ldr	r4, [pc, #336]	@ (800a918 <_strtod_l+0xbc8>)
 800a7c6:	4d4d      	ldr	r5, [pc, #308]	@ (800a8fc <_strtod_l+0xbac>)
 800a7c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7cc:	2400      	movs	r4, #0
 800a7ce:	e7b2      	b.n	800a736 <_strtod_l+0x9e6>
 800a7d0:	2400      	movs	r4, #0
 800a7d2:	4d4b      	ldr	r5, [pc, #300]	@ (800a900 <_strtod_l+0xbb0>)
 800a7d4:	e7aa      	b.n	800a72c <_strtod_l+0x9dc>
 800a7d6:	0020      	movs	r0, r4
 800a7d8:	0029      	movs	r1, r5
 800a7da:	4b49      	ldr	r3, [pc, #292]	@ (800a900 <_strtod_l+0xbb0>)
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f7f7 fbd7 	bl	8001f90 <__aeabi_dmul>
 800a7e2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7e4:	0004      	movs	r4, r0
 800a7e6:	000d      	movs	r5, r1
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d09f      	beq.n	800a72c <_strtod_l+0x9dc>
 800a7ec:	940a      	str	r4, [sp, #40]	@ 0x28
 800a7ee:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a7f0:	e7a1      	b.n	800a736 <_strtod_l+0x9e6>
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	4c41      	ldr	r4, [pc, #260]	@ (800a8fc <_strtod_l+0xbac>)
 800a7f6:	0025      	movs	r5, r4
 800a7f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a7fc:	001c      	movs	r4, r3
 800a7fe:	e79a      	b.n	800a736 <_strtod_l+0x9e6>
 800a800:	23d4      	movs	r3, #212	@ 0xd4
 800a802:	049b      	lsls	r3, r3, #18
 800a804:	18cf      	adds	r7, r1, r3
 800a806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a808:	9710      	str	r7, [sp, #64]	@ 0x40
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d1c2      	bne.n	800a794 <_strtod_l+0xa44>
 800a80e:	4b3d      	ldr	r3, [pc, #244]	@ (800a904 <_strtod_l+0xbb4>)
 800a810:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a812:	403b      	ands	r3, r7
 800a814:	429a      	cmp	r2, r3
 800a816:	d1bd      	bne.n	800a794 <_strtod_l+0xa44>
 800a818:	0020      	movs	r0, r4
 800a81a:	0029      	movs	r1, r5
 800a81c:	f7f5 feb0 	bl	8000580 <__aeabi_d2lz>
 800a820:	f7f5 fee8 	bl	80005f4 <__aeabi_l2d>
 800a824:	0002      	movs	r2, r0
 800a826:	000b      	movs	r3, r1
 800a828:	0020      	movs	r0, r4
 800a82a:	0029      	movs	r1, r5
 800a82c:	f7f7 fe78 	bl	8002520 <__aeabi_dsub>
 800a830:	033c      	lsls	r4, r7, #12
 800a832:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a834:	0b24      	lsrs	r4, r4, #12
 800a836:	4334      	orrs	r4, r6
 800a838:	900e      	str	r0, [sp, #56]	@ 0x38
 800a83a:	910f      	str	r1, [sp, #60]	@ 0x3c
 800a83c:	4a37      	ldr	r2, [pc, #220]	@ (800a91c <_strtod_l+0xbcc>)
 800a83e:	431c      	orrs	r4, r3
 800a840:	d052      	beq.n	800a8e8 <_strtod_l+0xb98>
 800a842:	4b37      	ldr	r3, [pc, #220]	@ (800a920 <_strtod_l+0xbd0>)
 800a844:	f7f5 fe08 	bl	8000458 <__aeabi_dcmplt>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d000      	beq.n	800a84e <_strtod_l+0xafe>
 800a84c:	e4c3      	b.n	800a1d6 <_strtod_l+0x486>
 800a84e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a850:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a852:	4a34      	ldr	r2, [pc, #208]	@ (800a924 <_strtod_l+0xbd4>)
 800a854:	4b2a      	ldr	r3, [pc, #168]	@ (800a900 <_strtod_l+0xbb0>)
 800a856:	f7f5 fe13 	bl	8000480 <__aeabi_dcmpgt>
 800a85a:	2800      	cmp	r0, #0
 800a85c:	d09a      	beq.n	800a794 <_strtod_l+0xa44>
 800a85e:	e4ba      	b.n	800a1d6 <_strtod_l+0x486>
 800a860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a862:	2b00      	cmp	r3, #0
 800a864:	d02a      	beq.n	800a8bc <_strtod_l+0xb6c>
 800a866:	23d4      	movs	r3, #212	@ 0xd4
 800a868:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a86a:	04db      	lsls	r3, r3, #19
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d825      	bhi.n	800a8bc <_strtod_l+0xb6c>
 800a870:	0020      	movs	r0, r4
 800a872:	0029      	movs	r1, r5
 800a874:	4a2c      	ldr	r2, [pc, #176]	@ (800a928 <_strtod_l+0xbd8>)
 800a876:	4b2d      	ldr	r3, [pc, #180]	@ (800a92c <_strtod_l+0xbdc>)
 800a878:	f7f5 fdf8 	bl	800046c <__aeabi_dcmple>
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d016      	beq.n	800a8ae <_strtod_l+0xb5e>
 800a880:	0020      	movs	r0, r4
 800a882:	0029      	movs	r1, r5
 800a884:	f7f5 fe5e 	bl	8000544 <__aeabi_d2uiz>
 800a888:	2800      	cmp	r0, #0
 800a88a:	d100      	bne.n	800a88e <_strtod_l+0xb3e>
 800a88c:	3001      	adds	r0, #1
 800a88e:	f7f8 fa6f 	bl	8002d70 <__aeabi_ui2d>
 800a892:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a894:	0004      	movs	r4, r0
 800a896:	000d      	movs	r5, r1
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d122      	bne.n	800a8e2 <_strtod_l+0xb92>
 800a89c:	2380      	movs	r3, #128	@ 0x80
 800a89e:	061b      	lsls	r3, r3, #24
 800a8a0:	18cb      	adds	r3, r1, r3
 800a8a2:	9018      	str	r0, [sp, #96]	@ 0x60
 800a8a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8a6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a8a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8aa:	9214      	str	r2, [sp, #80]	@ 0x50
 800a8ac:	9315      	str	r3, [sp, #84]	@ 0x54
 800a8ae:	22d6      	movs	r2, #214	@ 0xd6
 800a8b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a8b2:	04d2      	lsls	r2, r2, #19
 800a8b4:	189b      	adds	r3, r3, r2
 800a8b6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a8b8:	1a9b      	subs	r3, r3, r2
 800a8ba:	9315      	str	r3, [sp, #84]	@ 0x54
 800a8bc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a8be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a8c0:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a8c2:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800a8c4:	f7ff f8f2 	bl	8009aac <__ulp>
 800a8c8:	0002      	movs	r2, r0
 800a8ca:	000b      	movs	r3, r1
 800a8cc:	0030      	movs	r0, r6
 800a8ce:	0039      	movs	r1, r7
 800a8d0:	f7f7 fb5e 	bl	8001f90 <__aeabi_dmul>
 800a8d4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a8d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a8d8:	f7f6 fbb2 	bl	8001040 <__aeabi_dadd>
 800a8dc:	0006      	movs	r6, r0
 800a8de:	000f      	movs	r7, r1
 800a8e0:	e791      	b.n	800a806 <_strtod_l+0xab6>
 800a8e2:	9418      	str	r4, [sp, #96]	@ 0x60
 800a8e4:	9519      	str	r5, [sp, #100]	@ 0x64
 800a8e6:	e7de      	b.n	800a8a6 <_strtod_l+0xb56>
 800a8e8:	4b11      	ldr	r3, [pc, #68]	@ (800a930 <_strtod_l+0xbe0>)
 800a8ea:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a8ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a8ee:	f7f5 fdb3 	bl	8000458 <__aeabi_dcmplt>
 800a8f2:	e7b2      	b.n	800a85a <_strtod_l+0xb0a>
 800a8f4:	fff00000 	.word	0xfff00000
 800a8f8:	000fffff 	.word	0x000fffff
 800a8fc:	3ff00000 	.word	0x3ff00000
 800a900:	3fe00000 	.word	0x3fe00000
 800a904:	7ff00000 	.word	0x7ff00000
 800a908:	7fe00000 	.word	0x7fe00000
 800a90c:	fcb00000 	.word	0xfcb00000
 800a910:	7c9fffff 	.word	0x7c9fffff
 800a914:	7fefffff 	.word	0x7fefffff
 800a918:	bff00000 	.word	0xbff00000
 800a91c:	94a03595 	.word	0x94a03595
 800a920:	3fdfffff 	.word	0x3fdfffff
 800a924:	35afe535 	.word	0x35afe535
 800a928:	ffc00000 	.word	0xffc00000
 800a92c:	41dfffff 	.word	0x41dfffff
 800a930:	3fcfffff 	.word	0x3fcfffff

0800a934 <_strtod_r>:
 800a934:	b510      	push	{r4, lr}
 800a936:	4b02      	ldr	r3, [pc, #8]	@ (800a940 <_strtod_r+0xc>)
 800a938:	f7ff fa0a 	bl	8009d50 <_strtod_l>
 800a93c:	bd10      	pop	{r4, pc}
 800a93e:	46c0      	nop			@ (mov r8, r8)
 800a940:	20000068 	.word	0x20000068

0800a944 <_strtol_l.constprop.0>:
 800a944:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a946:	b085      	sub	sp, #20
 800a948:	0017      	movs	r7, r2
 800a94a:	001e      	movs	r6, r3
 800a94c:	9003      	str	r0, [sp, #12]
 800a94e:	9101      	str	r1, [sp, #4]
 800a950:	2b24      	cmp	r3, #36	@ 0x24
 800a952:	d844      	bhi.n	800a9de <_strtol_l.constprop.0+0x9a>
 800a954:	000c      	movs	r4, r1
 800a956:	2b01      	cmp	r3, #1
 800a958:	d041      	beq.n	800a9de <_strtol_l.constprop.0+0x9a>
 800a95a:	4b3d      	ldr	r3, [pc, #244]	@ (800aa50 <_strtol_l.constprop.0+0x10c>)
 800a95c:	2208      	movs	r2, #8
 800a95e:	469c      	mov	ip, r3
 800a960:	0023      	movs	r3, r4
 800a962:	4661      	mov	r1, ip
 800a964:	781d      	ldrb	r5, [r3, #0]
 800a966:	3401      	adds	r4, #1
 800a968:	5d48      	ldrb	r0, [r1, r5]
 800a96a:	0001      	movs	r1, r0
 800a96c:	4011      	ands	r1, r2
 800a96e:	4210      	tst	r0, r2
 800a970:	d1f6      	bne.n	800a960 <_strtol_l.constprop.0+0x1c>
 800a972:	2d2d      	cmp	r5, #45	@ 0x2d
 800a974:	d13a      	bne.n	800a9ec <_strtol_l.constprop.0+0xa8>
 800a976:	7825      	ldrb	r5, [r4, #0]
 800a978:	1c9c      	adds	r4, r3, #2
 800a97a:	2301      	movs	r3, #1
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	2210      	movs	r2, #16
 800a980:	0033      	movs	r3, r6
 800a982:	4393      	bics	r3, r2
 800a984:	d109      	bne.n	800a99a <_strtol_l.constprop.0+0x56>
 800a986:	2d30      	cmp	r5, #48	@ 0x30
 800a988:	d136      	bne.n	800a9f8 <_strtol_l.constprop.0+0xb4>
 800a98a:	2120      	movs	r1, #32
 800a98c:	7823      	ldrb	r3, [r4, #0]
 800a98e:	438b      	bics	r3, r1
 800a990:	2b58      	cmp	r3, #88	@ 0x58
 800a992:	d131      	bne.n	800a9f8 <_strtol_l.constprop.0+0xb4>
 800a994:	0016      	movs	r6, r2
 800a996:	7865      	ldrb	r5, [r4, #1]
 800a998:	3402      	adds	r4, #2
 800a99a:	4a2e      	ldr	r2, [pc, #184]	@ (800aa54 <_strtol_l.constprop.0+0x110>)
 800a99c:	9b00      	ldr	r3, [sp, #0]
 800a99e:	4694      	mov	ip, r2
 800a9a0:	4463      	add	r3, ip
 800a9a2:	0031      	movs	r1, r6
 800a9a4:	0018      	movs	r0, r3
 800a9a6:	9302      	str	r3, [sp, #8]
 800a9a8:	f7f5 fc50 	bl	800024c <__aeabi_uidivmod>
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	4684      	mov	ip, r0
 800a9b0:	0010      	movs	r0, r2
 800a9b2:	002b      	movs	r3, r5
 800a9b4:	3b30      	subs	r3, #48	@ 0x30
 800a9b6:	2b09      	cmp	r3, #9
 800a9b8:	d825      	bhi.n	800aa06 <_strtol_l.constprop.0+0xc2>
 800a9ba:	001d      	movs	r5, r3
 800a9bc:	42ae      	cmp	r6, r5
 800a9be:	dd31      	ble.n	800aa24 <_strtol_l.constprop.0+0xe0>
 800a9c0:	1c53      	adds	r3, r2, #1
 800a9c2:	d009      	beq.n	800a9d8 <_strtol_l.constprop.0+0x94>
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	4252      	negs	r2, r2
 800a9c8:	4584      	cmp	ip, r0
 800a9ca:	d305      	bcc.n	800a9d8 <_strtol_l.constprop.0+0x94>
 800a9cc:	d101      	bne.n	800a9d2 <_strtol_l.constprop.0+0x8e>
 800a9ce:	42a9      	cmp	r1, r5
 800a9d0:	db25      	blt.n	800aa1e <_strtol_l.constprop.0+0xda>
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	4370      	muls	r0, r6
 800a9d6:	1828      	adds	r0, r5, r0
 800a9d8:	7825      	ldrb	r5, [r4, #0]
 800a9da:	3401      	adds	r4, #1
 800a9dc:	e7e9      	b.n	800a9b2 <_strtol_l.constprop.0+0x6e>
 800a9de:	f7fd fd11 	bl	8008404 <__errno>
 800a9e2:	2316      	movs	r3, #22
 800a9e4:	6003      	str	r3, [r0, #0]
 800a9e6:	2000      	movs	r0, #0
 800a9e8:	b005      	add	sp, #20
 800a9ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9ec:	9100      	str	r1, [sp, #0]
 800a9ee:	2d2b      	cmp	r5, #43	@ 0x2b
 800a9f0:	d1c5      	bne.n	800a97e <_strtol_l.constprop.0+0x3a>
 800a9f2:	7825      	ldrb	r5, [r4, #0]
 800a9f4:	1c9c      	adds	r4, r3, #2
 800a9f6:	e7c2      	b.n	800a97e <_strtol_l.constprop.0+0x3a>
 800a9f8:	2e00      	cmp	r6, #0
 800a9fa:	d1ce      	bne.n	800a99a <_strtol_l.constprop.0+0x56>
 800a9fc:	3608      	adds	r6, #8
 800a9fe:	2d30      	cmp	r5, #48	@ 0x30
 800aa00:	d0cb      	beq.n	800a99a <_strtol_l.constprop.0+0x56>
 800aa02:	3602      	adds	r6, #2
 800aa04:	e7c9      	b.n	800a99a <_strtol_l.constprop.0+0x56>
 800aa06:	002b      	movs	r3, r5
 800aa08:	3b41      	subs	r3, #65	@ 0x41
 800aa0a:	2b19      	cmp	r3, #25
 800aa0c:	d801      	bhi.n	800aa12 <_strtol_l.constprop.0+0xce>
 800aa0e:	3d37      	subs	r5, #55	@ 0x37
 800aa10:	e7d4      	b.n	800a9bc <_strtol_l.constprop.0+0x78>
 800aa12:	002b      	movs	r3, r5
 800aa14:	3b61      	subs	r3, #97	@ 0x61
 800aa16:	2b19      	cmp	r3, #25
 800aa18:	d804      	bhi.n	800aa24 <_strtol_l.constprop.0+0xe0>
 800aa1a:	3d57      	subs	r5, #87	@ 0x57
 800aa1c:	e7ce      	b.n	800a9bc <_strtol_l.constprop.0+0x78>
 800aa1e:	2201      	movs	r2, #1
 800aa20:	4252      	negs	r2, r2
 800aa22:	e7d9      	b.n	800a9d8 <_strtol_l.constprop.0+0x94>
 800aa24:	1c53      	adds	r3, r2, #1
 800aa26:	d108      	bne.n	800aa3a <_strtol_l.constprop.0+0xf6>
 800aa28:	2322      	movs	r3, #34	@ 0x22
 800aa2a:	9a03      	ldr	r2, [sp, #12]
 800aa2c:	9802      	ldr	r0, [sp, #8]
 800aa2e:	6013      	str	r3, [r2, #0]
 800aa30:	2f00      	cmp	r7, #0
 800aa32:	d0d9      	beq.n	800a9e8 <_strtol_l.constprop.0+0xa4>
 800aa34:	1e63      	subs	r3, r4, #1
 800aa36:	9301      	str	r3, [sp, #4]
 800aa38:	e007      	b.n	800aa4a <_strtol_l.constprop.0+0x106>
 800aa3a:	9b00      	ldr	r3, [sp, #0]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d000      	beq.n	800aa42 <_strtol_l.constprop.0+0xfe>
 800aa40:	4240      	negs	r0, r0
 800aa42:	2f00      	cmp	r7, #0
 800aa44:	d0d0      	beq.n	800a9e8 <_strtol_l.constprop.0+0xa4>
 800aa46:	2a00      	cmp	r2, #0
 800aa48:	d1f4      	bne.n	800aa34 <_strtol_l.constprop.0+0xf0>
 800aa4a:	9b01      	ldr	r3, [sp, #4]
 800aa4c:	603b      	str	r3, [r7, #0]
 800aa4e:	e7cb      	b.n	800a9e8 <_strtol_l.constprop.0+0xa4>
 800aa50:	0800c0f9 	.word	0x0800c0f9
 800aa54:	7fffffff 	.word	0x7fffffff

0800aa58 <_strtol_r>:
 800aa58:	b510      	push	{r4, lr}
 800aa5a:	f7ff ff73 	bl	800a944 <_strtol_l.constprop.0>
 800aa5e:	bd10      	pop	{r4, pc}

0800aa60 <__ssputs_r>:
 800aa60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa62:	688e      	ldr	r6, [r1, #8]
 800aa64:	b085      	sub	sp, #20
 800aa66:	001f      	movs	r7, r3
 800aa68:	000c      	movs	r4, r1
 800aa6a:	680b      	ldr	r3, [r1, #0]
 800aa6c:	9002      	str	r0, [sp, #8]
 800aa6e:	9203      	str	r2, [sp, #12]
 800aa70:	42be      	cmp	r6, r7
 800aa72:	d830      	bhi.n	800aad6 <__ssputs_r+0x76>
 800aa74:	210c      	movs	r1, #12
 800aa76:	5e62      	ldrsh	r2, [r4, r1]
 800aa78:	2190      	movs	r1, #144	@ 0x90
 800aa7a:	00c9      	lsls	r1, r1, #3
 800aa7c:	420a      	tst	r2, r1
 800aa7e:	d028      	beq.n	800aad2 <__ssputs_r+0x72>
 800aa80:	2003      	movs	r0, #3
 800aa82:	6921      	ldr	r1, [r4, #16]
 800aa84:	1a5b      	subs	r3, r3, r1
 800aa86:	9301      	str	r3, [sp, #4]
 800aa88:	6963      	ldr	r3, [r4, #20]
 800aa8a:	4343      	muls	r3, r0
 800aa8c:	9801      	ldr	r0, [sp, #4]
 800aa8e:	0fdd      	lsrs	r5, r3, #31
 800aa90:	18ed      	adds	r5, r5, r3
 800aa92:	1c7b      	adds	r3, r7, #1
 800aa94:	181b      	adds	r3, r3, r0
 800aa96:	106d      	asrs	r5, r5, #1
 800aa98:	42ab      	cmp	r3, r5
 800aa9a:	d900      	bls.n	800aa9e <__ssputs_r+0x3e>
 800aa9c:	001d      	movs	r5, r3
 800aa9e:	0552      	lsls	r2, r2, #21
 800aaa0:	d528      	bpl.n	800aaf4 <__ssputs_r+0x94>
 800aaa2:	0029      	movs	r1, r5
 800aaa4:	9802      	ldr	r0, [sp, #8]
 800aaa6:	f7fe fbe1 	bl	800926c <_malloc_r>
 800aaaa:	1e06      	subs	r6, r0, #0
 800aaac:	d02c      	beq.n	800ab08 <__ssputs_r+0xa8>
 800aaae:	9a01      	ldr	r2, [sp, #4]
 800aab0:	6921      	ldr	r1, [r4, #16]
 800aab2:	f000 fa1b 	bl	800aeec <memcpy>
 800aab6:	89a2      	ldrh	r2, [r4, #12]
 800aab8:	4b18      	ldr	r3, [pc, #96]	@ (800ab1c <__ssputs_r+0xbc>)
 800aaba:	401a      	ands	r2, r3
 800aabc:	2380      	movs	r3, #128	@ 0x80
 800aabe:	4313      	orrs	r3, r2
 800aac0:	81a3      	strh	r3, [r4, #12]
 800aac2:	9b01      	ldr	r3, [sp, #4]
 800aac4:	6126      	str	r6, [r4, #16]
 800aac6:	18f6      	adds	r6, r6, r3
 800aac8:	6026      	str	r6, [r4, #0]
 800aaca:	003e      	movs	r6, r7
 800aacc:	6165      	str	r5, [r4, #20]
 800aace:	1aed      	subs	r5, r5, r3
 800aad0:	60a5      	str	r5, [r4, #8]
 800aad2:	42be      	cmp	r6, r7
 800aad4:	d900      	bls.n	800aad8 <__ssputs_r+0x78>
 800aad6:	003e      	movs	r6, r7
 800aad8:	0032      	movs	r2, r6
 800aada:	9903      	ldr	r1, [sp, #12]
 800aadc:	6820      	ldr	r0, [r4, #0]
 800aade:	f000 f9ce 	bl	800ae7e <memmove>
 800aae2:	2000      	movs	r0, #0
 800aae4:	68a3      	ldr	r3, [r4, #8]
 800aae6:	1b9b      	subs	r3, r3, r6
 800aae8:	60a3      	str	r3, [r4, #8]
 800aaea:	6823      	ldr	r3, [r4, #0]
 800aaec:	199b      	adds	r3, r3, r6
 800aaee:	6023      	str	r3, [r4, #0]
 800aaf0:	b005      	add	sp, #20
 800aaf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaf4:	002a      	movs	r2, r5
 800aaf6:	9802      	ldr	r0, [sp, #8]
 800aaf8:	f000 fdc0 	bl	800b67c <_realloc_r>
 800aafc:	1e06      	subs	r6, r0, #0
 800aafe:	d1e0      	bne.n	800aac2 <__ssputs_r+0x62>
 800ab00:	6921      	ldr	r1, [r4, #16]
 800ab02:	9802      	ldr	r0, [sp, #8]
 800ab04:	f7fe fb3c 	bl	8009180 <_free_r>
 800ab08:	230c      	movs	r3, #12
 800ab0a:	2001      	movs	r0, #1
 800ab0c:	9a02      	ldr	r2, [sp, #8]
 800ab0e:	4240      	negs	r0, r0
 800ab10:	6013      	str	r3, [r2, #0]
 800ab12:	89a2      	ldrh	r2, [r4, #12]
 800ab14:	3334      	adds	r3, #52	@ 0x34
 800ab16:	4313      	orrs	r3, r2
 800ab18:	81a3      	strh	r3, [r4, #12]
 800ab1a:	e7e9      	b.n	800aaf0 <__ssputs_r+0x90>
 800ab1c:	fffffb7f 	.word	0xfffffb7f

0800ab20 <_svfiprintf_r>:
 800ab20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab22:	b0a1      	sub	sp, #132	@ 0x84
 800ab24:	9003      	str	r0, [sp, #12]
 800ab26:	001d      	movs	r5, r3
 800ab28:	898b      	ldrh	r3, [r1, #12]
 800ab2a:	000f      	movs	r7, r1
 800ab2c:	0016      	movs	r6, r2
 800ab2e:	061b      	lsls	r3, r3, #24
 800ab30:	d511      	bpl.n	800ab56 <_svfiprintf_r+0x36>
 800ab32:	690b      	ldr	r3, [r1, #16]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d10e      	bne.n	800ab56 <_svfiprintf_r+0x36>
 800ab38:	2140      	movs	r1, #64	@ 0x40
 800ab3a:	f7fe fb97 	bl	800926c <_malloc_r>
 800ab3e:	6038      	str	r0, [r7, #0]
 800ab40:	6138      	str	r0, [r7, #16]
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d105      	bne.n	800ab52 <_svfiprintf_r+0x32>
 800ab46:	230c      	movs	r3, #12
 800ab48:	9a03      	ldr	r2, [sp, #12]
 800ab4a:	6013      	str	r3, [r2, #0]
 800ab4c:	2001      	movs	r0, #1
 800ab4e:	4240      	negs	r0, r0
 800ab50:	e0cf      	b.n	800acf2 <_svfiprintf_r+0x1d2>
 800ab52:	2340      	movs	r3, #64	@ 0x40
 800ab54:	617b      	str	r3, [r7, #20]
 800ab56:	2300      	movs	r3, #0
 800ab58:	ac08      	add	r4, sp, #32
 800ab5a:	6163      	str	r3, [r4, #20]
 800ab5c:	3320      	adds	r3, #32
 800ab5e:	7663      	strb	r3, [r4, #25]
 800ab60:	3310      	adds	r3, #16
 800ab62:	76a3      	strb	r3, [r4, #26]
 800ab64:	9507      	str	r5, [sp, #28]
 800ab66:	0035      	movs	r5, r6
 800ab68:	782b      	ldrb	r3, [r5, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d001      	beq.n	800ab72 <_svfiprintf_r+0x52>
 800ab6e:	2b25      	cmp	r3, #37	@ 0x25
 800ab70:	d148      	bne.n	800ac04 <_svfiprintf_r+0xe4>
 800ab72:	1bab      	subs	r3, r5, r6
 800ab74:	9305      	str	r3, [sp, #20]
 800ab76:	42b5      	cmp	r5, r6
 800ab78:	d00b      	beq.n	800ab92 <_svfiprintf_r+0x72>
 800ab7a:	0032      	movs	r2, r6
 800ab7c:	0039      	movs	r1, r7
 800ab7e:	9803      	ldr	r0, [sp, #12]
 800ab80:	f7ff ff6e 	bl	800aa60 <__ssputs_r>
 800ab84:	3001      	adds	r0, #1
 800ab86:	d100      	bne.n	800ab8a <_svfiprintf_r+0x6a>
 800ab88:	e0ae      	b.n	800ace8 <_svfiprintf_r+0x1c8>
 800ab8a:	6963      	ldr	r3, [r4, #20]
 800ab8c:	9a05      	ldr	r2, [sp, #20]
 800ab8e:	189b      	adds	r3, r3, r2
 800ab90:	6163      	str	r3, [r4, #20]
 800ab92:	782b      	ldrb	r3, [r5, #0]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d100      	bne.n	800ab9a <_svfiprintf_r+0x7a>
 800ab98:	e0a6      	b.n	800ace8 <_svfiprintf_r+0x1c8>
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	4252      	negs	r2, r2
 800aba0:	6062      	str	r2, [r4, #4]
 800aba2:	a904      	add	r1, sp, #16
 800aba4:	3254      	adds	r2, #84	@ 0x54
 800aba6:	1852      	adds	r2, r2, r1
 800aba8:	1c6e      	adds	r6, r5, #1
 800abaa:	6023      	str	r3, [r4, #0]
 800abac:	60e3      	str	r3, [r4, #12]
 800abae:	60a3      	str	r3, [r4, #8]
 800abb0:	7013      	strb	r3, [r2, #0]
 800abb2:	65a3      	str	r3, [r4, #88]	@ 0x58
 800abb4:	4b54      	ldr	r3, [pc, #336]	@ (800ad08 <_svfiprintf_r+0x1e8>)
 800abb6:	2205      	movs	r2, #5
 800abb8:	0018      	movs	r0, r3
 800abba:	7831      	ldrb	r1, [r6, #0]
 800abbc:	9305      	str	r3, [sp, #20]
 800abbe:	f7fd fc4e 	bl	800845e <memchr>
 800abc2:	1c75      	adds	r5, r6, #1
 800abc4:	2800      	cmp	r0, #0
 800abc6:	d11f      	bne.n	800ac08 <_svfiprintf_r+0xe8>
 800abc8:	6822      	ldr	r2, [r4, #0]
 800abca:	06d3      	lsls	r3, r2, #27
 800abcc:	d504      	bpl.n	800abd8 <_svfiprintf_r+0xb8>
 800abce:	2353      	movs	r3, #83	@ 0x53
 800abd0:	a904      	add	r1, sp, #16
 800abd2:	185b      	adds	r3, r3, r1
 800abd4:	2120      	movs	r1, #32
 800abd6:	7019      	strb	r1, [r3, #0]
 800abd8:	0713      	lsls	r3, r2, #28
 800abda:	d504      	bpl.n	800abe6 <_svfiprintf_r+0xc6>
 800abdc:	2353      	movs	r3, #83	@ 0x53
 800abde:	a904      	add	r1, sp, #16
 800abe0:	185b      	adds	r3, r3, r1
 800abe2:	212b      	movs	r1, #43	@ 0x2b
 800abe4:	7019      	strb	r1, [r3, #0]
 800abe6:	7833      	ldrb	r3, [r6, #0]
 800abe8:	2b2a      	cmp	r3, #42	@ 0x2a
 800abea:	d016      	beq.n	800ac1a <_svfiprintf_r+0xfa>
 800abec:	0035      	movs	r5, r6
 800abee:	2100      	movs	r1, #0
 800abf0:	200a      	movs	r0, #10
 800abf2:	68e3      	ldr	r3, [r4, #12]
 800abf4:	782a      	ldrb	r2, [r5, #0]
 800abf6:	1c6e      	adds	r6, r5, #1
 800abf8:	3a30      	subs	r2, #48	@ 0x30
 800abfa:	2a09      	cmp	r2, #9
 800abfc:	d950      	bls.n	800aca0 <_svfiprintf_r+0x180>
 800abfe:	2900      	cmp	r1, #0
 800ac00:	d111      	bne.n	800ac26 <_svfiprintf_r+0x106>
 800ac02:	e017      	b.n	800ac34 <_svfiprintf_r+0x114>
 800ac04:	3501      	adds	r5, #1
 800ac06:	e7af      	b.n	800ab68 <_svfiprintf_r+0x48>
 800ac08:	9b05      	ldr	r3, [sp, #20]
 800ac0a:	6822      	ldr	r2, [r4, #0]
 800ac0c:	1ac0      	subs	r0, r0, r3
 800ac0e:	2301      	movs	r3, #1
 800ac10:	4083      	lsls	r3, r0
 800ac12:	4313      	orrs	r3, r2
 800ac14:	002e      	movs	r6, r5
 800ac16:	6023      	str	r3, [r4, #0]
 800ac18:	e7cc      	b.n	800abb4 <_svfiprintf_r+0x94>
 800ac1a:	9b07      	ldr	r3, [sp, #28]
 800ac1c:	1d19      	adds	r1, r3, #4
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	9107      	str	r1, [sp, #28]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	db01      	blt.n	800ac2a <_svfiprintf_r+0x10a>
 800ac26:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac28:	e004      	b.n	800ac34 <_svfiprintf_r+0x114>
 800ac2a:	425b      	negs	r3, r3
 800ac2c:	60e3      	str	r3, [r4, #12]
 800ac2e:	2302      	movs	r3, #2
 800ac30:	4313      	orrs	r3, r2
 800ac32:	6023      	str	r3, [r4, #0]
 800ac34:	782b      	ldrb	r3, [r5, #0]
 800ac36:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac38:	d10c      	bne.n	800ac54 <_svfiprintf_r+0x134>
 800ac3a:	786b      	ldrb	r3, [r5, #1]
 800ac3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac3e:	d134      	bne.n	800acaa <_svfiprintf_r+0x18a>
 800ac40:	9b07      	ldr	r3, [sp, #28]
 800ac42:	3502      	adds	r5, #2
 800ac44:	1d1a      	adds	r2, r3, #4
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	9207      	str	r2, [sp, #28]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	da01      	bge.n	800ac52 <_svfiprintf_r+0x132>
 800ac4e:	2301      	movs	r3, #1
 800ac50:	425b      	negs	r3, r3
 800ac52:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac54:	4e2d      	ldr	r6, [pc, #180]	@ (800ad0c <_svfiprintf_r+0x1ec>)
 800ac56:	2203      	movs	r2, #3
 800ac58:	0030      	movs	r0, r6
 800ac5a:	7829      	ldrb	r1, [r5, #0]
 800ac5c:	f7fd fbff 	bl	800845e <memchr>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d006      	beq.n	800ac72 <_svfiprintf_r+0x152>
 800ac64:	2340      	movs	r3, #64	@ 0x40
 800ac66:	1b80      	subs	r0, r0, r6
 800ac68:	4083      	lsls	r3, r0
 800ac6a:	6822      	ldr	r2, [r4, #0]
 800ac6c:	3501      	adds	r5, #1
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	6023      	str	r3, [r4, #0]
 800ac72:	7829      	ldrb	r1, [r5, #0]
 800ac74:	2206      	movs	r2, #6
 800ac76:	4826      	ldr	r0, [pc, #152]	@ (800ad10 <_svfiprintf_r+0x1f0>)
 800ac78:	1c6e      	adds	r6, r5, #1
 800ac7a:	7621      	strb	r1, [r4, #24]
 800ac7c:	f7fd fbef 	bl	800845e <memchr>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d038      	beq.n	800acf6 <_svfiprintf_r+0x1d6>
 800ac84:	4b23      	ldr	r3, [pc, #140]	@ (800ad14 <_svfiprintf_r+0x1f4>)
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d122      	bne.n	800acd0 <_svfiprintf_r+0x1b0>
 800ac8a:	2207      	movs	r2, #7
 800ac8c:	9b07      	ldr	r3, [sp, #28]
 800ac8e:	3307      	adds	r3, #7
 800ac90:	4393      	bics	r3, r2
 800ac92:	3308      	adds	r3, #8
 800ac94:	9307      	str	r3, [sp, #28]
 800ac96:	6963      	ldr	r3, [r4, #20]
 800ac98:	9a04      	ldr	r2, [sp, #16]
 800ac9a:	189b      	adds	r3, r3, r2
 800ac9c:	6163      	str	r3, [r4, #20]
 800ac9e:	e762      	b.n	800ab66 <_svfiprintf_r+0x46>
 800aca0:	4343      	muls	r3, r0
 800aca2:	0035      	movs	r5, r6
 800aca4:	2101      	movs	r1, #1
 800aca6:	189b      	adds	r3, r3, r2
 800aca8:	e7a4      	b.n	800abf4 <_svfiprintf_r+0xd4>
 800acaa:	2300      	movs	r3, #0
 800acac:	200a      	movs	r0, #10
 800acae:	0019      	movs	r1, r3
 800acb0:	3501      	adds	r5, #1
 800acb2:	6063      	str	r3, [r4, #4]
 800acb4:	782a      	ldrb	r2, [r5, #0]
 800acb6:	1c6e      	adds	r6, r5, #1
 800acb8:	3a30      	subs	r2, #48	@ 0x30
 800acba:	2a09      	cmp	r2, #9
 800acbc:	d903      	bls.n	800acc6 <_svfiprintf_r+0x1a6>
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0c8      	beq.n	800ac54 <_svfiprintf_r+0x134>
 800acc2:	9109      	str	r1, [sp, #36]	@ 0x24
 800acc4:	e7c6      	b.n	800ac54 <_svfiprintf_r+0x134>
 800acc6:	4341      	muls	r1, r0
 800acc8:	0035      	movs	r5, r6
 800acca:	2301      	movs	r3, #1
 800accc:	1889      	adds	r1, r1, r2
 800acce:	e7f1      	b.n	800acb4 <_svfiprintf_r+0x194>
 800acd0:	aa07      	add	r2, sp, #28
 800acd2:	9200      	str	r2, [sp, #0]
 800acd4:	0021      	movs	r1, r4
 800acd6:	003a      	movs	r2, r7
 800acd8:	4b0f      	ldr	r3, [pc, #60]	@ (800ad18 <_svfiprintf_r+0x1f8>)
 800acda:	9803      	ldr	r0, [sp, #12]
 800acdc:	f7fc fc3e 	bl	800755c <_printf_float>
 800ace0:	9004      	str	r0, [sp, #16]
 800ace2:	9b04      	ldr	r3, [sp, #16]
 800ace4:	3301      	adds	r3, #1
 800ace6:	d1d6      	bne.n	800ac96 <_svfiprintf_r+0x176>
 800ace8:	89bb      	ldrh	r3, [r7, #12]
 800acea:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800acec:	065b      	lsls	r3, r3, #25
 800acee:	d500      	bpl.n	800acf2 <_svfiprintf_r+0x1d2>
 800acf0:	e72c      	b.n	800ab4c <_svfiprintf_r+0x2c>
 800acf2:	b021      	add	sp, #132	@ 0x84
 800acf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acf6:	aa07      	add	r2, sp, #28
 800acf8:	9200      	str	r2, [sp, #0]
 800acfa:	0021      	movs	r1, r4
 800acfc:	003a      	movs	r2, r7
 800acfe:	4b06      	ldr	r3, [pc, #24]	@ (800ad18 <_svfiprintf_r+0x1f8>)
 800ad00:	9803      	ldr	r0, [sp, #12]
 800ad02:	f7fc fed9 	bl	8007ab8 <_printf_i>
 800ad06:	e7eb      	b.n	800ace0 <_svfiprintf_r+0x1c0>
 800ad08:	0800c1f9 	.word	0x0800c1f9
 800ad0c:	0800c1ff 	.word	0x0800c1ff
 800ad10:	0800c203 	.word	0x0800c203
 800ad14:	0800755d 	.word	0x0800755d
 800ad18:	0800aa61 	.word	0x0800aa61

0800ad1c <__sflush_r>:
 800ad1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad1e:	220c      	movs	r2, #12
 800ad20:	5e8b      	ldrsh	r3, [r1, r2]
 800ad22:	0005      	movs	r5, r0
 800ad24:	000c      	movs	r4, r1
 800ad26:	071a      	lsls	r2, r3, #28
 800ad28:	d456      	bmi.n	800add8 <__sflush_r+0xbc>
 800ad2a:	684a      	ldr	r2, [r1, #4]
 800ad2c:	2a00      	cmp	r2, #0
 800ad2e:	dc02      	bgt.n	800ad36 <__sflush_r+0x1a>
 800ad30:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800ad32:	2a00      	cmp	r2, #0
 800ad34:	dd4e      	ble.n	800add4 <__sflush_r+0xb8>
 800ad36:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ad38:	2f00      	cmp	r7, #0
 800ad3a:	d04b      	beq.n	800add4 <__sflush_r+0xb8>
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2080      	movs	r0, #128	@ 0x80
 800ad40:	682e      	ldr	r6, [r5, #0]
 800ad42:	602a      	str	r2, [r5, #0]
 800ad44:	001a      	movs	r2, r3
 800ad46:	0140      	lsls	r0, r0, #5
 800ad48:	6a21      	ldr	r1, [r4, #32]
 800ad4a:	4002      	ands	r2, r0
 800ad4c:	4203      	tst	r3, r0
 800ad4e:	d033      	beq.n	800adb8 <__sflush_r+0x9c>
 800ad50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	075b      	lsls	r3, r3, #29
 800ad56:	d506      	bpl.n	800ad66 <__sflush_r+0x4a>
 800ad58:	6863      	ldr	r3, [r4, #4]
 800ad5a:	1ad2      	subs	r2, r2, r3
 800ad5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <__sflush_r+0x4a>
 800ad62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad64:	1ad2      	subs	r2, r2, r3
 800ad66:	2300      	movs	r3, #0
 800ad68:	0028      	movs	r0, r5
 800ad6a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ad6c:	6a21      	ldr	r1, [r4, #32]
 800ad6e:	47b8      	blx	r7
 800ad70:	89a2      	ldrh	r2, [r4, #12]
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	d106      	bne.n	800ad84 <__sflush_r+0x68>
 800ad76:	6829      	ldr	r1, [r5, #0]
 800ad78:	291d      	cmp	r1, #29
 800ad7a:	d846      	bhi.n	800ae0a <__sflush_r+0xee>
 800ad7c:	4b29      	ldr	r3, [pc, #164]	@ (800ae24 <__sflush_r+0x108>)
 800ad7e:	410b      	asrs	r3, r1
 800ad80:	07db      	lsls	r3, r3, #31
 800ad82:	d442      	bmi.n	800ae0a <__sflush_r+0xee>
 800ad84:	2300      	movs	r3, #0
 800ad86:	6063      	str	r3, [r4, #4]
 800ad88:	6923      	ldr	r3, [r4, #16]
 800ad8a:	6023      	str	r3, [r4, #0]
 800ad8c:	04d2      	lsls	r2, r2, #19
 800ad8e:	d505      	bpl.n	800ad9c <__sflush_r+0x80>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	d102      	bne.n	800ad9a <__sflush_r+0x7e>
 800ad94:	682b      	ldr	r3, [r5, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d100      	bne.n	800ad9c <__sflush_r+0x80>
 800ad9a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad9e:	602e      	str	r6, [r5, #0]
 800ada0:	2900      	cmp	r1, #0
 800ada2:	d017      	beq.n	800add4 <__sflush_r+0xb8>
 800ada4:	0023      	movs	r3, r4
 800ada6:	3344      	adds	r3, #68	@ 0x44
 800ada8:	4299      	cmp	r1, r3
 800adaa:	d002      	beq.n	800adb2 <__sflush_r+0x96>
 800adac:	0028      	movs	r0, r5
 800adae:	f7fe f9e7 	bl	8009180 <_free_r>
 800adb2:	2300      	movs	r3, #0
 800adb4:	6363      	str	r3, [r4, #52]	@ 0x34
 800adb6:	e00d      	b.n	800add4 <__sflush_r+0xb8>
 800adb8:	2301      	movs	r3, #1
 800adba:	0028      	movs	r0, r5
 800adbc:	47b8      	blx	r7
 800adbe:	0002      	movs	r2, r0
 800adc0:	1c43      	adds	r3, r0, #1
 800adc2:	d1c6      	bne.n	800ad52 <__sflush_r+0x36>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d0c3      	beq.n	800ad52 <__sflush_r+0x36>
 800adca:	2b1d      	cmp	r3, #29
 800adcc:	d001      	beq.n	800add2 <__sflush_r+0xb6>
 800adce:	2b16      	cmp	r3, #22
 800add0:	d11a      	bne.n	800ae08 <__sflush_r+0xec>
 800add2:	602e      	str	r6, [r5, #0]
 800add4:	2000      	movs	r0, #0
 800add6:	e01e      	b.n	800ae16 <__sflush_r+0xfa>
 800add8:	690e      	ldr	r6, [r1, #16]
 800adda:	2e00      	cmp	r6, #0
 800addc:	d0fa      	beq.n	800add4 <__sflush_r+0xb8>
 800adde:	680f      	ldr	r7, [r1, #0]
 800ade0:	600e      	str	r6, [r1, #0]
 800ade2:	1bba      	subs	r2, r7, r6
 800ade4:	9201      	str	r2, [sp, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	079b      	lsls	r3, r3, #30
 800adea:	d100      	bne.n	800adee <__sflush_r+0xd2>
 800adec:	694a      	ldr	r2, [r1, #20]
 800adee:	60a2      	str	r2, [r4, #8]
 800adf0:	9b01      	ldr	r3, [sp, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	ddee      	ble.n	800add4 <__sflush_r+0xb8>
 800adf6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800adf8:	0032      	movs	r2, r6
 800adfa:	001f      	movs	r7, r3
 800adfc:	0028      	movs	r0, r5
 800adfe:	9b01      	ldr	r3, [sp, #4]
 800ae00:	6a21      	ldr	r1, [r4, #32]
 800ae02:	47b8      	blx	r7
 800ae04:	2800      	cmp	r0, #0
 800ae06:	dc07      	bgt.n	800ae18 <__sflush_r+0xfc>
 800ae08:	89a2      	ldrh	r2, [r4, #12]
 800ae0a:	2340      	movs	r3, #64	@ 0x40
 800ae0c:	2001      	movs	r0, #1
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	b21b      	sxth	r3, r3
 800ae12:	81a3      	strh	r3, [r4, #12]
 800ae14:	4240      	negs	r0, r0
 800ae16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae18:	9b01      	ldr	r3, [sp, #4]
 800ae1a:	1836      	adds	r6, r6, r0
 800ae1c:	1a1b      	subs	r3, r3, r0
 800ae1e:	9301      	str	r3, [sp, #4]
 800ae20:	e7e6      	b.n	800adf0 <__sflush_r+0xd4>
 800ae22:	46c0      	nop			@ (mov r8, r8)
 800ae24:	dfbffffe 	.word	0xdfbffffe

0800ae28 <_fflush_r>:
 800ae28:	690b      	ldr	r3, [r1, #16]
 800ae2a:	b570      	push	{r4, r5, r6, lr}
 800ae2c:	0005      	movs	r5, r0
 800ae2e:	000c      	movs	r4, r1
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d102      	bne.n	800ae3a <_fflush_r+0x12>
 800ae34:	2500      	movs	r5, #0
 800ae36:	0028      	movs	r0, r5
 800ae38:	bd70      	pop	{r4, r5, r6, pc}
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	d004      	beq.n	800ae48 <_fflush_r+0x20>
 800ae3e:	6a03      	ldr	r3, [r0, #32]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d101      	bne.n	800ae48 <_fflush_r+0x20>
 800ae44:	f7fd f9e4 	bl	8008210 <__sinit>
 800ae48:	220c      	movs	r2, #12
 800ae4a:	5ea3      	ldrsh	r3, [r4, r2]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d0f1      	beq.n	800ae34 <_fflush_r+0xc>
 800ae50:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ae52:	07d2      	lsls	r2, r2, #31
 800ae54:	d404      	bmi.n	800ae60 <_fflush_r+0x38>
 800ae56:	059b      	lsls	r3, r3, #22
 800ae58:	d402      	bmi.n	800ae60 <_fflush_r+0x38>
 800ae5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae5c:	f7fd fafd 	bl	800845a <__retarget_lock_acquire_recursive>
 800ae60:	0028      	movs	r0, r5
 800ae62:	0021      	movs	r1, r4
 800ae64:	f7ff ff5a 	bl	800ad1c <__sflush_r>
 800ae68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae6a:	0005      	movs	r5, r0
 800ae6c:	07db      	lsls	r3, r3, #31
 800ae6e:	d4e2      	bmi.n	800ae36 <_fflush_r+0xe>
 800ae70:	89a3      	ldrh	r3, [r4, #12]
 800ae72:	059b      	lsls	r3, r3, #22
 800ae74:	d4df      	bmi.n	800ae36 <_fflush_r+0xe>
 800ae76:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae78:	f7fd faf0 	bl	800845c <__retarget_lock_release_recursive>
 800ae7c:	e7db      	b.n	800ae36 <_fflush_r+0xe>

0800ae7e <memmove>:
 800ae7e:	b510      	push	{r4, lr}
 800ae80:	4288      	cmp	r0, r1
 800ae82:	d806      	bhi.n	800ae92 <memmove+0x14>
 800ae84:	2300      	movs	r3, #0
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d008      	beq.n	800ae9c <memmove+0x1e>
 800ae8a:	5ccc      	ldrb	r4, [r1, r3]
 800ae8c:	54c4      	strb	r4, [r0, r3]
 800ae8e:	3301      	adds	r3, #1
 800ae90:	e7f9      	b.n	800ae86 <memmove+0x8>
 800ae92:	188b      	adds	r3, r1, r2
 800ae94:	4298      	cmp	r0, r3
 800ae96:	d2f5      	bcs.n	800ae84 <memmove+0x6>
 800ae98:	3a01      	subs	r2, #1
 800ae9a:	d200      	bcs.n	800ae9e <memmove+0x20>
 800ae9c:	bd10      	pop	{r4, pc}
 800ae9e:	5c8b      	ldrb	r3, [r1, r2]
 800aea0:	5483      	strb	r3, [r0, r2]
 800aea2:	e7f9      	b.n	800ae98 <memmove+0x1a>

0800aea4 <strncmp>:
 800aea4:	b530      	push	{r4, r5, lr}
 800aea6:	0005      	movs	r5, r0
 800aea8:	1e10      	subs	r0, r2, #0
 800aeaa:	d00b      	beq.n	800aec4 <strncmp+0x20>
 800aeac:	2400      	movs	r4, #0
 800aeae:	3a01      	subs	r2, #1
 800aeb0:	5d2b      	ldrb	r3, [r5, r4]
 800aeb2:	5d08      	ldrb	r0, [r1, r4]
 800aeb4:	4283      	cmp	r3, r0
 800aeb6:	d104      	bne.n	800aec2 <strncmp+0x1e>
 800aeb8:	42a2      	cmp	r2, r4
 800aeba:	d002      	beq.n	800aec2 <strncmp+0x1e>
 800aebc:	3401      	adds	r4, #1
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1f6      	bne.n	800aeb0 <strncmp+0xc>
 800aec2:	1a18      	subs	r0, r3, r0
 800aec4:	bd30      	pop	{r4, r5, pc}
	...

0800aec8 <_sbrk_r>:
 800aec8:	2300      	movs	r3, #0
 800aeca:	b570      	push	{r4, r5, r6, lr}
 800aecc:	4d06      	ldr	r5, [pc, #24]	@ (800aee8 <_sbrk_r+0x20>)
 800aece:	0004      	movs	r4, r0
 800aed0:	0008      	movs	r0, r1
 800aed2:	602b      	str	r3, [r5, #0]
 800aed4:	f7f8 fcf6 	bl	80038c4 <_sbrk>
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	d103      	bne.n	800aee4 <_sbrk_r+0x1c>
 800aedc:	682b      	ldr	r3, [r5, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d000      	beq.n	800aee4 <_sbrk_r+0x1c>
 800aee2:	6023      	str	r3, [r4, #0]
 800aee4:	bd70      	pop	{r4, r5, r6, pc}
 800aee6:	46c0      	nop			@ (mov r8, r8)
 800aee8:	200004a0 	.word	0x200004a0

0800aeec <memcpy>:
 800aeec:	2300      	movs	r3, #0
 800aeee:	b510      	push	{r4, lr}
 800aef0:	429a      	cmp	r2, r3
 800aef2:	d100      	bne.n	800aef6 <memcpy+0xa>
 800aef4:	bd10      	pop	{r4, pc}
 800aef6:	5ccc      	ldrb	r4, [r1, r3]
 800aef8:	54c4      	strb	r4, [r0, r3]
 800aefa:	3301      	adds	r3, #1
 800aefc:	e7f8      	b.n	800aef0 <memcpy+0x4>
	...

0800af00 <nan>:
 800af00:	2000      	movs	r0, #0
 800af02:	4901      	ldr	r1, [pc, #4]	@ (800af08 <nan+0x8>)
 800af04:	4770      	bx	lr
 800af06:	46c0      	nop			@ (mov r8, r8)
 800af08:	7ff80000 	.word	0x7ff80000

0800af0c <__assert_func>:
 800af0c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800af0e:	0014      	movs	r4, r2
 800af10:	001a      	movs	r2, r3
 800af12:	4b09      	ldr	r3, [pc, #36]	@ (800af38 <__assert_func+0x2c>)
 800af14:	0005      	movs	r5, r0
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	000e      	movs	r6, r1
 800af1a:	68d8      	ldr	r0, [r3, #12]
 800af1c:	4b07      	ldr	r3, [pc, #28]	@ (800af3c <__assert_func+0x30>)
 800af1e:	2c00      	cmp	r4, #0
 800af20:	d101      	bne.n	800af26 <__assert_func+0x1a>
 800af22:	4b07      	ldr	r3, [pc, #28]	@ (800af40 <__assert_func+0x34>)
 800af24:	001c      	movs	r4, r3
 800af26:	4907      	ldr	r1, [pc, #28]	@ (800af44 <__assert_func+0x38>)
 800af28:	9301      	str	r3, [sp, #4]
 800af2a:	9402      	str	r4, [sp, #8]
 800af2c:	002b      	movs	r3, r5
 800af2e:	9600      	str	r6, [sp, #0]
 800af30:	f000 fbe0 	bl	800b6f4 <fiprintf>
 800af34:	f000 fbee 	bl	800b714 <abort>
 800af38:	20000018 	.word	0x20000018
 800af3c:	0800c212 	.word	0x0800c212
 800af40:	0800c24d 	.word	0x0800c24d
 800af44:	0800c21f 	.word	0x0800c21f

0800af48 <_calloc_r>:
 800af48:	b570      	push	{r4, r5, r6, lr}
 800af4a:	0c0b      	lsrs	r3, r1, #16
 800af4c:	0c15      	lsrs	r5, r2, #16
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d11e      	bne.n	800af90 <_calloc_r+0x48>
 800af52:	2d00      	cmp	r5, #0
 800af54:	d10c      	bne.n	800af70 <_calloc_r+0x28>
 800af56:	b289      	uxth	r1, r1
 800af58:	b294      	uxth	r4, r2
 800af5a:	434c      	muls	r4, r1
 800af5c:	0021      	movs	r1, r4
 800af5e:	f7fe f985 	bl	800926c <_malloc_r>
 800af62:	1e05      	subs	r5, r0, #0
 800af64:	d01a      	beq.n	800af9c <_calloc_r+0x54>
 800af66:	0022      	movs	r2, r4
 800af68:	2100      	movs	r1, #0
 800af6a:	f7fd f9f1 	bl	8008350 <memset>
 800af6e:	e016      	b.n	800af9e <_calloc_r+0x56>
 800af70:	1c2b      	adds	r3, r5, #0
 800af72:	1c0c      	adds	r4, r1, #0
 800af74:	b289      	uxth	r1, r1
 800af76:	b292      	uxth	r2, r2
 800af78:	434a      	muls	r2, r1
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	b2a1      	uxth	r1, r4
 800af7e:	4359      	muls	r1, r3
 800af80:	0c14      	lsrs	r4, r2, #16
 800af82:	190c      	adds	r4, r1, r4
 800af84:	0c23      	lsrs	r3, r4, #16
 800af86:	d107      	bne.n	800af98 <_calloc_r+0x50>
 800af88:	0424      	lsls	r4, r4, #16
 800af8a:	b292      	uxth	r2, r2
 800af8c:	4314      	orrs	r4, r2
 800af8e:	e7e5      	b.n	800af5c <_calloc_r+0x14>
 800af90:	2d00      	cmp	r5, #0
 800af92:	d101      	bne.n	800af98 <_calloc_r+0x50>
 800af94:	1c14      	adds	r4, r2, #0
 800af96:	e7ed      	b.n	800af74 <_calloc_r+0x2c>
 800af98:	230c      	movs	r3, #12
 800af9a:	6003      	str	r3, [r0, #0]
 800af9c:	2500      	movs	r5, #0
 800af9e:	0028      	movs	r0, r5
 800afa0:	bd70      	pop	{r4, r5, r6, pc}

0800afa2 <rshift>:
 800afa2:	0002      	movs	r2, r0
 800afa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afa6:	6904      	ldr	r4, [r0, #16]
 800afa8:	b085      	sub	sp, #20
 800afaa:	3214      	adds	r2, #20
 800afac:	114b      	asrs	r3, r1, #5
 800afae:	0016      	movs	r6, r2
 800afb0:	9302      	str	r3, [sp, #8]
 800afb2:	429c      	cmp	r4, r3
 800afb4:	dd31      	ble.n	800b01a <rshift+0x78>
 800afb6:	261f      	movs	r6, #31
 800afb8:	000f      	movs	r7, r1
 800afba:	009b      	lsls	r3, r3, #2
 800afbc:	00a5      	lsls	r5, r4, #2
 800afbe:	18d3      	adds	r3, r2, r3
 800afc0:	4037      	ands	r7, r6
 800afc2:	1955      	adds	r5, r2, r5
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	9701      	str	r7, [sp, #4]
 800afc8:	4231      	tst	r1, r6
 800afca:	d10d      	bne.n	800afe8 <rshift+0x46>
 800afcc:	0016      	movs	r6, r2
 800afce:	0019      	movs	r1, r3
 800afd0:	428d      	cmp	r5, r1
 800afd2:	d836      	bhi.n	800b042 <rshift+0xa0>
 800afd4:	9b00      	ldr	r3, [sp, #0]
 800afd6:	2600      	movs	r6, #0
 800afd8:	3b03      	subs	r3, #3
 800afda:	429d      	cmp	r5, r3
 800afdc:	d302      	bcc.n	800afe4 <rshift+0x42>
 800afde:	9b02      	ldr	r3, [sp, #8]
 800afe0:	1ae4      	subs	r4, r4, r3
 800afe2:	00a6      	lsls	r6, r4, #2
 800afe4:	1996      	adds	r6, r2, r6
 800afe6:	e018      	b.n	800b01a <rshift+0x78>
 800afe8:	2120      	movs	r1, #32
 800afea:	9e01      	ldr	r6, [sp, #4]
 800afec:	9f01      	ldr	r7, [sp, #4]
 800afee:	1b89      	subs	r1, r1, r6
 800aff0:	9e00      	ldr	r6, [sp, #0]
 800aff2:	9103      	str	r1, [sp, #12]
 800aff4:	ce02      	ldmia	r6!, {r1}
 800aff6:	4694      	mov	ip, r2
 800aff8:	40f9      	lsrs	r1, r7
 800affa:	42b5      	cmp	r5, r6
 800affc:	d816      	bhi.n	800b02c <rshift+0x8a>
 800affe:	9b00      	ldr	r3, [sp, #0]
 800b000:	2600      	movs	r6, #0
 800b002:	3301      	adds	r3, #1
 800b004:	429d      	cmp	r5, r3
 800b006:	d303      	bcc.n	800b010 <rshift+0x6e>
 800b008:	9b02      	ldr	r3, [sp, #8]
 800b00a:	1ae4      	subs	r4, r4, r3
 800b00c:	00a6      	lsls	r6, r4, #2
 800b00e:	3e04      	subs	r6, #4
 800b010:	1996      	adds	r6, r2, r6
 800b012:	6031      	str	r1, [r6, #0]
 800b014:	2900      	cmp	r1, #0
 800b016:	d000      	beq.n	800b01a <rshift+0x78>
 800b018:	3604      	adds	r6, #4
 800b01a:	1ab1      	subs	r1, r6, r2
 800b01c:	1089      	asrs	r1, r1, #2
 800b01e:	6101      	str	r1, [r0, #16]
 800b020:	4296      	cmp	r6, r2
 800b022:	d101      	bne.n	800b028 <rshift+0x86>
 800b024:	2300      	movs	r3, #0
 800b026:	6143      	str	r3, [r0, #20]
 800b028:	b005      	add	sp, #20
 800b02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b02c:	6837      	ldr	r7, [r6, #0]
 800b02e:	9b03      	ldr	r3, [sp, #12]
 800b030:	409f      	lsls	r7, r3
 800b032:	430f      	orrs	r7, r1
 800b034:	4661      	mov	r1, ip
 800b036:	c180      	stmia	r1!, {r7}
 800b038:	468c      	mov	ip, r1
 800b03a:	9b01      	ldr	r3, [sp, #4]
 800b03c:	ce02      	ldmia	r6!, {r1}
 800b03e:	40d9      	lsrs	r1, r3
 800b040:	e7db      	b.n	800affa <rshift+0x58>
 800b042:	c980      	ldmia	r1!, {r7}
 800b044:	c680      	stmia	r6!, {r7}
 800b046:	e7c3      	b.n	800afd0 <rshift+0x2e>

0800b048 <__hexdig_fun>:
 800b048:	0002      	movs	r2, r0
 800b04a:	3a30      	subs	r2, #48	@ 0x30
 800b04c:	0003      	movs	r3, r0
 800b04e:	2a09      	cmp	r2, #9
 800b050:	d802      	bhi.n	800b058 <__hexdig_fun+0x10>
 800b052:	3b20      	subs	r3, #32
 800b054:	b2d8      	uxtb	r0, r3
 800b056:	4770      	bx	lr
 800b058:	0002      	movs	r2, r0
 800b05a:	3a61      	subs	r2, #97	@ 0x61
 800b05c:	2a05      	cmp	r2, #5
 800b05e:	d801      	bhi.n	800b064 <__hexdig_fun+0x1c>
 800b060:	3b47      	subs	r3, #71	@ 0x47
 800b062:	e7f7      	b.n	800b054 <__hexdig_fun+0xc>
 800b064:	001a      	movs	r2, r3
 800b066:	3a41      	subs	r2, #65	@ 0x41
 800b068:	2000      	movs	r0, #0
 800b06a:	2a05      	cmp	r2, #5
 800b06c:	d8f3      	bhi.n	800b056 <__hexdig_fun+0xe>
 800b06e:	3b27      	subs	r3, #39	@ 0x27
 800b070:	e7f0      	b.n	800b054 <__hexdig_fun+0xc>
	...

0800b074 <__gethex>:
 800b074:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b076:	b089      	sub	sp, #36	@ 0x24
 800b078:	9307      	str	r3, [sp, #28]
 800b07a:	680b      	ldr	r3, [r1, #0]
 800b07c:	9201      	str	r2, [sp, #4]
 800b07e:	9003      	str	r0, [sp, #12]
 800b080:	9106      	str	r1, [sp, #24]
 800b082:	1c9a      	adds	r2, r3, #2
 800b084:	0011      	movs	r1, r2
 800b086:	3201      	adds	r2, #1
 800b088:	1e50      	subs	r0, r2, #1
 800b08a:	7800      	ldrb	r0, [r0, #0]
 800b08c:	2830      	cmp	r0, #48	@ 0x30
 800b08e:	d0f9      	beq.n	800b084 <__gethex+0x10>
 800b090:	1acb      	subs	r3, r1, r3
 800b092:	3b02      	subs	r3, #2
 800b094:	9305      	str	r3, [sp, #20]
 800b096:	9100      	str	r1, [sp, #0]
 800b098:	f7ff ffd6 	bl	800b048 <__hexdig_fun>
 800b09c:	2300      	movs	r3, #0
 800b09e:	001d      	movs	r5, r3
 800b0a0:	9302      	str	r3, [sp, #8]
 800b0a2:	4298      	cmp	r0, r3
 800b0a4:	d11e      	bne.n	800b0e4 <__gethex+0x70>
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	49a6      	ldr	r1, [pc, #664]	@ (800b344 <__gethex+0x2d0>)
 800b0aa:	9800      	ldr	r0, [sp, #0]
 800b0ac:	f7ff fefa 	bl	800aea4 <strncmp>
 800b0b0:	0007      	movs	r7, r0
 800b0b2:	42a8      	cmp	r0, r5
 800b0b4:	d000      	beq.n	800b0b8 <__gethex+0x44>
 800b0b6:	e06a      	b.n	800b18e <__gethex+0x11a>
 800b0b8:	9b00      	ldr	r3, [sp, #0]
 800b0ba:	7858      	ldrb	r0, [r3, #1]
 800b0bc:	1c5c      	adds	r4, r3, #1
 800b0be:	f7ff ffc3 	bl	800b048 <__hexdig_fun>
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	9302      	str	r3, [sp, #8]
 800b0c6:	42a8      	cmp	r0, r5
 800b0c8:	d02f      	beq.n	800b12a <__gethex+0xb6>
 800b0ca:	9400      	str	r4, [sp, #0]
 800b0cc:	9b00      	ldr	r3, [sp, #0]
 800b0ce:	7818      	ldrb	r0, [r3, #0]
 800b0d0:	2830      	cmp	r0, #48	@ 0x30
 800b0d2:	d009      	beq.n	800b0e8 <__gethex+0x74>
 800b0d4:	f7ff ffb8 	bl	800b048 <__hexdig_fun>
 800b0d8:	4242      	negs	r2, r0
 800b0da:	4142      	adcs	r2, r0
 800b0dc:	2301      	movs	r3, #1
 800b0de:	0025      	movs	r5, r4
 800b0e0:	9202      	str	r2, [sp, #8]
 800b0e2:	9305      	str	r3, [sp, #20]
 800b0e4:	9c00      	ldr	r4, [sp, #0]
 800b0e6:	e004      	b.n	800b0f2 <__gethex+0x7e>
 800b0e8:	9b00      	ldr	r3, [sp, #0]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	e7ed      	b.n	800b0cc <__gethex+0x58>
 800b0f0:	3401      	adds	r4, #1
 800b0f2:	7820      	ldrb	r0, [r4, #0]
 800b0f4:	f7ff ffa8 	bl	800b048 <__hexdig_fun>
 800b0f8:	1e07      	subs	r7, r0, #0
 800b0fa:	d1f9      	bne.n	800b0f0 <__gethex+0x7c>
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	0020      	movs	r0, r4
 800b100:	4990      	ldr	r1, [pc, #576]	@ (800b344 <__gethex+0x2d0>)
 800b102:	f7ff fecf 	bl	800aea4 <strncmp>
 800b106:	2800      	cmp	r0, #0
 800b108:	d10d      	bne.n	800b126 <__gethex+0xb2>
 800b10a:	2d00      	cmp	r5, #0
 800b10c:	d106      	bne.n	800b11c <__gethex+0xa8>
 800b10e:	3401      	adds	r4, #1
 800b110:	0025      	movs	r5, r4
 800b112:	7820      	ldrb	r0, [r4, #0]
 800b114:	f7ff ff98 	bl	800b048 <__hexdig_fun>
 800b118:	2800      	cmp	r0, #0
 800b11a:	d102      	bne.n	800b122 <__gethex+0xae>
 800b11c:	1b2d      	subs	r5, r5, r4
 800b11e:	00af      	lsls	r7, r5, #2
 800b120:	e003      	b.n	800b12a <__gethex+0xb6>
 800b122:	3401      	adds	r4, #1
 800b124:	e7f5      	b.n	800b112 <__gethex+0x9e>
 800b126:	2d00      	cmp	r5, #0
 800b128:	d1f8      	bne.n	800b11c <__gethex+0xa8>
 800b12a:	2220      	movs	r2, #32
 800b12c:	7823      	ldrb	r3, [r4, #0]
 800b12e:	0026      	movs	r6, r4
 800b130:	4393      	bics	r3, r2
 800b132:	2b50      	cmp	r3, #80	@ 0x50
 800b134:	d11d      	bne.n	800b172 <__gethex+0xfe>
 800b136:	7863      	ldrb	r3, [r4, #1]
 800b138:	2b2b      	cmp	r3, #43	@ 0x2b
 800b13a:	d02d      	beq.n	800b198 <__gethex+0x124>
 800b13c:	2b2d      	cmp	r3, #45	@ 0x2d
 800b13e:	d02f      	beq.n	800b1a0 <__gethex+0x12c>
 800b140:	2300      	movs	r3, #0
 800b142:	1c66      	adds	r6, r4, #1
 800b144:	9304      	str	r3, [sp, #16]
 800b146:	7830      	ldrb	r0, [r6, #0]
 800b148:	f7ff ff7e 	bl	800b048 <__hexdig_fun>
 800b14c:	1e43      	subs	r3, r0, #1
 800b14e:	b2db      	uxtb	r3, r3
 800b150:	0005      	movs	r5, r0
 800b152:	2b18      	cmp	r3, #24
 800b154:	d82a      	bhi.n	800b1ac <__gethex+0x138>
 800b156:	7870      	ldrb	r0, [r6, #1]
 800b158:	f7ff ff76 	bl	800b048 <__hexdig_fun>
 800b15c:	1e43      	subs	r3, r0, #1
 800b15e:	b2db      	uxtb	r3, r3
 800b160:	3601      	adds	r6, #1
 800b162:	3d10      	subs	r5, #16
 800b164:	2b18      	cmp	r3, #24
 800b166:	d91d      	bls.n	800b1a4 <__gethex+0x130>
 800b168:	9b04      	ldr	r3, [sp, #16]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d000      	beq.n	800b170 <__gethex+0xfc>
 800b16e:	426d      	negs	r5, r5
 800b170:	197f      	adds	r7, r7, r5
 800b172:	9b06      	ldr	r3, [sp, #24]
 800b174:	601e      	str	r6, [r3, #0]
 800b176:	9b02      	ldr	r3, [sp, #8]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d019      	beq.n	800b1b0 <__gethex+0x13c>
 800b17c:	9b05      	ldr	r3, [sp, #20]
 800b17e:	2606      	movs	r6, #6
 800b180:	425a      	negs	r2, r3
 800b182:	4153      	adcs	r3, r2
 800b184:	425b      	negs	r3, r3
 800b186:	401e      	ands	r6, r3
 800b188:	0030      	movs	r0, r6
 800b18a:	b009      	add	sp, #36	@ 0x24
 800b18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b18e:	2301      	movs	r3, #1
 800b190:	2700      	movs	r7, #0
 800b192:	9c00      	ldr	r4, [sp, #0]
 800b194:	9302      	str	r3, [sp, #8]
 800b196:	e7c8      	b.n	800b12a <__gethex+0xb6>
 800b198:	2300      	movs	r3, #0
 800b19a:	9304      	str	r3, [sp, #16]
 800b19c:	1ca6      	adds	r6, r4, #2
 800b19e:	e7d2      	b.n	800b146 <__gethex+0xd2>
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	e7fa      	b.n	800b19a <__gethex+0x126>
 800b1a4:	230a      	movs	r3, #10
 800b1a6:	435d      	muls	r5, r3
 800b1a8:	182d      	adds	r5, r5, r0
 800b1aa:	e7d4      	b.n	800b156 <__gethex+0xe2>
 800b1ac:	0026      	movs	r6, r4
 800b1ae:	e7e0      	b.n	800b172 <__gethex+0xfe>
 800b1b0:	9b00      	ldr	r3, [sp, #0]
 800b1b2:	9902      	ldr	r1, [sp, #8]
 800b1b4:	1ae3      	subs	r3, r4, r3
 800b1b6:	3b01      	subs	r3, #1
 800b1b8:	2b07      	cmp	r3, #7
 800b1ba:	dc0a      	bgt.n	800b1d2 <__gethex+0x15e>
 800b1bc:	9803      	ldr	r0, [sp, #12]
 800b1be:	f7fe f8e5 	bl	800938c <_Balloc>
 800b1c2:	1e05      	subs	r5, r0, #0
 800b1c4:	d108      	bne.n	800b1d8 <__gethex+0x164>
 800b1c6:	002a      	movs	r2, r5
 800b1c8:	21e4      	movs	r1, #228	@ 0xe4
 800b1ca:	4b5f      	ldr	r3, [pc, #380]	@ (800b348 <__gethex+0x2d4>)
 800b1cc:	485f      	ldr	r0, [pc, #380]	@ (800b34c <__gethex+0x2d8>)
 800b1ce:	f7ff fe9d 	bl	800af0c <__assert_func>
 800b1d2:	3101      	adds	r1, #1
 800b1d4:	105b      	asrs	r3, r3, #1
 800b1d6:	e7ef      	b.n	800b1b8 <__gethex+0x144>
 800b1d8:	0003      	movs	r3, r0
 800b1da:	3314      	adds	r3, #20
 800b1dc:	9302      	str	r3, [sp, #8]
 800b1de:	9305      	str	r3, [sp, #20]
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	001e      	movs	r6, r3
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	9b00      	ldr	r3, [sp, #0]
 800b1e8:	42a3      	cmp	r3, r4
 800b1ea:	d338      	bcc.n	800b25e <__gethex+0x1ea>
 800b1ec:	9c05      	ldr	r4, [sp, #20]
 800b1ee:	9b02      	ldr	r3, [sp, #8]
 800b1f0:	c440      	stmia	r4!, {r6}
 800b1f2:	1ae4      	subs	r4, r4, r3
 800b1f4:	10a4      	asrs	r4, r4, #2
 800b1f6:	0030      	movs	r0, r6
 800b1f8:	612c      	str	r4, [r5, #16]
 800b1fa:	f7fe f9bf 	bl	800957c <__hi0bits>
 800b1fe:	9b01      	ldr	r3, [sp, #4]
 800b200:	0164      	lsls	r4, r4, #5
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	1a26      	subs	r6, r4, r0
 800b206:	9300      	str	r3, [sp, #0]
 800b208:	429e      	cmp	r6, r3
 800b20a:	dd52      	ble.n	800b2b2 <__gethex+0x23e>
 800b20c:	1af6      	subs	r6, r6, r3
 800b20e:	0031      	movs	r1, r6
 800b210:	0028      	movs	r0, r5
 800b212:	f7fe fd62 	bl	8009cda <__any_on>
 800b216:	1e04      	subs	r4, r0, #0
 800b218:	d00f      	beq.n	800b23a <__gethex+0x1c6>
 800b21a:	2401      	movs	r4, #1
 800b21c:	231f      	movs	r3, #31
 800b21e:	0020      	movs	r0, r4
 800b220:	1e72      	subs	r2, r6, #1
 800b222:	4013      	ands	r3, r2
 800b224:	4098      	lsls	r0, r3
 800b226:	0003      	movs	r3, r0
 800b228:	1151      	asrs	r1, r2, #5
 800b22a:	9802      	ldr	r0, [sp, #8]
 800b22c:	0089      	lsls	r1, r1, #2
 800b22e:	5809      	ldr	r1, [r1, r0]
 800b230:	4219      	tst	r1, r3
 800b232:	d002      	beq.n	800b23a <__gethex+0x1c6>
 800b234:	42a2      	cmp	r2, r4
 800b236:	dc34      	bgt.n	800b2a2 <__gethex+0x22e>
 800b238:	2402      	movs	r4, #2
 800b23a:	0031      	movs	r1, r6
 800b23c:	0028      	movs	r0, r5
 800b23e:	f7ff feb0 	bl	800afa2 <rshift>
 800b242:	19bf      	adds	r7, r7, r6
 800b244:	9b01      	ldr	r3, [sp, #4]
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	42bb      	cmp	r3, r7
 800b24a:	da42      	bge.n	800b2d2 <__gethex+0x25e>
 800b24c:	0029      	movs	r1, r5
 800b24e:	9803      	ldr	r0, [sp, #12]
 800b250:	f7fe f8e0 	bl	8009414 <_Bfree>
 800b254:	2300      	movs	r3, #0
 800b256:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b258:	26a3      	movs	r6, #163	@ 0xa3
 800b25a:	6013      	str	r3, [r2, #0]
 800b25c:	e794      	b.n	800b188 <__gethex+0x114>
 800b25e:	3c01      	subs	r4, #1
 800b260:	7823      	ldrb	r3, [r4, #0]
 800b262:	2b2e      	cmp	r3, #46	@ 0x2e
 800b264:	d012      	beq.n	800b28c <__gethex+0x218>
 800b266:	9b04      	ldr	r3, [sp, #16]
 800b268:	2b20      	cmp	r3, #32
 800b26a:	d104      	bne.n	800b276 <__gethex+0x202>
 800b26c:	9b05      	ldr	r3, [sp, #20]
 800b26e:	c340      	stmia	r3!, {r6}
 800b270:	2600      	movs	r6, #0
 800b272:	9305      	str	r3, [sp, #20]
 800b274:	9604      	str	r6, [sp, #16]
 800b276:	7820      	ldrb	r0, [r4, #0]
 800b278:	f7ff fee6 	bl	800b048 <__hexdig_fun>
 800b27c:	230f      	movs	r3, #15
 800b27e:	4018      	ands	r0, r3
 800b280:	9b04      	ldr	r3, [sp, #16]
 800b282:	4098      	lsls	r0, r3
 800b284:	3304      	adds	r3, #4
 800b286:	4306      	orrs	r6, r0
 800b288:	9304      	str	r3, [sp, #16]
 800b28a:	e7ac      	b.n	800b1e6 <__gethex+0x172>
 800b28c:	9b00      	ldr	r3, [sp, #0]
 800b28e:	42a3      	cmp	r3, r4
 800b290:	d8e9      	bhi.n	800b266 <__gethex+0x1f2>
 800b292:	2201      	movs	r2, #1
 800b294:	0020      	movs	r0, r4
 800b296:	492b      	ldr	r1, [pc, #172]	@ (800b344 <__gethex+0x2d0>)
 800b298:	f7ff fe04 	bl	800aea4 <strncmp>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	d1e2      	bne.n	800b266 <__gethex+0x1f2>
 800b2a0:	e7a1      	b.n	800b1e6 <__gethex+0x172>
 800b2a2:	0028      	movs	r0, r5
 800b2a4:	1eb1      	subs	r1, r6, #2
 800b2a6:	f7fe fd18 	bl	8009cda <__any_on>
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d0c4      	beq.n	800b238 <__gethex+0x1c4>
 800b2ae:	2403      	movs	r4, #3
 800b2b0:	e7c3      	b.n	800b23a <__gethex+0x1c6>
 800b2b2:	9b00      	ldr	r3, [sp, #0]
 800b2b4:	2400      	movs	r4, #0
 800b2b6:	429e      	cmp	r6, r3
 800b2b8:	dac4      	bge.n	800b244 <__gethex+0x1d0>
 800b2ba:	1b9e      	subs	r6, r3, r6
 800b2bc:	0029      	movs	r1, r5
 800b2be:	0032      	movs	r2, r6
 800b2c0:	9803      	ldr	r0, [sp, #12]
 800b2c2:	f7fe fad1 	bl	8009868 <__lshift>
 800b2c6:	0003      	movs	r3, r0
 800b2c8:	3314      	adds	r3, #20
 800b2ca:	0005      	movs	r5, r0
 800b2cc:	1bbf      	subs	r7, r7, r6
 800b2ce:	9302      	str	r3, [sp, #8]
 800b2d0:	e7b8      	b.n	800b244 <__gethex+0x1d0>
 800b2d2:	9b01      	ldr	r3, [sp, #4]
 800b2d4:	685e      	ldr	r6, [r3, #4]
 800b2d6:	42be      	cmp	r6, r7
 800b2d8:	dd6f      	ble.n	800b3ba <__gethex+0x346>
 800b2da:	9b00      	ldr	r3, [sp, #0]
 800b2dc:	1bf6      	subs	r6, r6, r7
 800b2de:	42b3      	cmp	r3, r6
 800b2e0:	dc36      	bgt.n	800b350 <__gethex+0x2dc>
 800b2e2:	9b01      	ldr	r3, [sp, #4]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	2b02      	cmp	r3, #2
 800b2e8:	d024      	beq.n	800b334 <__gethex+0x2c0>
 800b2ea:	2b03      	cmp	r3, #3
 800b2ec:	d026      	beq.n	800b33c <__gethex+0x2c8>
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d117      	bne.n	800b322 <__gethex+0x2ae>
 800b2f2:	9b00      	ldr	r3, [sp, #0]
 800b2f4:	42b3      	cmp	r3, r6
 800b2f6:	d114      	bne.n	800b322 <__gethex+0x2ae>
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d10b      	bne.n	800b314 <__gethex+0x2a0>
 800b2fc:	9b01      	ldr	r3, [sp, #4]
 800b2fe:	9a07      	ldr	r2, [sp, #28]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	2662      	movs	r6, #98	@ 0x62
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	2301      	movs	r3, #1
 800b308:	9a02      	ldr	r2, [sp, #8]
 800b30a:	612b      	str	r3, [r5, #16]
 800b30c:	6013      	str	r3, [r2, #0]
 800b30e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b310:	601d      	str	r5, [r3, #0]
 800b312:	e739      	b.n	800b188 <__gethex+0x114>
 800b314:	9900      	ldr	r1, [sp, #0]
 800b316:	0028      	movs	r0, r5
 800b318:	3901      	subs	r1, #1
 800b31a:	f7fe fcde 	bl	8009cda <__any_on>
 800b31e:	2800      	cmp	r0, #0
 800b320:	d1ec      	bne.n	800b2fc <__gethex+0x288>
 800b322:	0029      	movs	r1, r5
 800b324:	9803      	ldr	r0, [sp, #12]
 800b326:	f7fe f875 	bl	8009414 <_Bfree>
 800b32a:	2300      	movs	r3, #0
 800b32c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b32e:	2650      	movs	r6, #80	@ 0x50
 800b330:	6013      	str	r3, [r2, #0]
 800b332:	e729      	b.n	800b188 <__gethex+0x114>
 800b334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b336:	2b00      	cmp	r3, #0
 800b338:	d1f3      	bne.n	800b322 <__gethex+0x2ae>
 800b33a:	e7df      	b.n	800b2fc <__gethex+0x288>
 800b33c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d1dc      	bne.n	800b2fc <__gethex+0x288>
 800b342:	e7ee      	b.n	800b322 <__gethex+0x2ae>
 800b344:	0800c0a0 	.word	0x0800c0a0
 800b348:	0800bf39 	.word	0x0800bf39
 800b34c:	0800c24e 	.word	0x0800c24e
 800b350:	1e77      	subs	r7, r6, #1
 800b352:	2c00      	cmp	r4, #0
 800b354:	d12f      	bne.n	800b3b6 <__gethex+0x342>
 800b356:	2f00      	cmp	r7, #0
 800b358:	d004      	beq.n	800b364 <__gethex+0x2f0>
 800b35a:	0039      	movs	r1, r7
 800b35c:	0028      	movs	r0, r5
 800b35e:	f7fe fcbc 	bl	8009cda <__any_on>
 800b362:	0004      	movs	r4, r0
 800b364:	231f      	movs	r3, #31
 800b366:	117a      	asrs	r2, r7, #5
 800b368:	401f      	ands	r7, r3
 800b36a:	3b1e      	subs	r3, #30
 800b36c:	40bb      	lsls	r3, r7
 800b36e:	9902      	ldr	r1, [sp, #8]
 800b370:	0092      	lsls	r2, r2, #2
 800b372:	5852      	ldr	r2, [r2, r1]
 800b374:	421a      	tst	r2, r3
 800b376:	d001      	beq.n	800b37c <__gethex+0x308>
 800b378:	2302      	movs	r3, #2
 800b37a:	431c      	orrs	r4, r3
 800b37c:	9b00      	ldr	r3, [sp, #0]
 800b37e:	0031      	movs	r1, r6
 800b380:	1b9b      	subs	r3, r3, r6
 800b382:	2602      	movs	r6, #2
 800b384:	0028      	movs	r0, r5
 800b386:	9300      	str	r3, [sp, #0]
 800b388:	f7ff fe0b 	bl	800afa2 <rshift>
 800b38c:	9b01      	ldr	r3, [sp, #4]
 800b38e:	685f      	ldr	r7, [r3, #4]
 800b390:	2c00      	cmp	r4, #0
 800b392:	d03f      	beq.n	800b414 <__gethex+0x3a0>
 800b394:	9b01      	ldr	r3, [sp, #4]
 800b396:	68db      	ldr	r3, [r3, #12]
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d010      	beq.n	800b3be <__gethex+0x34a>
 800b39c:	2b03      	cmp	r3, #3
 800b39e:	d012      	beq.n	800b3c6 <__gethex+0x352>
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d106      	bne.n	800b3b2 <__gethex+0x33e>
 800b3a4:	07a2      	lsls	r2, r4, #30
 800b3a6:	d504      	bpl.n	800b3b2 <__gethex+0x33e>
 800b3a8:	9a02      	ldr	r2, [sp, #8]
 800b3aa:	6812      	ldr	r2, [r2, #0]
 800b3ac:	4314      	orrs	r4, r2
 800b3ae:	421c      	tst	r4, r3
 800b3b0:	d10c      	bne.n	800b3cc <__gethex+0x358>
 800b3b2:	2310      	movs	r3, #16
 800b3b4:	e02d      	b.n	800b412 <__gethex+0x39e>
 800b3b6:	2401      	movs	r4, #1
 800b3b8:	e7d4      	b.n	800b364 <__gethex+0x2f0>
 800b3ba:	2601      	movs	r6, #1
 800b3bc:	e7e8      	b.n	800b390 <__gethex+0x31c>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b3c2:	1a9b      	subs	r3, r3, r2
 800b3c4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d0f2      	beq.n	800b3b2 <__gethex+0x33e>
 800b3cc:	692b      	ldr	r3, [r5, #16]
 800b3ce:	2000      	movs	r0, #0
 800b3d0:	9302      	str	r3, [sp, #8]
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	9304      	str	r3, [sp, #16]
 800b3d6:	002b      	movs	r3, r5
 800b3d8:	9a04      	ldr	r2, [sp, #16]
 800b3da:	3314      	adds	r3, #20
 800b3dc:	1899      	adds	r1, r3, r2
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	1c54      	adds	r4, r2, #1
 800b3e2:	d01c      	beq.n	800b41e <__gethex+0x3aa>
 800b3e4:	3201      	adds	r2, #1
 800b3e6:	601a      	str	r2, [r3, #0]
 800b3e8:	002b      	movs	r3, r5
 800b3ea:	3314      	adds	r3, #20
 800b3ec:	2e02      	cmp	r6, #2
 800b3ee:	d13f      	bne.n	800b470 <__gethex+0x3fc>
 800b3f0:	9a01      	ldr	r2, [sp, #4]
 800b3f2:	9900      	ldr	r1, [sp, #0]
 800b3f4:	6812      	ldr	r2, [r2, #0]
 800b3f6:	3a01      	subs	r2, #1
 800b3f8:	428a      	cmp	r2, r1
 800b3fa:	d109      	bne.n	800b410 <__gethex+0x39c>
 800b3fc:	000a      	movs	r2, r1
 800b3fe:	201f      	movs	r0, #31
 800b400:	4010      	ands	r0, r2
 800b402:	2201      	movs	r2, #1
 800b404:	4082      	lsls	r2, r0
 800b406:	1149      	asrs	r1, r1, #5
 800b408:	0089      	lsls	r1, r1, #2
 800b40a:	58cb      	ldr	r3, [r1, r3]
 800b40c:	4213      	tst	r3, r2
 800b40e:	d13d      	bne.n	800b48c <__gethex+0x418>
 800b410:	2320      	movs	r3, #32
 800b412:	431e      	orrs	r6, r3
 800b414:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b416:	601d      	str	r5, [r3, #0]
 800b418:	9b07      	ldr	r3, [sp, #28]
 800b41a:	601f      	str	r7, [r3, #0]
 800b41c:	e6b4      	b.n	800b188 <__gethex+0x114>
 800b41e:	c301      	stmia	r3!, {r0}
 800b420:	4299      	cmp	r1, r3
 800b422:	d8dc      	bhi.n	800b3de <__gethex+0x36a>
 800b424:	68ab      	ldr	r3, [r5, #8]
 800b426:	9a02      	ldr	r2, [sp, #8]
 800b428:	429a      	cmp	r2, r3
 800b42a:	db18      	blt.n	800b45e <__gethex+0x3ea>
 800b42c:	6869      	ldr	r1, [r5, #4]
 800b42e:	9803      	ldr	r0, [sp, #12]
 800b430:	3101      	adds	r1, #1
 800b432:	f7fd ffab 	bl	800938c <_Balloc>
 800b436:	1e04      	subs	r4, r0, #0
 800b438:	d104      	bne.n	800b444 <__gethex+0x3d0>
 800b43a:	0022      	movs	r2, r4
 800b43c:	2184      	movs	r1, #132	@ 0x84
 800b43e:	4b1d      	ldr	r3, [pc, #116]	@ (800b4b4 <__gethex+0x440>)
 800b440:	481d      	ldr	r0, [pc, #116]	@ (800b4b8 <__gethex+0x444>)
 800b442:	e6c4      	b.n	800b1ce <__gethex+0x15a>
 800b444:	0029      	movs	r1, r5
 800b446:	692a      	ldr	r2, [r5, #16]
 800b448:	310c      	adds	r1, #12
 800b44a:	3202      	adds	r2, #2
 800b44c:	0092      	lsls	r2, r2, #2
 800b44e:	300c      	adds	r0, #12
 800b450:	f7ff fd4c 	bl	800aeec <memcpy>
 800b454:	0029      	movs	r1, r5
 800b456:	9803      	ldr	r0, [sp, #12]
 800b458:	f7fd ffdc 	bl	8009414 <_Bfree>
 800b45c:	0025      	movs	r5, r4
 800b45e:	692b      	ldr	r3, [r5, #16]
 800b460:	1c5a      	adds	r2, r3, #1
 800b462:	612a      	str	r2, [r5, #16]
 800b464:	2201      	movs	r2, #1
 800b466:	3304      	adds	r3, #4
 800b468:	009b      	lsls	r3, r3, #2
 800b46a:	18eb      	adds	r3, r5, r3
 800b46c:	605a      	str	r2, [r3, #4]
 800b46e:	e7bb      	b.n	800b3e8 <__gethex+0x374>
 800b470:	692a      	ldr	r2, [r5, #16]
 800b472:	9902      	ldr	r1, [sp, #8]
 800b474:	428a      	cmp	r2, r1
 800b476:	dd0b      	ble.n	800b490 <__gethex+0x41c>
 800b478:	2101      	movs	r1, #1
 800b47a:	0028      	movs	r0, r5
 800b47c:	f7ff fd91 	bl	800afa2 <rshift>
 800b480:	9b01      	ldr	r3, [sp, #4]
 800b482:	3701      	adds	r7, #1
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	42bb      	cmp	r3, r7
 800b488:	da00      	bge.n	800b48c <__gethex+0x418>
 800b48a:	e6df      	b.n	800b24c <__gethex+0x1d8>
 800b48c:	2601      	movs	r6, #1
 800b48e:	e7bf      	b.n	800b410 <__gethex+0x39c>
 800b490:	221f      	movs	r2, #31
 800b492:	9c00      	ldr	r4, [sp, #0]
 800b494:	9900      	ldr	r1, [sp, #0]
 800b496:	4014      	ands	r4, r2
 800b498:	4211      	tst	r1, r2
 800b49a:	d0f7      	beq.n	800b48c <__gethex+0x418>
 800b49c:	9a04      	ldr	r2, [sp, #16]
 800b49e:	189b      	adds	r3, r3, r2
 800b4a0:	3b04      	subs	r3, #4
 800b4a2:	6818      	ldr	r0, [r3, #0]
 800b4a4:	f7fe f86a 	bl	800957c <__hi0bits>
 800b4a8:	2320      	movs	r3, #32
 800b4aa:	1b1b      	subs	r3, r3, r4
 800b4ac:	4298      	cmp	r0, r3
 800b4ae:	dbe3      	blt.n	800b478 <__gethex+0x404>
 800b4b0:	e7ec      	b.n	800b48c <__gethex+0x418>
 800b4b2:	46c0      	nop			@ (mov r8, r8)
 800b4b4:	0800bf39 	.word	0x0800bf39
 800b4b8:	0800c24e 	.word	0x0800c24e

0800b4bc <L_shift>:
 800b4bc:	2308      	movs	r3, #8
 800b4be:	b570      	push	{r4, r5, r6, lr}
 800b4c0:	2520      	movs	r5, #32
 800b4c2:	1a9a      	subs	r2, r3, r2
 800b4c4:	0092      	lsls	r2, r2, #2
 800b4c6:	1aad      	subs	r5, r5, r2
 800b4c8:	6843      	ldr	r3, [r0, #4]
 800b4ca:	6804      	ldr	r4, [r0, #0]
 800b4cc:	001e      	movs	r6, r3
 800b4ce:	40ae      	lsls	r6, r5
 800b4d0:	40d3      	lsrs	r3, r2
 800b4d2:	4334      	orrs	r4, r6
 800b4d4:	6004      	str	r4, [r0, #0]
 800b4d6:	6043      	str	r3, [r0, #4]
 800b4d8:	3004      	adds	r0, #4
 800b4da:	4288      	cmp	r0, r1
 800b4dc:	d3f4      	bcc.n	800b4c8 <L_shift+0xc>
 800b4de:	bd70      	pop	{r4, r5, r6, pc}

0800b4e0 <__match>:
 800b4e0:	b530      	push	{r4, r5, lr}
 800b4e2:	6803      	ldr	r3, [r0, #0]
 800b4e4:	780c      	ldrb	r4, [r1, #0]
 800b4e6:	3301      	adds	r3, #1
 800b4e8:	2c00      	cmp	r4, #0
 800b4ea:	d102      	bne.n	800b4f2 <__match+0x12>
 800b4ec:	6003      	str	r3, [r0, #0]
 800b4ee:	2001      	movs	r0, #1
 800b4f0:	bd30      	pop	{r4, r5, pc}
 800b4f2:	781a      	ldrb	r2, [r3, #0]
 800b4f4:	0015      	movs	r5, r2
 800b4f6:	3d41      	subs	r5, #65	@ 0x41
 800b4f8:	2d19      	cmp	r5, #25
 800b4fa:	d800      	bhi.n	800b4fe <__match+0x1e>
 800b4fc:	3220      	adds	r2, #32
 800b4fe:	3101      	adds	r1, #1
 800b500:	42a2      	cmp	r2, r4
 800b502:	d0ef      	beq.n	800b4e4 <__match+0x4>
 800b504:	2000      	movs	r0, #0
 800b506:	e7f3      	b.n	800b4f0 <__match+0x10>

0800b508 <__hexnan>:
 800b508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b50a:	680b      	ldr	r3, [r1, #0]
 800b50c:	b08b      	sub	sp, #44	@ 0x2c
 800b50e:	9201      	str	r2, [sp, #4]
 800b510:	9901      	ldr	r1, [sp, #4]
 800b512:	115a      	asrs	r2, r3, #5
 800b514:	0092      	lsls	r2, r2, #2
 800b516:	188a      	adds	r2, r1, r2
 800b518:	9202      	str	r2, [sp, #8]
 800b51a:	0019      	movs	r1, r3
 800b51c:	221f      	movs	r2, #31
 800b51e:	4011      	ands	r1, r2
 800b520:	9008      	str	r0, [sp, #32]
 800b522:	9106      	str	r1, [sp, #24]
 800b524:	4213      	tst	r3, r2
 800b526:	d002      	beq.n	800b52e <__hexnan+0x26>
 800b528:	9b02      	ldr	r3, [sp, #8]
 800b52a:	3304      	adds	r3, #4
 800b52c:	9302      	str	r3, [sp, #8]
 800b52e:	9b02      	ldr	r3, [sp, #8]
 800b530:	2500      	movs	r5, #0
 800b532:	1f1f      	subs	r7, r3, #4
 800b534:	003e      	movs	r6, r7
 800b536:	003c      	movs	r4, r7
 800b538:	9b08      	ldr	r3, [sp, #32]
 800b53a:	603d      	str	r5, [r7, #0]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	9507      	str	r5, [sp, #28]
 800b540:	9305      	str	r3, [sp, #20]
 800b542:	9503      	str	r5, [sp, #12]
 800b544:	9b05      	ldr	r3, [sp, #20]
 800b546:	3301      	adds	r3, #1
 800b548:	9309      	str	r3, [sp, #36]	@ 0x24
 800b54a:	9b05      	ldr	r3, [sp, #20]
 800b54c:	785b      	ldrb	r3, [r3, #1]
 800b54e:	9304      	str	r3, [sp, #16]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d028      	beq.n	800b5a6 <__hexnan+0x9e>
 800b554:	9804      	ldr	r0, [sp, #16]
 800b556:	f7ff fd77 	bl	800b048 <__hexdig_fun>
 800b55a:	2800      	cmp	r0, #0
 800b55c:	d155      	bne.n	800b60a <__hexnan+0x102>
 800b55e:	9b04      	ldr	r3, [sp, #16]
 800b560:	2b20      	cmp	r3, #32
 800b562:	d819      	bhi.n	800b598 <__hexnan+0x90>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	9a07      	ldr	r2, [sp, #28]
 800b568:	4293      	cmp	r3, r2
 800b56a:	dd12      	ble.n	800b592 <__hexnan+0x8a>
 800b56c:	42b4      	cmp	r4, r6
 800b56e:	d206      	bcs.n	800b57e <__hexnan+0x76>
 800b570:	2d07      	cmp	r5, #7
 800b572:	dc04      	bgt.n	800b57e <__hexnan+0x76>
 800b574:	002a      	movs	r2, r5
 800b576:	0031      	movs	r1, r6
 800b578:	0020      	movs	r0, r4
 800b57a:	f7ff ff9f 	bl	800b4bc <L_shift>
 800b57e:	9b01      	ldr	r3, [sp, #4]
 800b580:	2508      	movs	r5, #8
 800b582:	429c      	cmp	r4, r3
 800b584:	d905      	bls.n	800b592 <__hexnan+0x8a>
 800b586:	1f26      	subs	r6, r4, #4
 800b588:	2500      	movs	r5, #0
 800b58a:	0034      	movs	r4, r6
 800b58c:	9b03      	ldr	r3, [sp, #12]
 800b58e:	6035      	str	r5, [r6, #0]
 800b590:	9307      	str	r3, [sp, #28]
 800b592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b594:	9305      	str	r3, [sp, #20]
 800b596:	e7d5      	b.n	800b544 <__hexnan+0x3c>
 800b598:	9b04      	ldr	r3, [sp, #16]
 800b59a:	2b29      	cmp	r3, #41	@ 0x29
 800b59c:	d15a      	bne.n	800b654 <__hexnan+0x14c>
 800b59e:	9b05      	ldr	r3, [sp, #20]
 800b5a0:	9a08      	ldr	r2, [sp, #32]
 800b5a2:	3302      	adds	r3, #2
 800b5a4:	6013      	str	r3, [r2, #0]
 800b5a6:	9b03      	ldr	r3, [sp, #12]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d053      	beq.n	800b654 <__hexnan+0x14c>
 800b5ac:	42b4      	cmp	r4, r6
 800b5ae:	d206      	bcs.n	800b5be <__hexnan+0xb6>
 800b5b0:	2d07      	cmp	r5, #7
 800b5b2:	dc04      	bgt.n	800b5be <__hexnan+0xb6>
 800b5b4:	002a      	movs	r2, r5
 800b5b6:	0031      	movs	r1, r6
 800b5b8:	0020      	movs	r0, r4
 800b5ba:	f7ff ff7f 	bl	800b4bc <L_shift>
 800b5be:	9b01      	ldr	r3, [sp, #4]
 800b5c0:	429c      	cmp	r4, r3
 800b5c2:	d936      	bls.n	800b632 <__hexnan+0x12a>
 800b5c4:	001a      	movs	r2, r3
 800b5c6:	0023      	movs	r3, r4
 800b5c8:	cb02      	ldmia	r3!, {r1}
 800b5ca:	c202      	stmia	r2!, {r1}
 800b5cc:	429f      	cmp	r7, r3
 800b5ce:	d2fb      	bcs.n	800b5c8 <__hexnan+0xc0>
 800b5d0:	9b02      	ldr	r3, [sp, #8]
 800b5d2:	1c61      	adds	r1, r4, #1
 800b5d4:	1eda      	subs	r2, r3, #3
 800b5d6:	2304      	movs	r3, #4
 800b5d8:	4291      	cmp	r1, r2
 800b5da:	d805      	bhi.n	800b5e8 <__hexnan+0xe0>
 800b5dc:	9b02      	ldr	r3, [sp, #8]
 800b5de:	3b04      	subs	r3, #4
 800b5e0:	1b1b      	subs	r3, r3, r4
 800b5e2:	089b      	lsrs	r3, r3, #2
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	9a01      	ldr	r2, [sp, #4]
 800b5ea:	18d3      	adds	r3, r2, r3
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	c304      	stmia	r3!, {r2}
 800b5f0:	429f      	cmp	r7, r3
 800b5f2:	d2fc      	bcs.n	800b5ee <__hexnan+0xe6>
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d104      	bne.n	800b604 <__hexnan+0xfc>
 800b5fa:	9b01      	ldr	r3, [sp, #4]
 800b5fc:	429f      	cmp	r7, r3
 800b5fe:	d127      	bne.n	800b650 <__hexnan+0x148>
 800b600:	2301      	movs	r3, #1
 800b602:	603b      	str	r3, [r7, #0]
 800b604:	2005      	movs	r0, #5
 800b606:	b00b      	add	sp, #44	@ 0x2c
 800b608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b60a:	9b03      	ldr	r3, [sp, #12]
 800b60c:	3501      	adds	r5, #1
 800b60e:	3301      	adds	r3, #1
 800b610:	9303      	str	r3, [sp, #12]
 800b612:	2d08      	cmp	r5, #8
 800b614:	dd06      	ble.n	800b624 <__hexnan+0x11c>
 800b616:	9b01      	ldr	r3, [sp, #4]
 800b618:	429c      	cmp	r4, r3
 800b61a:	d9ba      	bls.n	800b592 <__hexnan+0x8a>
 800b61c:	2300      	movs	r3, #0
 800b61e:	2501      	movs	r5, #1
 800b620:	3c04      	subs	r4, #4
 800b622:	6023      	str	r3, [r4, #0]
 800b624:	220f      	movs	r2, #15
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	4010      	ands	r0, r2
 800b62a:	011b      	lsls	r3, r3, #4
 800b62c:	4303      	orrs	r3, r0
 800b62e:	6023      	str	r3, [r4, #0]
 800b630:	e7af      	b.n	800b592 <__hexnan+0x8a>
 800b632:	9b06      	ldr	r3, [sp, #24]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d0dd      	beq.n	800b5f4 <__hexnan+0xec>
 800b638:	2320      	movs	r3, #32
 800b63a:	9a06      	ldr	r2, [sp, #24]
 800b63c:	9902      	ldr	r1, [sp, #8]
 800b63e:	1a9b      	subs	r3, r3, r2
 800b640:	2201      	movs	r2, #1
 800b642:	4252      	negs	r2, r2
 800b644:	40da      	lsrs	r2, r3
 800b646:	3904      	subs	r1, #4
 800b648:	680b      	ldr	r3, [r1, #0]
 800b64a:	4013      	ands	r3, r2
 800b64c:	600b      	str	r3, [r1, #0]
 800b64e:	e7d1      	b.n	800b5f4 <__hexnan+0xec>
 800b650:	3f04      	subs	r7, #4
 800b652:	e7cf      	b.n	800b5f4 <__hexnan+0xec>
 800b654:	2004      	movs	r0, #4
 800b656:	e7d6      	b.n	800b606 <__hexnan+0xfe>

0800b658 <__ascii_mbtowc>:
 800b658:	b082      	sub	sp, #8
 800b65a:	2900      	cmp	r1, #0
 800b65c:	d100      	bne.n	800b660 <__ascii_mbtowc+0x8>
 800b65e:	a901      	add	r1, sp, #4
 800b660:	1e10      	subs	r0, r2, #0
 800b662:	d006      	beq.n	800b672 <__ascii_mbtowc+0x1a>
 800b664:	2b00      	cmp	r3, #0
 800b666:	d006      	beq.n	800b676 <__ascii_mbtowc+0x1e>
 800b668:	7813      	ldrb	r3, [r2, #0]
 800b66a:	600b      	str	r3, [r1, #0]
 800b66c:	7810      	ldrb	r0, [r2, #0]
 800b66e:	1e43      	subs	r3, r0, #1
 800b670:	4198      	sbcs	r0, r3
 800b672:	b002      	add	sp, #8
 800b674:	4770      	bx	lr
 800b676:	2002      	movs	r0, #2
 800b678:	4240      	negs	r0, r0
 800b67a:	e7fa      	b.n	800b672 <__ascii_mbtowc+0x1a>

0800b67c <_realloc_r>:
 800b67c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b67e:	0006      	movs	r6, r0
 800b680:	000c      	movs	r4, r1
 800b682:	0015      	movs	r5, r2
 800b684:	2900      	cmp	r1, #0
 800b686:	d105      	bne.n	800b694 <_realloc_r+0x18>
 800b688:	0011      	movs	r1, r2
 800b68a:	f7fd fdef 	bl	800926c <_malloc_r>
 800b68e:	0004      	movs	r4, r0
 800b690:	0020      	movs	r0, r4
 800b692:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b694:	2a00      	cmp	r2, #0
 800b696:	d103      	bne.n	800b6a0 <_realloc_r+0x24>
 800b698:	f7fd fd72 	bl	8009180 <_free_r>
 800b69c:	2400      	movs	r4, #0
 800b69e:	e7f7      	b.n	800b690 <_realloc_r+0x14>
 800b6a0:	f000 f83f 	bl	800b722 <_malloc_usable_size_r>
 800b6a4:	0007      	movs	r7, r0
 800b6a6:	4285      	cmp	r5, r0
 800b6a8:	d802      	bhi.n	800b6b0 <_realloc_r+0x34>
 800b6aa:	0843      	lsrs	r3, r0, #1
 800b6ac:	42ab      	cmp	r3, r5
 800b6ae:	d3ef      	bcc.n	800b690 <_realloc_r+0x14>
 800b6b0:	0029      	movs	r1, r5
 800b6b2:	0030      	movs	r0, r6
 800b6b4:	f7fd fdda 	bl	800926c <_malloc_r>
 800b6b8:	9001      	str	r0, [sp, #4]
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	d0ee      	beq.n	800b69c <_realloc_r+0x20>
 800b6be:	002a      	movs	r2, r5
 800b6c0:	42bd      	cmp	r5, r7
 800b6c2:	d900      	bls.n	800b6c6 <_realloc_r+0x4a>
 800b6c4:	003a      	movs	r2, r7
 800b6c6:	0021      	movs	r1, r4
 800b6c8:	9801      	ldr	r0, [sp, #4]
 800b6ca:	f7ff fc0f 	bl	800aeec <memcpy>
 800b6ce:	0021      	movs	r1, r4
 800b6d0:	0030      	movs	r0, r6
 800b6d2:	f7fd fd55 	bl	8009180 <_free_r>
 800b6d6:	9c01      	ldr	r4, [sp, #4]
 800b6d8:	e7da      	b.n	800b690 <_realloc_r+0x14>

0800b6da <__ascii_wctomb>:
 800b6da:	0003      	movs	r3, r0
 800b6dc:	1e08      	subs	r0, r1, #0
 800b6de:	d005      	beq.n	800b6ec <__ascii_wctomb+0x12>
 800b6e0:	2aff      	cmp	r2, #255	@ 0xff
 800b6e2:	d904      	bls.n	800b6ee <__ascii_wctomb+0x14>
 800b6e4:	228a      	movs	r2, #138	@ 0x8a
 800b6e6:	2001      	movs	r0, #1
 800b6e8:	601a      	str	r2, [r3, #0]
 800b6ea:	4240      	negs	r0, r0
 800b6ec:	4770      	bx	lr
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	700a      	strb	r2, [r1, #0]
 800b6f2:	e7fb      	b.n	800b6ec <__ascii_wctomb+0x12>

0800b6f4 <fiprintf>:
 800b6f4:	b40e      	push	{r1, r2, r3}
 800b6f6:	b517      	push	{r0, r1, r2, r4, lr}
 800b6f8:	4c05      	ldr	r4, [pc, #20]	@ (800b710 <fiprintf+0x1c>)
 800b6fa:	ab05      	add	r3, sp, #20
 800b6fc:	cb04      	ldmia	r3!, {r2}
 800b6fe:	0001      	movs	r1, r0
 800b700:	6820      	ldr	r0, [r4, #0]
 800b702:	9301      	str	r3, [sp, #4]
 800b704:	f000 f83c 	bl	800b780 <_vfiprintf_r>
 800b708:	bc1e      	pop	{r1, r2, r3, r4}
 800b70a:	bc08      	pop	{r3}
 800b70c:	b003      	add	sp, #12
 800b70e:	4718      	bx	r3
 800b710:	20000018 	.word	0x20000018

0800b714 <abort>:
 800b714:	2006      	movs	r0, #6
 800b716:	b510      	push	{r4, lr}
 800b718:	f000 fa18 	bl	800bb4c <raise>
 800b71c:	2001      	movs	r0, #1
 800b71e:	f7f8 f85f 	bl	80037e0 <_exit>

0800b722 <_malloc_usable_size_r>:
 800b722:	1f0b      	subs	r3, r1, #4
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	1f18      	subs	r0, r3, #4
 800b728:	2b00      	cmp	r3, #0
 800b72a:	da01      	bge.n	800b730 <_malloc_usable_size_r+0xe>
 800b72c:	580b      	ldr	r3, [r1, r0]
 800b72e:	18c0      	adds	r0, r0, r3
 800b730:	4770      	bx	lr

0800b732 <__sfputc_r>:
 800b732:	6893      	ldr	r3, [r2, #8]
 800b734:	b510      	push	{r4, lr}
 800b736:	3b01      	subs	r3, #1
 800b738:	6093      	str	r3, [r2, #8]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	da04      	bge.n	800b748 <__sfputc_r+0x16>
 800b73e:	6994      	ldr	r4, [r2, #24]
 800b740:	42a3      	cmp	r3, r4
 800b742:	db07      	blt.n	800b754 <__sfputc_r+0x22>
 800b744:	290a      	cmp	r1, #10
 800b746:	d005      	beq.n	800b754 <__sfputc_r+0x22>
 800b748:	6813      	ldr	r3, [r2, #0]
 800b74a:	1c58      	adds	r0, r3, #1
 800b74c:	6010      	str	r0, [r2, #0]
 800b74e:	7019      	strb	r1, [r3, #0]
 800b750:	0008      	movs	r0, r1
 800b752:	bd10      	pop	{r4, pc}
 800b754:	f000 f930 	bl	800b9b8 <__swbuf_r>
 800b758:	0001      	movs	r1, r0
 800b75a:	e7f9      	b.n	800b750 <__sfputc_r+0x1e>

0800b75c <__sfputs_r>:
 800b75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75e:	0006      	movs	r6, r0
 800b760:	000f      	movs	r7, r1
 800b762:	0014      	movs	r4, r2
 800b764:	18d5      	adds	r5, r2, r3
 800b766:	42ac      	cmp	r4, r5
 800b768:	d101      	bne.n	800b76e <__sfputs_r+0x12>
 800b76a:	2000      	movs	r0, #0
 800b76c:	e007      	b.n	800b77e <__sfputs_r+0x22>
 800b76e:	7821      	ldrb	r1, [r4, #0]
 800b770:	003a      	movs	r2, r7
 800b772:	0030      	movs	r0, r6
 800b774:	f7ff ffdd 	bl	800b732 <__sfputc_r>
 800b778:	3401      	adds	r4, #1
 800b77a:	1c43      	adds	r3, r0, #1
 800b77c:	d1f3      	bne.n	800b766 <__sfputs_r+0xa>
 800b77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b780 <_vfiprintf_r>:
 800b780:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b782:	b0a1      	sub	sp, #132	@ 0x84
 800b784:	000f      	movs	r7, r1
 800b786:	0015      	movs	r5, r2
 800b788:	001e      	movs	r6, r3
 800b78a:	9003      	str	r0, [sp, #12]
 800b78c:	2800      	cmp	r0, #0
 800b78e:	d004      	beq.n	800b79a <_vfiprintf_r+0x1a>
 800b790:	6a03      	ldr	r3, [r0, #32]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d101      	bne.n	800b79a <_vfiprintf_r+0x1a>
 800b796:	f7fc fd3b 	bl	8008210 <__sinit>
 800b79a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b79c:	07db      	lsls	r3, r3, #31
 800b79e:	d405      	bmi.n	800b7ac <_vfiprintf_r+0x2c>
 800b7a0:	89bb      	ldrh	r3, [r7, #12]
 800b7a2:	059b      	lsls	r3, r3, #22
 800b7a4:	d402      	bmi.n	800b7ac <_vfiprintf_r+0x2c>
 800b7a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b7a8:	f7fc fe57 	bl	800845a <__retarget_lock_acquire_recursive>
 800b7ac:	89bb      	ldrh	r3, [r7, #12]
 800b7ae:	071b      	lsls	r3, r3, #28
 800b7b0:	d502      	bpl.n	800b7b8 <_vfiprintf_r+0x38>
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d113      	bne.n	800b7e0 <_vfiprintf_r+0x60>
 800b7b8:	0039      	movs	r1, r7
 800b7ba:	9803      	ldr	r0, [sp, #12]
 800b7bc:	f000 f93e 	bl	800ba3c <__swsetup_r>
 800b7c0:	2800      	cmp	r0, #0
 800b7c2:	d00d      	beq.n	800b7e0 <_vfiprintf_r+0x60>
 800b7c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7c6:	07db      	lsls	r3, r3, #31
 800b7c8:	d503      	bpl.n	800b7d2 <_vfiprintf_r+0x52>
 800b7ca:	2001      	movs	r0, #1
 800b7cc:	4240      	negs	r0, r0
 800b7ce:	b021      	add	sp, #132	@ 0x84
 800b7d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7d2:	89bb      	ldrh	r3, [r7, #12]
 800b7d4:	059b      	lsls	r3, r3, #22
 800b7d6:	d4f8      	bmi.n	800b7ca <_vfiprintf_r+0x4a>
 800b7d8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b7da:	f7fc fe3f 	bl	800845c <__retarget_lock_release_recursive>
 800b7de:	e7f4      	b.n	800b7ca <_vfiprintf_r+0x4a>
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	ac08      	add	r4, sp, #32
 800b7e4:	6163      	str	r3, [r4, #20]
 800b7e6:	3320      	adds	r3, #32
 800b7e8:	7663      	strb	r3, [r4, #25]
 800b7ea:	3310      	adds	r3, #16
 800b7ec:	76a3      	strb	r3, [r4, #26]
 800b7ee:	9607      	str	r6, [sp, #28]
 800b7f0:	002e      	movs	r6, r5
 800b7f2:	7833      	ldrb	r3, [r6, #0]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d001      	beq.n	800b7fc <_vfiprintf_r+0x7c>
 800b7f8:	2b25      	cmp	r3, #37	@ 0x25
 800b7fa:	d148      	bne.n	800b88e <_vfiprintf_r+0x10e>
 800b7fc:	1b73      	subs	r3, r6, r5
 800b7fe:	9305      	str	r3, [sp, #20]
 800b800:	42ae      	cmp	r6, r5
 800b802:	d00b      	beq.n	800b81c <_vfiprintf_r+0x9c>
 800b804:	002a      	movs	r2, r5
 800b806:	0039      	movs	r1, r7
 800b808:	9803      	ldr	r0, [sp, #12]
 800b80a:	f7ff ffa7 	bl	800b75c <__sfputs_r>
 800b80e:	3001      	adds	r0, #1
 800b810:	d100      	bne.n	800b814 <_vfiprintf_r+0x94>
 800b812:	e0ae      	b.n	800b972 <_vfiprintf_r+0x1f2>
 800b814:	6963      	ldr	r3, [r4, #20]
 800b816:	9a05      	ldr	r2, [sp, #20]
 800b818:	189b      	adds	r3, r3, r2
 800b81a:	6163      	str	r3, [r4, #20]
 800b81c:	7833      	ldrb	r3, [r6, #0]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d100      	bne.n	800b824 <_vfiprintf_r+0xa4>
 800b822:	e0a6      	b.n	800b972 <_vfiprintf_r+0x1f2>
 800b824:	2201      	movs	r2, #1
 800b826:	2300      	movs	r3, #0
 800b828:	4252      	negs	r2, r2
 800b82a:	6062      	str	r2, [r4, #4]
 800b82c:	a904      	add	r1, sp, #16
 800b82e:	3254      	adds	r2, #84	@ 0x54
 800b830:	1852      	adds	r2, r2, r1
 800b832:	1c75      	adds	r5, r6, #1
 800b834:	6023      	str	r3, [r4, #0]
 800b836:	60e3      	str	r3, [r4, #12]
 800b838:	60a3      	str	r3, [r4, #8]
 800b83a:	7013      	strb	r3, [r2, #0]
 800b83c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b83e:	4b59      	ldr	r3, [pc, #356]	@ (800b9a4 <_vfiprintf_r+0x224>)
 800b840:	2205      	movs	r2, #5
 800b842:	0018      	movs	r0, r3
 800b844:	7829      	ldrb	r1, [r5, #0]
 800b846:	9305      	str	r3, [sp, #20]
 800b848:	f7fc fe09 	bl	800845e <memchr>
 800b84c:	1c6e      	adds	r6, r5, #1
 800b84e:	2800      	cmp	r0, #0
 800b850:	d11f      	bne.n	800b892 <_vfiprintf_r+0x112>
 800b852:	6822      	ldr	r2, [r4, #0]
 800b854:	06d3      	lsls	r3, r2, #27
 800b856:	d504      	bpl.n	800b862 <_vfiprintf_r+0xe2>
 800b858:	2353      	movs	r3, #83	@ 0x53
 800b85a:	a904      	add	r1, sp, #16
 800b85c:	185b      	adds	r3, r3, r1
 800b85e:	2120      	movs	r1, #32
 800b860:	7019      	strb	r1, [r3, #0]
 800b862:	0713      	lsls	r3, r2, #28
 800b864:	d504      	bpl.n	800b870 <_vfiprintf_r+0xf0>
 800b866:	2353      	movs	r3, #83	@ 0x53
 800b868:	a904      	add	r1, sp, #16
 800b86a:	185b      	adds	r3, r3, r1
 800b86c:	212b      	movs	r1, #43	@ 0x2b
 800b86e:	7019      	strb	r1, [r3, #0]
 800b870:	782b      	ldrb	r3, [r5, #0]
 800b872:	2b2a      	cmp	r3, #42	@ 0x2a
 800b874:	d016      	beq.n	800b8a4 <_vfiprintf_r+0x124>
 800b876:	002e      	movs	r6, r5
 800b878:	2100      	movs	r1, #0
 800b87a:	200a      	movs	r0, #10
 800b87c:	68e3      	ldr	r3, [r4, #12]
 800b87e:	7832      	ldrb	r2, [r6, #0]
 800b880:	1c75      	adds	r5, r6, #1
 800b882:	3a30      	subs	r2, #48	@ 0x30
 800b884:	2a09      	cmp	r2, #9
 800b886:	d950      	bls.n	800b92a <_vfiprintf_r+0x1aa>
 800b888:	2900      	cmp	r1, #0
 800b88a:	d111      	bne.n	800b8b0 <_vfiprintf_r+0x130>
 800b88c:	e017      	b.n	800b8be <_vfiprintf_r+0x13e>
 800b88e:	3601      	adds	r6, #1
 800b890:	e7af      	b.n	800b7f2 <_vfiprintf_r+0x72>
 800b892:	9b05      	ldr	r3, [sp, #20]
 800b894:	6822      	ldr	r2, [r4, #0]
 800b896:	1ac0      	subs	r0, r0, r3
 800b898:	2301      	movs	r3, #1
 800b89a:	4083      	lsls	r3, r0
 800b89c:	4313      	orrs	r3, r2
 800b89e:	0035      	movs	r5, r6
 800b8a0:	6023      	str	r3, [r4, #0]
 800b8a2:	e7cc      	b.n	800b83e <_vfiprintf_r+0xbe>
 800b8a4:	9b07      	ldr	r3, [sp, #28]
 800b8a6:	1d19      	adds	r1, r3, #4
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	9107      	str	r1, [sp, #28]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	db01      	blt.n	800b8b4 <_vfiprintf_r+0x134>
 800b8b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8b2:	e004      	b.n	800b8be <_vfiprintf_r+0x13e>
 800b8b4:	425b      	negs	r3, r3
 800b8b6:	60e3      	str	r3, [r4, #12]
 800b8b8:	2302      	movs	r3, #2
 800b8ba:	4313      	orrs	r3, r2
 800b8bc:	6023      	str	r3, [r4, #0]
 800b8be:	7833      	ldrb	r3, [r6, #0]
 800b8c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8c2:	d10c      	bne.n	800b8de <_vfiprintf_r+0x15e>
 800b8c4:	7873      	ldrb	r3, [r6, #1]
 800b8c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8c8:	d134      	bne.n	800b934 <_vfiprintf_r+0x1b4>
 800b8ca:	9b07      	ldr	r3, [sp, #28]
 800b8cc:	3602      	adds	r6, #2
 800b8ce:	1d1a      	adds	r2, r3, #4
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	9207      	str	r2, [sp, #28]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	da01      	bge.n	800b8dc <_vfiprintf_r+0x15c>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	425b      	negs	r3, r3
 800b8dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8de:	4d32      	ldr	r5, [pc, #200]	@ (800b9a8 <_vfiprintf_r+0x228>)
 800b8e0:	2203      	movs	r2, #3
 800b8e2:	0028      	movs	r0, r5
 800b8e4:	7831      	ldrb	r1, [r6, #0]
 800b8e6:	f7fc fdba 	bl	800845e <memchr>
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	d006      	beq.n	800b8fc <_vfiprintf_r+0x17c>
 800b8ee:	2340      	movs	r3, #64	@ 0x40
 800b8f0:	1b40      	subs	r0, r0, r5
 800b8f2:	4083      	lsls	r3, r0
 800b8f4:	6822      	ldr	r2, [r4, #0]
 800b8f6:	3601      	adds	r6, #1
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	6023      	str	r3, [r4, #0]
 800b8fc:	7831      	ldrb	r1, [r6, #0]
 800b8fe:	2206      	movs	r2, #6
 800b900:	482a      	ldr	r0, [pc, #168]	@ (800b9ac <_vfiprintf_r+0x22c>)
 800b902:	1c75      	adds	r5, r6, #1
 800b904:	7621      	strb	r1, [r4, #24]
 800b906:	f7fc fdaa 	bl	800845e <memchr>
 800b90a:	2800      	cmp	r0, #0
 800b90c:	d040      	beq.n	800b990 <_vfiprintf_r+0x210>
 800b90e:	4b28      	ldr	r3, [pc, #160]	@ (800b9b0 <_vfiprintf_r+0x230>)
 800b910:	2b00      	cmp	r3, #0
 800b912:	d122      	bne.n	800b95a <_vfiprintf_r+0x1da>
 800b914:	2207      	movs	r2, #7
 800b916:	9b07      	ldr	r3, [sp, #28]
 800b918:	3307      	adds	r3, #7
 800b91a:	4393      	bics	r3, r2
 800b91c:	3308      	adds	r3, #8
 800b91e:	9307      	str	r3, [sp, #28]
 800b920:	6963      	ldr	r3, [r4, #20]
 800b922:	9a04      	ldr	r2, [sp, #16]
 800b924:	189b      	adds	r3, r3, r2
 800b926:	6163      	str	r3, [r4, #20]
 800b928:	e762      	b.n	800b7f0 <_vfiprintf_r+0x70>
 800b92a:	4343      	muls	r3, r0
 800b92c:	002e      	movs	r6, r5
 800b92e:	2101      	movs	r1, #1
 800b930:	189b      	adds	r3, r3, r2
 800b932:	e7a4      	b.n	800b87e <_vfiprintf_r+0xfe>
 800b934:	2300      	movs	r3, #0
 800b936:	200a      	movs	r0, #10
 800b938:	0019      	movs	r1, r3
 800b93a:	3601      	adds	r6, #1
 800b93c:	6063      	str	r3, [r4, #4]
 800b93e:	7832      	ldrb	r2, [r6, #0]
 800b940:	1c75      	adds	r5, r6, #1
 800b942:	3a30      	subs	r2, #48	@ 0x30
 800b944:	2a09      	cmp	r2, #9
 800b946:	d903      	bls.n	800b950 <_vfiprintf_r+0x1d0>
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d0c8      	beq.n	800b8de <_vfiprintf_r+0x15e>
 800b94c:	9109      	str	r1, [sp, #36]	@ 0x24
 800b94e:	e7c6      	b.n	800b8de <_vfiprintf_r+0x15e>
 800b950:	4341      	muls	r1, r0
 800b952:	002e      	movs	r6, r5
 800b954:	2301      	movs	r3, #1
 800b956:	1889      	adds	r1, r1, r2
 800b958:	e7f1      	b.n	800b93e <_vfiprintf_r+0x1be>
 800b95a:	aa07      	add	r2, sp, #28
 800b95c:	9200      	str	r2, [sp, #0]
 800b95e:	0021      	movs	r1, r4
 800b960:	003a      	movs	r2, r7
 800b962:	4b14      	ldr	r3, [pc, #80]	@ (800b9b4 <_vfiprintf_r+0x234>)
 800b964:	9803      	ldr	r0, [sp, #12]
 800b966:	f7fb fdf9 	bl	800755c <_printf_float>
 800b96a:	9004      	str	r0, [sp, #16]
 800b96c:	9b04      	ldr	r3, [sp, #16]
 800b96e:	3301      	adds	r3, #1
 800b970:	d1d6      	bne.n	800b920 <_vfiprintf_r+0x1a0>
 800b972:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b974:	07db      	lsls	r3, r3, #31
 800b976:	d405      	bmi.n	800b984 <_vfiprintf_r+0x204>
 800b978:	89bb      	ldrh	r3, [r7, #12]
 800b97a:	059b      	lsls	r3, r3, #22
 800b97c:	d402      	bmi.n	800b984 <_vfiprintf_r+0x204>
 800b97e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b980:	f7fc fd6c 	bl	800845c <__retarget_lock_release_recursive>
 800b984:	89bb      	ldrh	r3, [r7, #12]
 800b986:	065b      	lsls	r3, r3, #25
 800b988:	d500      	bpl.n	800b98c <_vfiprintf_r+0x20c>
 800b98a:	e71e      	b.n	800b7ca <_vfiprintf_r+0x4a>
 800b98c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b98e:	e71e      	b.n	800b7ce <_vfiprintf_r+0x4e>
 800b990:	aa07      	add	r2, sp, #28
 800b992:	9200      	str	r2, [sp, #0]
 800b994:	0021      	movs	r1, r4
 800b996:	003a      	movs	r2, r7
 800b998:	4b06      	ldr	r3, [pc, #24]	@ (800b9b4 <_vfiprintf_r+0x234>)
 800b99a:	9803      	ldr	r0, [sp, #12]
 800b99c:	f7fc f88c 	bl	8007ab8 <_printf_i>
 800b9a0:	e7e3      	b.n	800b96a <_vfiprintf_r+0x1ea>
 800b9a2:	46c0      	nop			@ (mov r8, r8)
 800b9a4:	0800c1f9 	.word	0x0800c1f9
 800b9a8:	0800c1ff 	.word	0x0800c1ff
 800b9ac:	0800c203 	.word	0x0800c203
 800b9b0:	0800755d 	.word	0x0800755d
 800b9b4:	0800b75d 	.word	0x0800b75d

0800b9b8 <__swbuf_r>:
 800b9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ba:	0006      	movs	r6, r0
 800b9bc:	000d      	movs	r5, r1
 800b9be:	0014      	movs	r4, r2
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d004      	beq.n	800b9ce <__swbuf_r+0x16>
 800b9c4:	6a03      	ldr	r3, [r0, #32]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d101      	bne.n	800b9ce <__swbuf_r+0x16>
 800b9ca:	f7fc fc21 	bl	8008210 <__sinit>
 800b9ce:	69a3      	ldr	r3, [r4, #24]
 800b9d0:	60a3      	str	r3, [r4, #8]
 800b9d2:	89a3      	ldrh	r3, [r4, #12]
 800b9d4:	071b      	lsls	r3, r3, #28
 800b9d6:	d502      	bpl.n	800b9de <__swbuf_r+0x26>
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d109      	bne.n	800b9f2 <__swbuf_r+0x3a>
 800b9de:	0021      	movs	r1, r4
 800b9e0:	0030      	movs	r0, r6
 800b9e2:	f000 f82b 	bl	800ba3c <__swsetup_r>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d003      	beq.n	800b9f2 <__swbuf_r+0x3a>
 800b9ea:	2501      	movs	r5, #1
 800b9ec:	426d      	negs	r5, r5
 800b9ee:	0028      	movs	r0, r5
 800b9f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9f2:	6923      	ldr	r3, [r4, #16]
 800b9f4:	6820      	ldr	r0, [r4, #0]
 800b9f6:	b2ef      	uxtb	r7, r5
 800b9f8:	1ac0      	subs	r0, r0, r3
 800b9fa:	6963      	ldr	r3, [r4, #20]
 800b9fc:	b2ed      	uxtb	r5, r5
 800b9fe:	4283      	cmp	r3, r0
 800ba00:	dc05      	bgt.n	800ba0e <__swbuf_r+0x56>
 800ba02:	0021      	movs	r1, r4
 800ba04:	0030      	movs	r0, r6
 800ba06:	f7ff fa0f 	bl	800ae28 <_fflush_r>
 800ba0a:	2800      	cmp	r0, #0
 800ba0c:	d1ed      	bne.n	800b9ea <__swbuf_r+0x32>
 800ba0e:	68a3      	ldr	r3, [r4, #8]
 800ba10:	3001      	adds	r0, #1
 800ba12:	3b01      	subs	r3, #1
 800ba14:	60a3      	str	r3, [r4, #8]
 800ba16:	6823      	ldr	r3, [r4, #0]
 800ba18:	1c5a      	adds	r2, r3, #1
 800ba1a:	6022      	str	r2, [r4, #0]
 800ba1c:	701f      	strb	r7, [r3, #0]
 800ba1e:	6963      	ldr	r3, [r4, #20]
 800ba20:	4283      	cmp	r3, r0
 800ba22:	d004      	beq.n	800ba2e <__swbuf_r+0x76>
 800ba24:	89a3      	ldrh	r3, [r4, #12]
 800ba26:	07db      	lsls	r3, r3, #31
 800ba28:	d5e1      	bpl.n	800b9ee <__swbuf_r+0x36>
 800ba2a:	2d0a      	cmp	r5, #10
 800ba2c:	d1df      	bne.n	800b9ee <__swbuf_r+0x36>
 800ba2e:	0021      	movs	r1, r4
 800ba30:	0030      	movs	r0, r6
 800ba32:	f7ff f9f9 	bl	800ae28 <_fflush_r>
 800ba36:	2800      	cmp	r0, #0
 800ba38:	d0d9      	beq.n	800b9ee <__swbuf_r+0x36>
 800ba3a:	e7d6      	b.n	800b9ea <__swbuf_r+0x32>

0800ba3c <__swsetup_r>:
 800ba3c:	4b2d      	ldr	r3, [pc, #180]	@ (800baf4 <__swsetup_r+0xb8>)
 800ba3e:	b570      	push	{r4, r5, r6, lr}
 800ba40:	0005      	movs	r5, r0
 800ba42:	6818      	ldr	r0, [r3, #0]
 800ba44:	000c      	movs	r4, r1
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d004      	beq.n	800ba54 <__swsetup_r+0x18>
 800ba4a:	6a03      	ldr	r3, [r0, #32]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d101      	bne.n	800ba54 <__swsetup_r+0x18>
 800ba50:	f7fc fbde 	bl	8008210 <__sinit>
 800ba54:	230c      	movs	r3, #12
 800ba56:	5ee2      	ldrsh	r2, [r4, r3]
 800ba58:	0713      	lsls	r3, r2, #28
 800ba5a:	d423      	bmi.n	800baa4 <__swsetup_r+0x68>
 800ba5c:	06d3      	lsls	r3, r2, #27
 800ba5e:	d407      	bmi.n	800ba70 <__swsetup_r+0x34>
 800ba60:	2309      	movs	r3, #9
 800ba62:	602b      	str	r3, [r5, #0]
 800ba64:	2340      	movs	r3, #64	@ 0x40
 800ba66:	2001      	movs	r0, #1
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	4240      	negs	r0, r0
 800ba6e:	e03a      	b.n	800bae6 <__swsetup_r+0xaa>
 800ba70:	0752      	lsls	r2, r2, #29
 800ba72:	d513      	bpl.n	800ba9c <__swsetup_r+0x60>
 800ba74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba76:	2900      	cmp	r1, #0
 800ba78:	d008      	beq.n	800ba8c <__swsetup_r+0x50>
 800ba7a:	0023      	movs	r3, r4
 800ba7c:	3344      	adds	r3, #68	@ 0x44
 800ba7e:	4299      	cmp	r1, r3
 800ba80:	d002      	beq.n	800ba88 <__swsetup_r+0x4c>
 800ba82:	0028      	movs	r0, r5
 800ba84:	f7fd fb7c 	bl	8009180 <_free_r>
 800ba88:	2300      	movs	r3, #0
 800ba8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba8c:	2224      	movs	r2, #36	@ 0x24
 800ba8e:	89a3      	ldrh	r3, [r4, #12]
 800ba90:	4393      	bics	r3, r2
 800ba92:	81a3      	strh	r3, [r4, #12]
 800ba94:	2300      	movs	r3, #0
 800ba96:	6063      	str	r3, [r4, #4]
 800ba98:	6923      	ldr	r3, [r4, #16]
 800ba9a:	6023      	str	r3, [r4, #0]
 800ba9c:	2308      	movs	r3, #8
 800ba9e:	89a2      	ldrh	r2, [r4, #12]
 800baa0:	4313      	orrs	r3, r2
 800baa2:	81a3      	strh	r3, [r4, #12]
 800baa4:	6923      	ldr	r3, [r4, #16]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d10b      	bne.n	800bac2 <__swsetup_r+0x86>
 800baaa:	21a0      	movs	r1, #160	@ 0xa0
 800baac:	2280      	movs	r2, #128	@ 0x80
 800baae:	89a3      	ldrh	r3, [r4, #12]
 800bab0:	0089      	lsls	r1, r1, #2
 800bab2:	0092      	lsls	r2, r2, #2
 800bab4:	400b      	ands	r3, r1
 800bab6:	4293      	cmp	r3, r2
 800bab8:	d003      	beq.n	800bac2 <__swsetup_r+0x86>
 800baba:	0021      	movs	r1, r4
 800babc:	0028      	movs	r0, r5
 800babe:	f000 f88f 	bl	800bbe0 <__smakebuf_r>
 800bac2:	230c      	movs	r3, #12
 800bac4:	5ee2      	ldrsh	r2, [r4, r3]
 800bac6:	2101      	movs	r1, #1
 800bac8:	0013      	movs	r3, r2
 800baca:	400b      	ands	r3, r1
 800bacc:	420a      	tst	r2, r1
 800bace:	d00b      	beq.n	800bae8 <__swsetup_r+0xac>
 800bad0:	2300      	movs	r3, #0
 800bad2:	60a3      	str	r3, [r4, #8]
 800bad4:	6963      	ldr	r3, [r4, #20]
 800bad6:	425b      	negs	r3, r3
 800bad8:	61a3      	str	r3, [r4, #24]
 800bada:	2000      	movs	r0, #0
 800badc:	6923      	ldr	r3, [r4, #16]
 800bade:	4283      	cmp	r3, r0
 800bae0:	d101      	bne.n	800bae6 <__swsetup_r+0xaa>
 800bae2:	0613      	lsls	r3, r2, #24
 800bae4:	d4be      	bmi.n	800ba64 <__swsetup_r+0x28>
 800bae6:	bd70      	pop	{r4, r5, r6, pc}
 800bae8:	0791      	lsls	r1, r2, #30
 800baea:	d400      	bmi.n	800baee <__swsetup_r+0xb2>
 800baec:	6963      	ldr	r3, [r4, #20]
 800baee:	60a3      	str	r3, [r4, #8]
 800baf0:	e7f3      	b.n	800bada <__swsetup_r+0x9e>
 800baf2:	46c0      	nop			@ (mov r8, r8)
 800baf4:	20000018 	.word	0x20000018

0800baf8 <_raise_r>:
 800baf8:	b570      	push	{r4, r5, r6, lr}
 800bafa:	0004      	movs	r4, r0
 800bafc:	000d      	movs	r5, r1
 800bafe:	291f      	cmp	r1, #31
 800bb00:	d904      	bls.n	800bb0c <_raise_r+0x14>
 800bb02:	2316      	movs	r3, #22
 800bb04:	6003      	str	r3, [r0, #0]
 800bb06:	2001      	movs	r0, #1
 800bb08:	4240      	negs	r0, r0
 800bb0a:	bd70      	pop	{r4, r5, r6, pc}
 800bb0c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d004      	beq.n	800bb1c <_raise_r+0x24>
 800bb12:	008a      	lsls	r2, r1, #2
 800bb14:	189b      	adds	r3, r3, r2
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	2a00      	cmp	r2, #0
 800bb1a:	d108      	bne.n	800bb2e <_raise_r+0x36>
 800bb1c:	0020      	movs	r0, r4
 800bb1e:	f000 f831 	bl	800bb84 <_getpid_r>
 800bb22:	002a      	movs	r2, r5
 800bb24:	0001      	movs	r1, r0
 800bb26:	0020      	movs	r0, r4
 800bb28:	f000 f81a 	bl	800bb60 <_kill_r>
 800bb2c:	e7ed      	b.n	800bb0a <_raise_r+0x12>
 800bb2e:	2a01      	cmp	r2, #1
 800bb30:	d009      	beq.n	800bb46 <_raise_r+0x4e>
 800bb32:	1c51      	adds	r1, r2, #1
 800bb34:	d103      	bne.n	800bb3e <_raise_r+0x46>
 800bb36:	2316      	movs	r3, #22
 800bb38:	6003      	str	r3, [r0, #0]
 800bb3a:	2001      	movs	r0, #1
 800bb3c:	e7e5      	b.n	800bb0a <_raise_r+0x12>
 800bb3e:	2100      	movs	r1, #0
 800bb40:	0028      	movs	r0, r5
 800bb42:	6019      	str	r1, [r3, #0]
 800bb44:	4790      	blx	r2
 800bb46:	2000      	movs	r0, #0
 800bb48:	e7df      	b.n	800bb0a <_raise_r+0x12>
	...

0800bb4c <raise>:
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	4b03      	ldr	r3, [pc, #12]	@ (800bb5c <raise+0x10>)
 800bb50:	0001      	movs	r1, r0
 800bb52:	6818      	ldr	r0, [r3, #0]
 800bb54:	f7ff ffd0 	bl	800baf8 <_raise_r>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	46c0      	nop			@ (mov r8, r8)
 800bb5c:	20000018 	.word	0x20000018

0800bb60 <_kill_r>:
 800bb60:	2300      	movs	r3, #0
 800bb62:	b570      	push	{r4, r5, r6, lr}
 800bb64:	4d06      	ldr	r5, [pc, #24]	@ (800bb80 <_kill_r+0x20>)
 800bb66:	0004      	movs	r4, r0
 800bb68:	0008      	movs	r0, r1
 800bb6a:	0011      	movs	r1, r2
 800bb6c:	602b      	str	r3, [r5, #0]
 800bb6e:	f7f7 fe27 	bl	80037c0 <_kill>
 800bb72:	1c43      	adds	r3, r0, #1
 800bb74:	d103      	bne.n	800bb7e <_kill_r+0x1e>
 800bb76:	682b      	ldr	r3, [r5, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d000      	beq.n	800bb7e <_kill_r+0x1e>
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
 800bb80:	200004a0 	.word	0x200004a0

0800bb84 <_getpid_r>:
 800bb84:	b510      	push	{r4, lr}
 800bb86:	f7f7 fe15 	bl	80037b4 <_getpid>
 800bb8a:	bd10      	pop	{r4, pc}

0800bb8c <__swhatbuf_r>:
 800bb8c:	b570      	push	{r4, r5, r6, lr}
 800bb8e:	000e      	movs	r6, r1
 800bb90:	001d      	movs	r5, r3
 800bb92:	230e      	movs	r3, #14
 800bb94:	5ec9      	ldrsh	r1, [r1, r3]
 800bb96:	0014      	movs	r4, r2
 800bb98:	b096      	sub	sp, #88	@ 0x58
 800bb9a:	2900      	cmp	r1, #0
 800bb9c:	da0c      	bge.n	800bbb8 <__swhatbuf_r+0x2c>
 800bb9e:	89b2      	ldrh	r2, [r6, #12]
 800bba0:	2380      	movs	r3, #128	@ 0x80
 800bba2:	0011      	movs	r1, r2
 800bba4:	4019      	ands	r1, r3
 800bba6:	421a      	tst	r2, r3
 800bba8:	d114      	bne.n	800bbd4 <__swhatbuf_r+0x48>
 800bbaa:	2380      	movs	r3, #128	@ 0x80
 800bbac:	00db      	lsls	r3, r3, #3
 800bbae:	2000      	movs	r0, #0
 800bbb0:	6029      	str	r1, [r5, #0]
 800bbb2:	6023      	str	r3, [r4, #0]
 800bbb4:	b016      	add	sp, #88	@ 0x58
 800bbb6:	bd70      	pop	{r4, r5, r6, pc}
 800bbb8:	466a      	mov	r2, sp
 800bbba:	f000 f853 	bl	800bc64 <_fstat_r>
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	dbed      	blt.n	800bb9e <__swhatbuf_r+0x12>
 800bbc2:	23f0      	movs	r3, #240	@ 0xf0
 800bbc4:	9901      	ldr	r1, [sp, #4]
 800bbc6:	021b      	lsls	r3, r3, #8
 800bbc8:	4019      	ands	r1, r3
 800bbca:	4b04      	ldr	r3, [pc, #16]	@ (800bbdc <__swhatbuf_r+0x50>)
 800bbcc:	18c9      	adds	r1, r1, r3
 800bbce:	424b      	negs	r3, r1
 800bbd0:	4159      	adcs	r1, r3
 800bbd2:	e7ea      	b.n	800bbaa <__swhatbuf_r+0x1e>
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	2340      	movs	r3, #64	@ 0x40
 800bbd8:	e7e9      	b.n	800bbae <__swhatbuf_r+0x22>
 800bbda:	46c0      	nop			@ (mov r8, r8)
 800bbdc:	ffffe000 	.word	0xffffe000

0800bbe0 <__smakebuf_r>:
 800bbe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbe2:	2602      	movs	r6, #2
 800bbe4:	898b      	ldrh	r3, [r1, #12]
 800bbe6:	0005      	movs	r5, r0
 800bbe8:	000c      	movs	r4, r1
 800bbea:	b085      	sub	sp, #20
 800bbec:	4233      	tst	r3, r6
 800bbee:	d007      	beq.n	800bc00 <__smakebuf_r+0x20>
 800bbf0:	0023      	movs	r3, r4
 800bbf2:	3347      	adds	r3, #71	@ 0x47
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	6123      	str	r3, [r4, #16]
 800bbf8:	2301      	movs	r3, #1
 800bbfa:	6163      	str	r3, [r4, #20]
 800bbfc:	b005      	add	sp, #20
 800bbfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc00:	ab03      	add	r3, sp, #12
 800bc02:	aa02      	add	r2, sp, #8
 800bc04:	f7ff ffc2 	bl	800bb8c <__swhatbuf_r>
 800bc08:	9f02      	ldr	r7, [sp, #8]
 800bc0a:	9001      	str	r0, [sp, #4]
 800bc0c:	0039      	movs	r1, r7
 800bc0e:	0028      	movs	r0, r5
 800bc10:	f7fd fb2c 	bl	800926c <_malloc_r>
 800bc14:	2800      	cmp	r0, #0
 800bc16:	d108      	bne.n	800bc2a <__smakebuf_r+0x4a>
 800bc18:	220c      	movs	r2, #12
 800bc1a:	5ea3      	ldrsh	r3, [r4, r2]
 800bc1c:	059a      	lsls	r2, r3, #22
 800bc1e:	d4ed      	bmi.n	800bbfc <__smakebuf_r+0x1c>
 800bc20:	2203      	movs	r2, #3
 800bc22:	4393      	bics	r3, r2
 800bc24:	431e      	orrs	r6, r3
 800bc26:	81a6      	strh	r6, [r4, #12]
 800bc28:	e7e2      	b.n	800bbf0 <__smakebuf_r+0x10>
 800bc2a:	2380      	movs	r3, #128	@ 0x80
 800bc2c:	89a2      	ldrh	r2, [r4, #12]
 800bc2e:	6020      	str	r0, [r4, #0]
 800bc30:	4313      	orrs	r3, r2
 800bc32:	81a3      	strh	r3, [r4, #12]
 800bc34:	9b03      	ldr	r3, [sp, #12]
 800bc36:	6120      	str	r0, [r4, #16]
 800bc38:	6167      	str	r7, [r4, #20]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d00c      	beq.n	800bc58 <__smakebuf_r+0x78>
 800bc3e:	0028      	movs	r0, r5
 800bc40:	230e      	movs	r3, #14
 800bc42:	5ee1      	ldrsh	r1, [r4, r3]
 800bc44:	f000 f820 	bl	800bc88 <_isatty_r>
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	d005      	beq.n	800bc58 <__smakebuf_r+0x78>
 800bc4c:	2303      	movs	r3, #3
 800bc4e:	89a2      	ldrh	r2, [r4, #12]
 800bc50:	439a      	bics	r2, r3
 800bc52:	3b02      	subs	r3, #2
 800bc54:	4313      	orrs	r3, r2
 800bc56:	81a3      	strh	r3, [r4, #12]
 800bc58:	89a3      	ldrh	r3, [r4, #12]
 800bc5a:	9a01      	ldr	r2, [sp, #4]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	81a3      	strh	r3, [r4, #12]
 800bc60:	e7cc      	b.n	800bbfc <__smakebuf_r+0x1c>
	...

0800bc64 <_fstat_r>:
 800bc64:	2300      	movs	r3, #0
 800bc66:	b570      	push	{r4, r5, r6, lr}
 800bc68:	4d06      	ldr	r5, [pc, #24]	@ (800bc84 <_fstat_r+0x20>)
 800bc6a:	0004      	movs	r4, r0
 800bc6c:	0008      	movs	r0, r1
 800bc6e:	0011      	movs	r1, r2
 800bc70:	602b      	str	r3, [r5, #0]
 800bc72:	f7f7 fe05 	bl	8003880 <_fstat>
 800bc76:	1c43      	adds	r3, r0, #1
 800bc78:	d103      	bne.n	800bc82 <_fstat_r+0x1e>
 800bc7a:	682b      	ldr	r3, [r5, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d000      	beq.n	800bc82 <_fstat_r+0x1e>
 800bc80:	6023      	str	r3, [r4, #0]
 800bc82:	bd70      	pop	{r4, r5, r6, pc}
 800bc84:	200004a0 	.word	0x200004a0

0800bc88 <_isatty_r>:
 800bc88:	2300      	movs	r3, #0
 800bc8a:	b570      	push	{r4, r5, r6, lr}
 800bc8c:	4d06      	ldr	r5, [pc, #24]	@ (800bca8 <_isatty_r+0x20>)
 800bc8e:	0004      	movs	r4, r0
 800bc90:	0008      	movs	r0, r1
 800bc92:	602b      	str	r3, [r5, #0]
 800bc94:	f7f7 fe02 	bl	800389c <_isatty>
 800bc98:	1c43      	adds	r3, r0, #1
 800bc9a:	d103      	bne.n	800bca4 <_isatty_r+0x1c>
 800bc9c:	682b      	ldr	r3, [r5, #0]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d000      	beq.n	800bca4 <_isatty_r+0x1c>
 800bca2:	6023      	str	r3, [r4, #0]
 800bca4:	bd70      	pop	{r4, r5, r6, pc}
 800bca6:	46c0      	nop			@ (mov r8, r8)
 800bca8:	200004a0 	.word	0x200004a0

0800bcac <_init>:
 800bcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcae:	46c0      	nop			@ (mov r8, r8)
 800bcb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcb2:	bc08      	pop	{r3}
 800bcb4:	469e      	mov	lr, r3
 800bcb6:	4770      	bx	lr

0800bcb8 <_fini>:
 800bcb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcba:	46c0      	nop			@ (mov r8, r8)
 800bcbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcbe:	bc08      	pop	{r3}
 800bcc0:	469e      	mov	lr, r3
 800bcc2:	4770      	bx	lr
