{"config":{"lang":["en"],"separator":"[\\s\\u200b\\u3000\\-\u3001\u3002\uff0c\uff0e\uff1f\uff01\uff1b]+","pipeline":["stemmer"]},"docs":[{"location":"","title":"Welcome to My Blog","text":"<p>\u6b22\u8fce\u6765\u5230\u6211\u7684\u7f51\u7ad9\uff01</p>"},{"location":"about/","title":"\u7b80\u4ecb","text":""},{"location":"about/#_2","title":"\u5173\u4e8e\u6211","text":"<p>I'm Lucas Lan, a college student from UCAS.</p> <p>I major in Computer Science. Here is my Github Profile.</p> <p>\u6211\u662f\u4e00\u540d\u6765\u81ea\u4e2d\u56fd\u79d1\u5b66\u9662\u5927\u5b66\u7684\u5927\u4e8c\u5b66\u751f\uff0c\u6b63\u5728\u653b\u8bfb\u8ba1\u7b97\u673a\u79d1\u5b66\u4e0e\u6280\u672f\u4e13\u4e1a\u3002</p> <p>\u8fd9\u662f\u6211\u7684 Github \u4e3b\u9875 \u3002</p>"},{"location":"about/#_3","title":"\u5173\u4e8e\u7f51\u7ad9","text":"<p>\u8fd9\u662f\u4e00\u65f6\u5174\u8d77\u5efa\u7acb\u7684\u7f51\u7ad9\uff0c\u7528\u4e8e\u8bb0\u5f55\u81ea\u5df1\u4e13\u4e1a\u5b66\u4e60\u4e2d\u7684\u8e29\u5751\u7ecf\u5386\u3002</p> <p>\u65e0\u56fa\u5b9a\u66f4\u65b0\u9891\u7387\uff0c\u53d6\u51b3\u6211\u4ec0\u4e48\u65f6\u5019\u60f3\u8d77\u672c\u7f51\u7ad9\u7684\u5b58\u5728\u3002</p>"},{"location":"Experiences/Git%20%E5%85%A5%E5%9D%91%E6%8C%87%E5%8D%97/","title":"\u7eaf\u5c0f\u767d\u7684 Git \u5165\u5751\u6307\u5357","text":"<p>\u522b\u770b\uff0c\u770b\u5c31\u662f\u8fd8\u6ca1\u5199\uff0c\u6211\u4e5f\u662f\u5c0f\u767d\u3002</p>"},{"location":"Experiences/Markdown%20%E5%B8%B8%E7%94%A8%E6%A8%A1%E6%9D%BF/","title":"Markdown \u5e38\u7528\u6a21\u677f","text":"<ul> <li> <p>Typora \u5feb\u6377\u952e</p> </li> <li> <p>emoji \u8868\u60c5</p> </li> </ul>"},{"location":"Experiences/Markdown%20%E5%B8%B8%E7%94%A8%E6%A8%A1%E6%9D%BF/#html","title":"HTML \u76f8\u5173","text":"<ul> <li> <p>\u56fe\u7247\u5c45\u4e2d\u5e76\u6392</p> HTML<pre><code>&lt;center class=\"half\"&gt;\n    &lt;img src=\"\u56fe\u7247\u94fe\u63a5\" width=\"200\"/&gt;&lt;img src=\"\u56fe\u7247\u94fe\u63a5\" width=\"200\"/&gt;&lt;img src=\"\u56fe\u7247\u94fe\u63a5\" width=\"200\"/&gt;\n&lt;/center&gt;\n</code></pre> </li> <li> <p>\u6587\u672c\u53f3\u6392</p> HTML<pre><code>&lt;pre align=\"right\"&gt;\u6211\u662f\u6587\u672c&lt;/pre&gt;\n</code></pre> </li> <li> <p>\u5bf9\u9f50\u591a\u4e2a\u5143\u7d20</p> </li> </ul> HTML<pre><code>&lt;table&gt;\n&lt;tr&gt;\n&lt;td style=\"text-align: left\"&gt;\u5de6\u5bf9\u9f50\u7684\u6587\u5b57&lt;/td&gt;\n&lt;td style=\"text-align: center\"&gt;\u5c45\u4e2d\u7684\u6587\u5b57&lt;/td&gt;\n&lt;td style=\"text-align: right\"&gt;\u53f3\u5bf9\u9f50\u7684\u6587\u5b57&lt;/td&gt;\n&lt;/tr&gt;\n&lt;tr&gt;\n&lt;td style=\"text-align: left\"&gt;\u5de6\u5bf9\u9f50\u7684\u6587\u5b57&lt;/td&gt;\n&lt;td style=\"text-align: center\"&gt;\u5c45\u4e2d\u7684\u6587\u5b57&lt;/td&gt;\n&lt;td style=\"text-align: right\"&gt;\u53f3\u5bf9\u9f50\u7684\u6587\u5b57&lt;/td&gt;\n&lt;/tr&gt;\n&lt;/table&gt;\u5bf9\u9f50\u591a\u4e2a\u5143\u7d20\u5e76\u653e\u5728\u5c4f\u5e55\u6700\u53f3\u4fa7\n</code></pre>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/","title":"Github-Copilot \u914d\u7f6e\u65b9\u6cd5","text":"<p>\u4e5d\u6708\u4efd\u81ea\u5df1\u914d\u7f6e\u8fc7\u4e00\u6b21 <code>Github copilot</code> \uff0c\u5f53\u65f6\u8e29\u4e86\u5f88\u591a\u5751\u3002\u8fd9\u4e24\u5929\u5e2e\u4e00\u4e2a\u670b\u53cb\u4ece\u5934\u5f00\u59cb\u914d\u7f6e\uff0c\u53d1\u73b0\u53c8\u591a\u4e86\u8bb8\u591a\u65b0\u7684\u89c4\u5219\uff0c\u6298\u817e\u4e86\u5f88\u4e45\uff0c\u6574\u4e2a\u8fc7\u7a0b\u8fd8\u662f\u6bd4\u8f83\u7e41\u7410\u7684\u3002\u56e0\u6b64\u840c\u53d1\u4e86\u5199\u4e00\u4e2a\u6559\u7a0b\u7684\u60f3\u6cd5\uff0c\u4e3b\u8981\u662f\u60f3\u4ece\u7eaf\u5c0f\u767d\u7684\u89d2\u5ea6\u5206\u4eab\u4e00\u4e9b\u5bb9\u6613\u9047\u5230\u7684\u95ee\u9898\u4ee5\u53ca\u89e3\u51b3\u65b9\u6cd5\u3002</p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_1","title":"\u63d0\u793a","text":"<ul> <li>\u7ecf\u672c\u4eba\u6d4b\u8bd5\uff0c\u6b64\u65b9\u6cd5\u5728 2023 \u5e74 12 \u6708 23 \u65e5\u6210\u529f\uff0c\u4f46\u4e0d\u4fdd\u8bc1\u59cb\u7ec8\u6709\u6548\u3002\u5982\u679c\u4f60\u9047\u5230\u4e86\u65b0\u7684\u95ee\u9898\uff0c\u8bf7\u53c2\u8003\u5b98\u65b9\u6587\u6863\u7684\u8bf4\u660e\u3002</li> <li>\u9664\u4e86 \u63d0\u4ea4\u7533\u8bf7\u6750\u6599 \u7684\u6b65\u9aa4\uff0c\u5efa\u8bae\u5168\u7a0b \u6302\u68af\u5b50 \uff0c\u8fd9\u6837\u7f51\u901f\u4f1a\u66f4\u5feb\u4e00\u70b9\u3002</li> </ul>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_2","title":"\u51c6\u5907","text":""},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#github","title":"Github\u8d26\u53f7\u6ce8\u518c","text":"<ol> <li>\u5728 GitHub \u5b98\u7f51\u7528\u81ea\u5df1\u7684\u90ae\u7bb1\u6ce8\u518c\u4e00\u4e2a\u65b0\u7684 <code>Github</code> \u8d26\u53f7\uff0c\u586b\u5165\u7528\u6237\u540d\u548c\u5bc6\u7801\u5373\u53ef\u3002</li> </ol> <p>\u6700\u4e0b\u9762\u90a3\u4e2a\u6846\u4e0d\u5efa\u8bae\u52fe\u9009\uff0c\u9664\u975e\u4f60\u60f3\u6536\u5230\u5b98\u65b9\u5404\u79cd\u5e7f\u544a\u90ae\u4ef6\u3002</p> <ol> <li>\u8d26\u53f7\u6210\u529f\u6ce8\u518c\u540e \uff0c\u4f60\u4f1a\u8fdb\u5165\u4e3b\u9875\uff0c\u5e94\u8be5\u662f\u5982\u56fe\u6240\u793a\uff1a</li> </ol> <p></p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_3","title":"\u5b8c\u5584\u4e2a\u4eba\u4fe1\u606f","text":"<p>\u8fd9\u4e00\u6b65\u5f88\u5173\u952e\uff0c\u76f4\u63a5\u51b3\u5b9a\u80fd\u5426\u901a\u8fc7\u5ba1\u6838\uff01\uff01\uff01</p> <ol> <li>\u70b9\u51fb\u4f60\u7684\u5934\u50cf\uff0c\u7136\u540e\u9009\u62e9 <code>Your Profile</code> \uff0c\u8fdb\u5165\u4e2a\u4eba\u8d44\u6599\u754c\u9762\u3002</li> </ol> <p></p> <p>\u5982\u56fe\u4e2d\u6240\u793a\uff0c\u586b\u5199\u6635\u79f0\uff08\u6ce8\u610f\uff0c\u6635\u79f0 Name \u548c\u7528\u6237\u540d Username \u662f\u4e24\u4e2a\u4e1c\u897f\uff09\uff0c\u81ea\u8ff0\uff0c\u5b66\u6821\u548c\u5730\u5740\u3002</p> <ol> <li>\u586b\u5199\u5b8c\u6210\u540e\uff0c\u70b9\u51fb <code>Save</code> \u5b8c\u6210\u4fdd\u5b58\u3002</li> </ol>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#two-factor-authentication","title":"\u8bbe\u7f6e\u4e8c\u6b65\u8ba4\u8bc1\u4ee3\u7801\uff08Two-factor authentication\uff09","text":"<p>\uff08\u6211\u4e5d\u6708\u7684\u65f6\u5019\u8fd8\u4e0d\u9700\u8981\u8fd9\u4e2a\u6b65\u9aa4\uff0c\u4e0d\u8fc7\u73b0\u5728\u597d\u50cf\u5fc5\u987b\u5f97\u8d70\u4e00\u4e0b\u8fd9\u4e2a\u6d41\u7a0b\uff09</p> <ol> <li>\u6253\u5f00 <code>Edge</code> \u6d4f\u89c8\u5668\u7684\u63d2\u4ef6 / \u6269\u5c55\u5546\u5e97\uff0c\u641c\u7d22 \u2018\u2019totp\u201c\uff0c\u6dfb\u52a0\u7b2c\u4e00\u4e2a\u63d2\u4ef6\uff08Authentication\uff1a2FA Client\uff09\uff0c\u70b9\u51fb <code>\u83b7\u53d6</code>\uff1a</li> </ol> <p></p> <ol> <li>\u56de\u5230\u4e2a\u4eba\u4e3b\u9875\uff0c\u70b9\u51fb\u4f60\u7684\u5934\u50cf\uff0c\u9009\u62e9 <code>Settings</code> \u8fdb\u5165\u8bbe\u7f6e\u754c\u9762\uff0c\u7136\u540e\u5728\u5de6\u4fa7\u8fb9\u680f\u9009\u62e9 <code>Password and authentication</code> \uff0c\u4f60\u4f1a\u770b\u5230\u5982\u4e0b\u754c\u9762\uff1a</li> </ol> <p></p> <p>\u70b9\u51fb <code>Enable two-factor authentication</code> \uff0c\u5f00\u542f\u4e8c\u6b65\u8ba4\u8bc1\u3002</p> <ol> <li>\u8fd9\u4e2a\u65f6\u5019\u4f1a\u5f39\u51fa\u6765\u4e00\u4e2a\u4e8c\u7ef4\u7801\uff0c\u6253\u5f00 <code>Edge</code> \u6d4f\u89c8\u5668\u7684\u63d2\u4ef6 / \u6269\u5c55\uff0c\u9009\u62e9 <code>Authentication\uff1a2FA Client</code>\uff0c</li> </ol> <p></p> <ol> <li>\u7528\u63d2\u4ef6\u626b\u8fd9\u4e2a\u4e8c\u7ef4\u7801\uff1a</li> </ol> <p></p> <p>\u626b\u5b8c\u540e\u63d2\u4ef6\u91cc\u4f1a\u51fa\u73b0\u4e00\u4e2a\u516d\u4f4d\u6570\u5bc6\u7801\uff0c\u5c06\u5bc6\u7801\u586b\u5230\u7f51\u9875\u8f93\u5165\u6846\uff1a</p> <p></p> <ol> <li>\u5c06 <code>recovery codes</code> \u4fdd\u5b58\u81f3\u672c\u5730\uff0c\u4ee5\u9632\u8bbe\u5907\u4e22\u5931\u540e\u65e0\u6cd5\u767b\u5f55\u8d26\u6237\uff1a</li> </ol> <p></p> <ol> <li>\u8bbe\u7f6e\u597d\u5566\uff01</li> </ol> <p></p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_4","title":"\u652f\u4ed8\u4fe1\u606f\u8bbe\u7f6e","text":"<p>\uff08\u6211\u4e5d\u6708\u7684\u65f6\u5019\u4e5f\u4e0d\u9700\u8981\u8fd9\u4e2a\u6b65\u9aa4\uff0c\u73b0\u5728\u4e0d\u5f04\u4e0d\u884c\uff09</p> <p>\u540c\u6837\u662f\u5728 <code>Settings</code> \u91cc\uff0c\u70b9\u51fb <code>Billing and plans</code>\uff0c\u8fdb\u5165\u5982\u4e0b\u754c\u9762\uff1a</p> <p></p> <p>\u586b\u5165\u8d26\u6237\u4fe1\u606f\uff08\u8fd9\u91cc\u663e\u793a\u7684\u662f\u5df2\u7ecf\u586b\u597d\u7684\u72b6\u6001\uff09</p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_5","title":"\u63d0\u4ea4\u7533\u8bf7\u6750\u6599","text":"<p>\u6ce8\u610f\uff0c\u8fd9\u91cc\u5f3a\u70c8\u5efa\u8bae \u4e0d\u8981\u4f7f\u7528\u68af\u5b50 \uff0c\u5426\u5219\u4f1a\u51fa\u73b0 IP \u5730\u5740\u4e0e\u5b66\u6821\u5730\u5740\u4e0d\u7b26\u7684\u60c5\u51b5\uff0c\u5f88\u9ebb\u70e6\u3002</p> <ol> <li>\u56de\u5230\u4e3b\u9875\uff0c\u70b9\u51fb <code>Join Github Campus</code></li> </ol> <p></p> <ol> <li>\u52fe\u9009 <code>Student</code> \u9009\u9879</li> </ol> <p></p> <ol> <li>\u586b\u5165\u90ae\u7bb1</li> </ol> <p></p> <ol> <li>\u4e0a\u4f20\u5b66\u5386\u8bc1\u660e\uff1a</li> </ol> <p></p> <p>\u8fd9\u91cc\u4f1a\u8981\u6c42\u4f60\u73b0\u573a\u62cd\u4e00\u5f20\u7167\u7247\uff0c\u53ef\u4ee5\u7528\u6821\u56ed\u5361\u5728\u573a\u62cd\u7167\u4e0a\u4f20</p> <p></p> <ol> <li>\u5982\u679c\u4f60\u770b\u5230\u5982\u4e0b\u754c\u9762\uff0c\u8bf4\u660e\u5df2\u7ecf\u6210\u529f\u63d0\u4ea4\u4e86\u5ba1\u6838\u8d44\u6599</li> </ol> <p></p> <ol> <li>\u6700\u540e\u53ea\u9700\u8981\u7b49\u5f85\u786e\u8ba4\u90ae\u4ef6\uff08\u53ef\u80fd\u9700\u8981\u7b49\u5f85 3~4 \u5929\uff09\uff0c\u5c31\u53ef\u4ee5\u5feb\u4e50\u52a0\u5165 <code>Github Campus</code> \u4e86\uff01</li> </ol> <p></p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#vs-code-copilot","title":"\u5728 VS Code \u4e0a\u914d\u7f6e copilot \u63d2\u4ef6","text":"<p>\u4e0b\u9762\u4ecb\u7ecd\u5728 <code>VS Code</code> \u4e0a\u914d\u7f6e\u63d2\u4ef6\u7684\u6d41\u7a0b\u3002</p> <ol> <li>\u5b89\u88c5 <code>VS Code</code> \uff08\u7565\uff09\u3002</li> <li>\u5728\u6269\u5c55\u5546\u5e97\u641c\u7d22 <code>Github Copilot</code> \u63d2\u4ef6\uff1a</li> </ol> <p></p> <p>\u5b89\u88c5\u7b2c\u4e00\u4e2a\u63d2\u4ef6\uff08\u7b2c\u4e8c\u4e2a\u4f1a\u81ea\u5df1\u5b89\u88c5\u597d\uff09</p> <ol> <li> <p>\u7136\u540e\u5728\u63d2\u4ef6\u8bbe\u7f6e\u91cc\u767b\u5f55\u81ea\u5df1\u7684 <code>Github</code> \u8d26\u6237\uff0c\u5c31\u53ef\u4ee5\u5feb\u4e50\u73a9\u800d\u4e86\uff01</p> </li> <li> <p>\u4f7f\u7528\u793a\u4f8b\uff1a</p> </li> </ol> <p></p> <p>\u8fd9\u91cc\u4f7f\u7528\u4e86\u804a\u5929\u529f\u80fd\uff0c\u7c7b\u4f3c <code>ChatGPT</code> \uff0c\u53ef\u4ee5\u5f88\u65b9\u4fbf\u8be2\u95ee\u4ee3\u7801\u95ee\u9898\u3002</p> <p>\uff08\u6b64\u5916\u8fd8\u6709\u81ea\u52a8\u8865\u5168\u4ee3\u7801\uff0cdebug\u7b49\u529f\u80fd\uff0c\u5c3d\u60c5\u63a2\u7d22\u5427\uff01\uff09</p>"},{"location":"Experiences/copilot/Github-Copilot%20%E9%85%8D%E7%BD%AE%E6%96%B9%E6%B3%95/#_6","title":"\u5c0f\u7ed3 / \u7ecf\u9a8c","text":"<p>\u6574\u4e2a\u8fc7\u7a0b\u4e2d\u6700\u6076\u5fc3\u7684\u5730\u65b9\u5c31\u662f\u63d0\u4ea4\u5ba1\u6838\u8d44\u6599\u7684\u90e8\u5206\uff0c\u4e00\u65e6\u6210\u529f\u63d0\u4ea4\u8d44\u6599\uff0c\u5927\u6982\u7387\u5c31\u80fd\u6b63\u5e38\u901a\u8fc7\u4e86\u3002</p> <p>\u8fd8\u662f\u8981\u5b66\u4f1a\u81ea\u5df1\u770b\u4fe1\u606f\uff0c\u54ea\u91cc\u6709\u95ee\u9898\u5176\u5b9e\u5199\u7684\u5f88\u6e05\u695a\u3002\u4e0b\u9762\u662f\u4e00\u4e2a\u5931\u8d25\u6848\u4f8b\uff0c\u6211\u5c31\u662f\u4ece\u4ed6\u7ed9\u7684\u4fe1\u606f\u627e\u5230\u4e86\u81ea\u5df1\u7684\u95ee\u9898\uff1a</p> <p></p>"},{"location":"Experiences/mermaid/Mermaid%20%E8%B8%A9%E5%9D%91%E6%97%A5%E8%AE%B0/","title":"Mermaid\u8e29\u5751\u65e5\u8bb0","text":""},{"location":"Experiences/mermaid/Mermaid%20%E8%B8%A9%E5%9D%91%E6%97%A5%E8%AE%B0/#_1","title":"\u7f18\u8d77","text":"<p>2023 \u5e74 12 \u6708\u5f00\u59cb\u4f7f\u7528 Typora \u5199 <code>Markdown</code> \u7b14\u8bb0\uff0c\u521a\u4e86\u89e3\u5230\u90e8\u5206 <code>Markdown</code> \u7f16\u8f91\u5668\u652f\u6301\u4e00\u4e2a\u53eb\u505a <code>Mermaid</code> \u7684\u56fe\u8868\u5de5\u5177\uff0c\u80fd\u591f\u7ed8\u5236\u6d41\u7a0b\u56fe\u3001\u72b6\u6001\u56fe\u7b49\uff0c\u5341\u5206\u65b9\u4fbf\u3002\u56e0\u4e3a\u78b0\u5de7\u5728\u5199\u6570\u7535\u5b9e\u9a8c\u62a5\u544a\uff0c\u60f3\u5230\u53ef\u4ee5\u7528 <code>Mermaid</code> \u753b\u6d41\u7a0b\u56fe\uff0c\u4e8e\u662f\u5f00\u59cb\u4e86\u5c1d\u8bd5\u3002</p>"},{"location":"Experiences/mermaid/Mermaid%20%E8%B8%A9%E5%9D%91%E6%97%A5%E8%AE%B0/#_2","title":"\u8e29\u5751","text":"<p>\u53d1\u751f\u4e86\u4e00\u4ef6\u975e\u5e38\u795e\u5947\u7684\u4e8b\u60c5\uff0c\u6211\u5199\u7684\u4ee3\u7801\u53ef\u4ee5\u5728 <code>Typora</code> \uff0c<code>VS Code</code> \u7684 <code>Markdown</code> \u63d2\u4ef6\uff0c\u4ee5\u53ca <code>Mermaid</code> \u5b98\u7f51 \u7684\u5728\u7ebf\u7f16\u8f91\u5668\u4e2d\u6210\u529f\u6e32\u67d3\uff0c\u552f\u72ec\u4e0d\u80fd\u518d <code>Github</code> \u4e0a\u6b63\u5e38\u663e\u793a\u3002\u6700\u6c14\u4eba\u7684\u662f\u4ed6\u4e0d\u7ed9\u51fa\u4efb\u4f55\u62a5\u9519\u4fe1\u606f\uff0c\u5bb3\u6211\u6363\u9f13\u4e86\u534a\u5929\uff1a</p> <p></p>"},{"location":"Experiences/mermaid/Mermaid%20%E8%B8%A9%E5%9D%91%E6%97%A5%E8%AE%B0/#_3","title":"\u771f\u76f8","text":"<p>\u6700\u7ec8\u901a\u8fc7\u5bf9 <code>Markdown</code> \u6587\u4ef6\u4e2d <code>Mermaid</code> \u5757\u7684\u5185\u5bb9\u4e00\u884c\u4e00\u884c\u6392\u67e5\uff0c\u7ec8\u4e8e\u627e\u5230\u4e86\u539f\u56e0\u3002\u6211\u4eec\u5148\u67e5\u770b\u4e0b\u9762\u4ee3\u7801\uff1a</p> <pre><code>flowchart LR\nA(\u5f00\u59cb) --&gt; B{\u5224\u65ad\u662f\u5426\u5230\u8fbe\u65f6\u949f\u4fe1\u53f7\u4e0a\u5347\u6cbf&lt;br/&gt;\u6216\u7f6e\u4f4d\u4fe1\u53f7\u4e0b\u964d\u6cbf}\nB --&gt;|N| End(\u7ed3\u675f)\nB --&gt;|Y| D{\u5224\u65ad\u4fe1\u53f7\u7c7b\u578b}\nD --&gt;|clk \u4e0a\u5347\u6cbf| E{\u7ee7\u7eed\u5224\u65ad\u4fe1\u53f7}\nD --&gt;|rstn \u4e0b\u964d\u6cbf| F[\u8fdb\u884c\u7f6e\u4f4d\u64cd\u4f5c\uff0c&lt;br/&gt;\u6e05\u9664\u5185\u5b58\u6240\u6709\u6570\u636e&lt;br/&gt;\u5e76\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001]\nF --&gt; End\nE --&gt;|\u5176\u4ed6| End\nE --&gt;|input_valid \u548c input_enable \u5747\u4e3a 1| G1{\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u586b\u6ee1}\nG1 --&gt;|Y| H1[\u5c06 data_in \u5199\u5165\u5185\u5b58\u7684\u6700\u540e\u4e00\u4e2a 16 bit \u7a7a\u95f4\u4e2d\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001]\nG1 --&gt;|N| I1[\u5c06 data_in \u7ee7\u7eed\u5199\u5165\u5185\u5b58\u4e2d]\nE --&gt;|output_valid \u548c output_enable \u5747\u4e3a 1| G2{\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u8bfb\u7a7a}\nG2 --&gt;|Y| H2[\u8bfb\u51fa\u5185\u5b58\u4e2d\u6700\u540e\u4e00\u4e2a 8 bit \u6570\u636e\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8bfb\u53d6\u6570\u636e\u72b6\u6001]\nG2 --&gt;|N| I2[\u5c06\u5185\u5b58\u4e2d\u7684\u6570\u636e\u8bfb\u51fa]\nH1 &amp; I1 &amp; H2 &amp; I2 --&gt; End</code></pre> <p>\u5728 <code>Github</code> \u4e0a\uff0c\u6211\u53d1\u73b0\u4ee3\u7801\u4e0d\u80fd\u6b63\u5e38\u663e\u793a\uff0c\u7a76\u5176\u539f\u56e0\uff0c\u4ee3\u7801\u7684\u6587\u672c\u91cc\u6709 <code>Unicode</code> \u7b26\u53f7\u2014\u2014\u4e2d\u6587\u9017\u53f7\uff0c\u4e3a\u4e86\u89e3\u51b3\u8fd9\u4e2a\u95ee\u9898\uff0c\u53ea\u9700\u8981\u5728\u6587\u672c\u524d\u540e\u6dfb\u52a0\u82f1\u6587\u53cc\u5f15\u53f7\u5373\u53ef\uff1a</p> <pre><code>flowchart LR\nA(\"\u5f00\u59cb\") --&gt; B{\"\u5224\u65ad\u662f\u5426\u5230\u8fbe\u65f6\u949f\u4fe1\u53f7\u4e0a\u5347\u6cbf&lt;br/&gt;\u6216\u7f6e\u4f4d\u4fe1\u53f7\u4e0b\u964d\u6cbf\"}\nB --&gt;|N| End(\"\u7ed3\u675f\")\nB --&gt;|Y| D{\"\u5224\u65ad\u4fe1\u53f7\u7c7b\u578b\"}\nD --&gt;|\"clk \u4e0a\u5347\u6cbf\"| E{\"\u7ee7\u7eed\u5224\u65ad\u4fe1\u53f7\"}\nD --&gt;|\"rstn \u4e0b\u964d\u6cbf\"| F[\"\u8fdb\u884c\u7f6e\u4f4d\u64cd\u4f5c\uff0c&lt;br/&gt;\u6e05\u9664\u5185\u5b58\u6240\u6709\u6570\u636e&lt;br/&gt;\u5e76\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\"]\nF --&gt; End\nE --&gt;|\"\u5176\u4ed6\"| End\nE --&gt;|\"input_valid \u548c input_enable \u5747\u4e3a 1\"| G1{\"\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u586b\u6ee1\"}\nG1 --&gt;|Y| H1[\"\u5c06 data_in \u5199\u5165\u5185\u5b58\u7684\u6700\u540e\u4e00\u4e2a 16 bit \u7a7a\u95f4\u4e2d\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\"]\nG1 --&gt;|N| I1[\"\u5c06 data_in \u7ee7\u7eed\u5199\u5165\u5185\u5b58\u4e2d\"]\nE --&gt;|\"output_valid \u548c output_enable \u5747\u4e3a 1\"| G2{\"\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u8bfb\u7a7a\"}\nG2 --&gt;|Y| H2[\"\u8bfb\u51fa\u5185\u5b58\u4e2d\u6700\u540e\u4e00\u4e2a 8 bit \u6570\u636e\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8bfb\u53d6\u6570\u636e\u72b6\u6001\"]\nG2 --&gt;|N| I2[\"\u5c06\u5185\u5b58\u4e2d\u7684\u6570\u636e\u8bfb\u51fa\"]\nH1 &amp; I1 &amp; H2 &amp; I2 --&gt; End</code></pre> <p>\u73b0\u5728\u5c31\u80fd\u6b63\u5e38\u663e\u793a\u4e86\u3002</p> <p>\u6240\u4ee5\uff0c\u8fd8\u662f\u517b\u6210\u7528\u82f1\u6587\u53cc\u5f15\u53f7\u62ec\u597d\u6587\u672c\u7684\u4e60\u60ef\u53ed\u3002\u3002\u3002</p>"},{"location":"Experiences/mermaid/Mermaid%20%E8%B8%A9%E5%9D%91%E6%97%A5%E8%AE%B0/#_4","title":"\u9644\u5f55","text":"<p>Mermaid | Diagramming and charting tool</p> <p>About Mermaid | Mermaid</p>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/","title":"\u642d\u5efa LoongArch \u6c47\u7f16\u5b9e\u9a8c\u73af\u5883 (Linux)","text":""},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#_1","title":"\u5148\u524d\u51c6\u5907","text":"<p>Note</p> <p>\u4efb\u4f55\u7528\u5230 <code>sudo</code> \u6307\u4ee4\u7684\u5730\u65b9\u4f1a\u63d0\u793a\u8f93\u5165\u5bc6\u7801\uff0c\u8f93\u5165\u4f60\u81ea\u5df1\u7684\u5bc6\u7801\u5373\u53ef</p> <ol> <li> <p>\u9996\u5148\u5728\u4e3b\u76ee\u5f55\u4e0b\u521b\u5efa\u4e00\u4e2a <code>LoongArch</code> \u6587\u4ef6\u5939\u7528\u6765\u5b58\u653e\u73af\u5883</p> Bash<pre><code>cd ~ &amp;&amp; mkdir LoongArch\n</code></pre> </li> <li> <p>\u7136\u540e\u8fdb\u5165 <code>LoongArch</code> \u6587\u4ef6\u5939</p> Bash<pre><code>cd LoongArch\n</code></pre> </li> </ol> <p>\u5b8c\u6210\u540e\u5982\u4e0b\u56fe</p> <p></p>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#qemu-loongarch64","title":"\u7f16\u8bd1\u5b89\u88c5 qemu-loongarch64","text":"<ol> <li> <p>\u4e0b\u8f7d\u8fd9\u91ccQEMU\u6e90\u7801</p> Bash<pre><code>git clone https://gitlab.com/qemu-project/qemu.git\n</code></pre> <p>\u5b8c\u6210\u540e\u5982\u4e0b\u56fe</p> <p></p> </li> <li> <p>\u5b89\u88c5\u4f9d\u8d56</p> <p>\u5b89\u88c5\u524d\u53ef\u4ee5\u5148\u66f4\u65b0\u4e00\u4e0b\u8f6f\u4ef6\u5305\uff08\u975e\u5fc5\u987b\uff09</p> Bash<pre><code>sudo apt-get update &amp;&amp; sudo apt-get upgrade\n</code></pre> <p>\u8fd9\u91cc\u4f1a\u63d0\u793a <code>Do you want to continue?</code> \uff0c\u8f93\u5165 <code>Y</code> \u5373\u53ef</p> <p></p> <p>\u7136\u540e\u5b89\u88c5\u4f9d\u8d56</p> Bash<pre><code>sudo apt-get install -y make ninja-build gcc pkg-config libglib2.0-dev git python3-venv\n</code></pre> <p>\u5b89\u88c5\u597d\u540e\u5982\u4e0b\u56fe\uff08\u8fd9\u91cc\u5df2\u7ecf\u5b89\u88c5\u597d\uff09</p> <p></p> </li> <li> <p>\u7f16\u8bd1 QEMU</p> <p>\u5728 <code>LoongArch</code> \u76ee\u5f55\u4e0b\u8f93\u5165\u4ee5\u4e0b\u547d\u4ee4\uff0c\u8fdb\u5165 <code>build</code> \u5b50\u76ee\u5f55</p> Bash<pre><code>cd qemu &amp;&amp; mkdir build &amp;&amp; cd build\n</code></pre> <p></p> <p>\u7136\u540e\u4f9d\u6b21\u8f93\u5165\u4ee5\u4e0b\u4e24\u6761\u547d\u4ee4\u8fdb\u884c\u7f16\u8bd1</p> Bash<pre><code>../configure --target-list=loongarch64-linux-user\n</code></pre> Bash<pre><code>ninja\n</code></pre> <p>\u5b8c\u6210\u540e\u5982\u4e0b\u56fe\uff08\u56fe\u592a\u957f\u4e86\u622a\u4e0d\u5b8c\uff09</p> <p></p> <p>\u8f93\u5165\u5982\u4e0b\u547d\u4ee4</p> Bash<pre><code>./qemu-loongarch64 --version\n</code></pre> <p>\u663e\u793a\u7c7b\u4f3c\u7248\u672c\u4fe1\u606f\uff0c\u5219\u914d\u7f6e\u6210\u529f</p> <p></p> </li> <li> <p>\u5efa\u7acb\u7b26\u53f7\u94fe\u63a5\u5230 <code>usr/bin/</code> \u76ee\u5f55\u4e0b\uff0c\u65b9\u4fbf\u4ee5\u540e\u4f7f\u7528</p> Bash<pre><code>sudo ln -s ~/LoongArch/qemu/build/qemu-loongarch64 /usr/bin/qemu-loongarch64\n</code></pre> <p></p> </li> </ol>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#loongarch-gcc","title":"\u4e0b\u8f7dloongarch-gcc\u4ea4\u53c9\u5de5\u5177\u94fe","text":"<ol> <li> <p>\u5148\u56de\u5230 <code>LoongArch</code> \u76ee\u5f55\u4e0b</p> Bash<pre><code>cd ../..\n</code></pre> <p>\u5b8c\u6210\u540e\u5982\u4e0b\u56fe</p> <p></p> </li> <li> <p>\u4e0b\u8f7d\u4ea4\u53c9\u5de5\u5177\u7684\u538b\u7f29\u5305</p> Bash<pre><code>wget https://github.com/sunhaiyong1978/CLFS-for-LoongArch/releases/download/8.1/CLFS-loongarch64-8.1.1-x86_64-cross-tools-gcc-libc.tar.xz\n</code></pre> <p>\u5b8c\u6210\u540e\u5982\u4e0b\u56fe</p> <p></p> </li> <li> <p>\u89e3\u538b</p> Bash<pre><code>tar -xf CLFS-loongarch64-8.1.1-x86_64-cross-tools-gcc-libc.tar.xz\n</code></pre> <p>\u5982\u4e0b\u56fe</p> <p></p> <p>\u8f93\u5165\u5982\u4e0b\u547d\u4ee4</p> Bash<pre><code>./cross-tools/bin/loongarch64-unknown-linux-gnu-gcc --version\n</code></pre> <p>\u663e\u793a\u7c7b\u4f3c\u7248\u672c\u4fe1\u606f\uff0c\u5219\u914d\u7f6e\u6210\u529f</p> <p></p> </li> <li> <p>\u5efa\u7acb\u7b26\u53f7\u94fe\u63a5\u5230 <code>usr/bin/</code> \u76ee\u5f55\u4e0b\uff0c\u65b9\u4fbf\u4ee5\u540e\u4f7f\u7528</p> Bash<pre><code>sudo ln -s ~/LoongArch/cross-tools/bin/loongarch64-unknown-linux-gnu-gcc /usr/bin/loongarch64-unknown-linux-gnu-gcc\n</code></pre> <p>\u5982\u4e0b\u56fe</p> <p></p> </li> </ol>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#_2","title":"\u7f16\u5199\u6d4b\u8bd5\uff08\u7528\u4efb\u4f55\u7f16\u8f91\u5668\u5373\u53ef\uff0c\u53ef\u4ee5\u521b\u5efa\u5728\u4efb\u610f\u76ee\u5f55\u4e0b\uff09","text":"<p>\u7f16\u5199 hello_loongarch.S</p> GAS<pre><code># LoongArch Assembler program to print \"Hello World!\"\n# to stdout.\n#\n# a0-a2 - parameters to linux syscall services\n# a7 - linux syscall number\n#\n\n.global _start      # Provide program starting address to linker\n\n# Setup the parameters to print hello world\n# and then call Linux to do it.\n\n_start:\n\n        li.d  $a0, 1          # 1 = StdOut\n        la    $a1, helloworld # load address of helloworld\n        li.d  $a2, 17         # length of our string\n        li.d  $a7, 64         # linux write system call\n        syscall 0             # Call linux to output the string\n\n# Setup the parameters to exit the program\n# and then call Linux to do it.\n\n        li.d    $a0, 0       # Use 0 return code\n        li.d    $a7, 93      # Service command code 93 terminates\n        syscall 0            # Call linux to terminate the program\n\n.data\nhelloworld:      .ascii \"Hello LoongArch!\\n\"\n</code></pre>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#_3","title":"\u7f16\u8bd1\u6d4b\u8bd5","text":"<p>\u5982\u679c\u6309\u7167\u5148\u524d\u6b65\u9aa4\u5728 <code>/usr/bin</code> \u8bbe\u7f6e\u597d\u7b26\u53f7\u94fe\u63a5\uff0c\u53ea\u9700\u8981\u8f93\u5165</p> Bash<pre><code>loongarch64-unknown-linux-gnu-gcc -nostdlib -static hello_loongarch.S -o hello_loongarch\n</code></pre>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#_4","title":"\u8fd0\u884c\u6d4b\u8bd5","text":"<p>\u5982\u679c\u6309\u7167\u5148\u524d\u6b65\u9aa4\u5728 <code>/usr/bin</code> \u8bbe\u7f6e\u597d\u7b26\u53f7\u94fe\u63a5\uff0c\u53ea\u9700\u8981\u8f93\u5165</p> Bash<pre><code>qemu-loongarch64 ./hello_loongarch\n</code></pre> <p>\u5982\u56fe\uff0c\u6210\u529f\u6253\u5370\u8f93\u51fa\uff0c\u914d\u7f6e\u5b8c\u6210</p> <p></p>"},{"location":"UCAS/Assembly-Language/LoongArch/LoongArch%E6%B1%87%E7%BC%96%E5%AE%9E%E9%AA%8C%E7%8E%AF%E5%A2%83/#_5","title":"\u53c2\u8003\u8d44\u6599","text":"<ul> <li>LongArch\u6307\u4ee4\u96c6\u624b\u518chttps://github.com/loongson/LoongArch-Documentation/releases/latest/download/LoongArch-Vol1-v1.10-CN.pdf</li> <li>LoongArch ABIhttps://loongson.github.io/LoongArch-Documentation/LoongArch-ELF-ABI-CN.html</li> <li>LoongArch \u6c47\u7f16\u53c2\u8003https://github.com/loongson/la-asm-manual/releases/download/draft/la-asm-manual.pdf</li> <li>QEMUhttps://www.qemu.org/</li> </ul>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/","title":"2024\u6625\u6c47\u7f16\u8bed\u8a00\u5c0f\u7ec4\u4f5c\u4e1a1\u2014\u2014\u5feb\u901f\u6392\u5e8f\u7684\u6c47\u7f16\u5b9e\u73b0","text":""},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_1","title":"\u5b9e\u9a8c\u73af\u5883","text":"<ul> <li>\u64cd\u4f5c\u7cfb\u7edf\uff1a<code>Ubuntu 22.04.4 LTS on Windows 10 x86_64</code></li> <li>\u6c47\u7f16\u8bed\u8a00\uff1a<code>x86-32</code> \u67b6\u6784\uff0c <code>AT&amp;T</code> \u8bed\u6cd5</li> </ul>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_2","title":"\u5b9e\u9a8c\u51c6\u5907","text":"<p>\u4ece quicksort \u514b\u9686\u4ee3\u7801\u6846\u67b6\u5230\u672c\u5730\uff0c\u6309\u7167 <code>README.md</code> \u6587\u4ef6\u8bf4\u660e\uff0c\u7f16\u5199 <code>partition_asm</code> \u548c <code>quicksort_asm</code> \u51fd\u6570\uff0c\u5e76\u5229\u7528\u811a\u672c\u8fdb\u884c\u68c0\u6d4b\u3002</p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_3","title":"\u5b9e\u9a8c\u5185\u5bb9","text":""},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_4","title":"\u6d4b\u8bd5\u811a\u672c\u6539\u5199","text":"<p>\u56e0\u4e3a\u7f16\u8bd1\u8fc7\u7a0b\u4f1a\u751f\u6210\u53ef\u6267\u884c\u6587\u4ef6\u548c\u53ef\u91cd\u5b9a\u5411\u6587\u4ef6\uff0c\u4e3a\u4e86\u65b9\u4fbf\u7ba1\u7406\uff0c\u6211\u4eec\u6539\u5199\u4e86 <code>quicksort.sh</code> \u811a\u672c\u3002\u901a\u8fc7\u4ee5\u4e0b <code>Makefile</code> \u6587\u4ef6\u5b9e\u73b0\u4e00\u952e\u7f16\u8bd1\u548c\u6e05\u7406\u529f\u80fd\uff1a</p> <p></p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#partition_asm","title":"\u7f16\u5199 <code>partition_asm</code> \u51fd\u6570","text":"<p><code>partition_asm</code> \u51fd\u6570\u63a5\u53d7\u4e09\u4e2a\u53c2\u6570\uff1a\u4e00\u4e2a\u6570\u7ec4\u7684\u6307\u9488\u548c\u4e24\u4e2a\u6574\u6570\uff0c\u5206\u522b\u8868\u793a\u6570\u7ec4\u7684\u4f4e\u7d22\u5f15\u548c\u9ad8\u7d22\u5f15\u3002</p> <p>\u5728\u6bcf\u4e2a\u51fd\u6570\u7684\u5f00\u5934\uff0c\u6211\u4eec\u9996\u5148\u8981\u5bf9 <code>%edi</code> \u3001 <code>%esi</code> \u548c <code>%ebx</code> \u8fd9\u4e09\u4e2a\u5bc4\u5b58\u5668\u8fdb\u884c\u538b\u6808\u64cd\u4f5c\uff0c\u56e0\u4e3a\u8fd9\u4e09\u4e2a\u662f\u88ab\u8c03\u7528\u8005\u4fdd\u5b58\u5bc4\u5b58\u5668\u3002</p> <p>\u7136\u540e\uff0c\u5b83\u4ece\u6808\u4e2d\u83b7\u53d6\u53c2\u6570\uff0c\u5e76\u5c06\u5b83\u4eec\u79fb\u52a8\u5230\u5bc4\u5b58\u5668\u4e2d\u3002 <code>%eax</code> \u5b58\u50a8\u6570\u7ec4\u7684\u5730\u5740\uff0c <code>%ebx</code> \u5b58\u50a8\u4f4e\u7d22\u5f15\uff0c <code>%ecx</code> \u5b58\u50a8\u9ad8\u7d22\u5f15\u3002 <code>%edx</code> \u5b58\u50a8\u57fa\u51c6\u503c\uff0c\u5373\u6570\u7ec4\u7684\u4f4e\u7d22\u5f15\u5904\u7684\u503c\u3002</p> <p>\u63a5\u4e0b\u6765\u901a\u8fc7\u4e09\u4e2a\u8df3\u8f6c\u7c7b\u6307\u4ee4\u5b9e\u73b0\u4e00\u4e2a\u5927\u5faa\u73af\u5957\u4e09\u4e2a\u5c0f\u5faa\u73af\uff0c <code>cmp</code> \u6307\u4ee4\u8bbe\u7f6e\u72b6\u6001\u7801\uff0c\u7136\u540e\u901a\u8fc7\u8df3\u8f6c\u7c7b\u6307\u4ee4\u5b8c\u6210\u8df3\u8f6c\uff0c\u786e\u5b9a\u662f\u5426\u8df3\u51fa\u5faa\u73af\u3002</p> <p>\u5177\u4f53\u6b65\u9aa4\u53ca\u542b\u4e49\u8be6\u89c1\u4e0b\u56fe\u4ee3\u7801\u548c\u6ce8\u91ca\uff1a</p> <p></p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#quicksort_asm","title":"\u7f16\u5199 <code>quicksort_asm</code> \u51fd\u6570","text":"<p>\u5173\u4e8e\u51fd\u6570\u7684\u4f20\u53c2\u4ee5\u53ca\u88ab\u8c03\u7528\u8005\u5bc4\u5b58\u5668\u7684\u538b\u6808\u64cd\u4f5c\u89c1\u4e0a\u4e00\u90e8\u5206\u3002</p> <p>\u8fd9\u91cc\u53ea\u6709\u4e00\u4e2a\u6761\u4ef6\u5224\u65ad\u8bed\u53e5\uff0c\u6240\u4ee5\u6211\u5212\u5206\u4e86\u4e24\u4e2a\u6807\u7b7e <code>sort</code> \u548c <code>end</code> \uff0c\u5982\u679c\u6ee1\u8db3 <code>low &lt; high</code> \uff0c\u5c31\u6267\u884c <code>sort</code> \u4e2d\u7684\u5185\u5bb9\u3002</p> <p>\u5feb\u901f\u6392\u5e8f\u6d89\u53ca\u5230\u4e09\u6b21\u51fd\u6570\u8c03\u7528\uff0c\u4e00\u6b21 <code>partition_asm</code> \u548c\u4e24\u6b21\u81ea\u8eab\u9012\u5f52\u8c03\u7528\u3002\u56e0\u6b64\u5728\u8c03\u7528\u524d\u9700\u8981\u624b\u52a8\u538b\u6808\u4f20\u9012\u53c2\u6570\uff0c\u5e76\u5728\u8c03\u7528\u7ed3\u675f\u65f6\u901a\u8fc7 <code>addl $12, %esp</code> \u4f7f\u6808\u6307\u9488\u56de\u5230\u6b63\u5e38\u4f4d\u7f6e\uff08\u56e0\u4e3a\u4e24\u4e2a\u53c2\u6570\u6765\u81ea\u5185\u5b58\uff0c\u4e00\u4e2a\u53c2\u6570\u6765\u81ea\u88ab\u8c03\u7528\u8005\u4fdd\u5b58\u5bc4\u5b58\u5668\uff0c\u56e0\u6b64\u4e0d\u9700\u8981 <code>pop</code> \u6765\u6062\u590d\u6570\u636e\uff09\u3002</p> <p>\u5728\u8ba1\u7b97 <code>pivot + 1</code> \u548c <code>pivot - 1</code> \u65f6\uff0c\u6211\u4eec\u6ca1\u6709\u4f7f\u7528\u5e38\u89c1\u7684 <code>add</code> \u548c <code>sub</code> \u6307\u4ee4\uff0c\u800c\u662f\u5229\u7528 <code>leal</code> \uff08\u52a0\u8f7d\u6709\u6548\u5730\u5740\uff09 \u548c <code>dec</code> \u6307\u4ee4\uff0c\u51cf\u5c11\u4e86\u8ba1\u7b97\u6240\u9700\u8981\u7684\u6b65\u9aa4\u3002</p> <p>\u5177\u4f53\u6b65\u9aa4\u53ca\u542b\u4e49\u8be6\u89c1\u4e0b\u56fe\u4ee3\u7801\u548c\u6ce8\u91ca\uff1a</p> <p></p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_5","title":"\u8c03\u8bd5\u4e2d\u9047\u5230\u7684\u95ee\u9898","text":"<p>\u5728\u8c03\u8bd5 <code>quicksort_asm</code> \u51fd\u6570\u8fc7\u7a0b\u4e2d\uff0c\u51fa\u73b0\u4e86\u65e0\u9650\u6b7b\u5faa\u73af\u7684\u60c5\u51b5\uff0c\u8d77\u521d\u4ee5\u4e3a\u662f\u9012\u5f52\u8c03\u7528\u51fa\u73b0\u4e86\u95ee\u9898\uff0c\u540e\u6765\u901a\u8fc7 <code>gdb</code> \u6253\u5370\u5185\u5b58\u5730\u5740\uff0c\u624d\u53d1\u73b0 <code>quicksort_asm</code> \u7684\u8fd4\u56de\u5730\u5740\u5e76\u6ca1\u6709\u51cf\u5c11\uff08\u5982\u679c\u9012\u5f52\u8c03\u7528\u4e0d\u505c\u6b62\uff0c\u6309\u7406\u8bf4\u6808\u6307\u9488\u7684\u503c\u5e94\u8be5\u4e0d\u65ad\u51cf\u5c11\uff0c\u56e0\u4e3a\u6808\u5411\u4e0b\u589e\u957f\uff09\u3002</p> <p>\u6700\u7ec8\u627e\u5230\u95ee\u9898\u5728 <code>jl</code> \u4e0a\u3002\u56e0\u4e3a <code>sort</code> \u90e8\u5206\u6267\u884c\u5b8c\u540e\u6ca1\u6709\u8fd4\u56de\uff0c\u6309\u987a\u5e8f\u53c8\u8fdb\u884c\u4e86\u4e00\u6b21 <code>low &lt; high</code> \u7684\u5224\u65ad\u3002\u76f8\u5f53\u4e8e <code>if</code> \u8bed\u53e5\u53d8\u6210\u4e86 <code>while</code> \u8bed\u53e5\uff0c\u4e14\u6761\u4ef6\u59cb\u7ec8\u4e3a\u771f\u6216\u5047\u3002</p> <p></p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_6","title":"\u6700\u7ec8\u7ed3\u679c","text":"<p>\u6210\u529f\u901a\u8fc7\u6d4b\u8bd5\uff1a</p> <p></p>"},{"location":"UCAS/Assembly-Language/quicksort/quicksort_group7/#_7","title":"\u6536\u83b7\u4e0e\u53cd\u601d","text":"<p>\u901a\u8fc7\u672c\u6b21\u5b9e\u9a8c\uff0c\u6211\u4eec\u4e5f\u6536\u83b7\u5230\u4e86\u5f88\u591a\uff1a</p> <ol> <li> <p>\u5bf9\u5feb\u901f\u6392\u5e8f\u7b97\u6cd5\u7684\u539f\u7406\u548c\u5b9e\u73b0\u7ec6\u8282\u6709\u4e86\u66f4\u6df1\u5165\u7684\u7406\u89e3\u3002</p> </li> <li> <p>\u8ba9\u6211\u4eec\u719f\u6089\u4e86 <code>x86-32</code> \u6c47\u7f16\u8bed\u8a00\u7684\u8bed\u6cd5\u548c\u6307\u4ee4\u96c6\u3002\u4e00\u65b9\u9762\u5bf9\u4e8e\u6570\u636e\u4f20\u8f93\u6307\u4ee4\u3001\u8df3\u8f6c\u6307\u4ee4\u7b49\u6709\u4e86\u66f4\u6df1\u523b\u7684\u8ba4\u8bc6\uff0c\u53e6\u4e00\u65b9\u9762\u4e5f\u52a0\u6df1\u4e86\u6211\u4eec\u5bf9\u8ba1\u7b97\u673a\u7cfb\u7edf\u7684\u8ba4\u77e5\u3002\u4e0d\u4ec5\u5de9\u56fa\u4e86\u6211\u4eec\u5bf9\u4e0d\u540c\u5bc4\u5b58\u5668\u7279\u5b9a\u529f\u80fd\u7684\u7406\u89e3\uff0c\u4e5f\u8ba9\u6211\u4eec\u5b66\u4f1a\u4e86\u5982\u4f55\u5229\u7528\u6808\u5728\u51fd\u6570\u8c03\u7528\u4e2d\u4f20\u9012\u53c2\u6570\uff0c\u8fd9\u4e0e\u9ad8\u7ea7\u8bed\u8a00\u6709\u5f88\u5927\u7684\u5dee\u522b\u3002\u4e0e\u6b64\u540c\u65f6\uff0c\u5728\u4e0d\u65ad\u7684\u8bd5\u9519\u4e2d\uff0c\u6211\u4eec\u9010\u6e10\u79ef\u7d2f\u4e86\u5c06 C \u8bed\u8a00\u4ee3\u7801\u8f6c\u5316\u4e3a\u6c47\u7f16\u4ee3\u7801\u7684\u76f8\u5173\u7ecf\u9a8c\uff08\u5c24\u5176\u662f\u6761\u4ef6\u3001\u5faa\u73af\u7b49\u8bed\u53e5\u7684\u5b9e\u73b0\uff09\u3002</p> </li> <li> <p>\u5728\u4ee3\u7801\u7684\u7f16\u5199\u3001\u6c47\u7f16\u3001\u94fe\u63a5\u548c\u8c03\u8bd5\u7b49\u8fc7\u7a0b\u4e2d\uff0c\u6211\u4eec\u4e5f\u719f\u6089\u4e86\u65b0\u5de5\u5177\u7684\u4f7f\u7528\u65b9\u6cd5\u3002\u4f8b\u5982\uff0c\u7528 <code>as --32</code> \u548c <code>ld -m elf_i386</code> \u7f16\u8bd1\u51fa 32 \u4f4d\u7cfb\u7edf\u4e0a\u7684\u53ef\u6267\u884c\u6587\u4ef6\u3002\u6b64\u5916\uff0c\u6211\u4eec\u8fd8\u4f7f\u7528 <code>Makefile</code> \u811a\u672c\u5de5\u5177\u4fbf\u6377\u5730\u5b9e\u73b0\u591a\u6587\u4ef6\u9879\u76ee\u7684\u7ba1\u7406\u3002\u6700\u540e\u5728\u8c03\u8bd5\u8fc7\u7a0b\u4e2d\uff0c\u6211\u4eec\u4e5f\u5b66\u4f1a\u4e86 <code>gdb</code> \u7684\u65b0\u4f7f\u7528\u65b9\u6cd5\uff0c\u6bd4\u5982\u7528 <code>info registers</code> \u67e5\u770b\u5bc4\u5b58\u5668\u7684\u503c\uff0c\u4ee5\u53ca\u7528 <code>x</code> \u6253\u5370\u5185\u5b58\uff0c\u53d7\u76ca\u532a\u6d45\u3002</p> </li> <li> <p>\u7531\u4e8e\u6c47\u7f16\u4ee3\u7801\u53ef\u8bfb\u6027\u8f83\u5dee\uff0c\u56e0\u6b64\u6211\u4eec\u4e5f\u517b\u6210\u4e86\u591a\u5199\u6ce8\u91ca\u7684\u597d\u4e60\u60ef\u3002</p> </li> </ol>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/","title":"cod-lab \u672c\u5730\u4eff\u771f\u73af\u5883\u914d\u7f6e","text":"<p>\u7ecf\u8fc7\u4eb2\u8eab\u5b9e\u8df5\uff0c\u672c\u65b9\u6cd5\u53ef\u4ee5\u5728 S-IDE \u548c Ubuntu 22.04.4 LTS on Windows 10 x86_64 \u73af\u5883\u4e0b\u6210\u529f\u8fdb\u884c\u8f6f\u4ef6\u7f16\u8bd1\u548c\u884c\u4e3a\u4eff\u771f\u3002\uff08\u5176\u4ed6 Linux \u7248\u672c\u5e94\u8be5\u4e5f\u53ef\u4ee5......\u5427\uff09</p>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/#verilator","title":"verilator","text":"<p>\u5728 \u8fd9\u91cc \u4e0b\u8f7d 4.222 \u7248\u672c\u7684 <code>verilator</code> \u3002</p> <p></p> <p>\u627e\u4e00\u4e2a\u76ee\u5f55\uff08\u4e0d\u8981\u653e\u5230\u6846\u67b6\u91cc\uff0c\u53ef\u4ee5\u9009\u62e9 <code>~</code> \u4e3b\u76ee\u5f55\uff09\u672c\u5730\u89e3\u538b\u5373\u53ef\uff0c\u7136\u540e <code>cd verilator-4.222</code></p> <p>\u4f9d\u6b21\u6267\u884c\u4ee5\u4e0b\u547d\u4ee4</p> Bash<pre><code>sudo apt-get install git help2man perl python3 make autoconf g++ flex bison ccache\n\nsudo apt-get install libgoogle-perftools-dev numactl perl-doc\n\n\nautoconf         # Create ./configure script\n./configure      # Configure and create Makefile\n\n# \u4e0b\u9762\u8fd9\u4e24\u6b65\u4f1a\u5f88\u6f2b\u957f\uff0c\u5982\u679c\u5728 S-IDE \u4e0a\u7f16\u8bd1\u53ef\u80fd\u4f1a\u82b1\u4e2a\u4e8c\u4e09\u5341\u5206\u949f\n# \u5982\u679c S-IDE \u5206\u914d\u7684\u5185\u5b58\u592a\u5c0f\uff0c\u53ef\u80fd\u56e0\u4e3a\u5185\u5b58\u5360\u7528\u8fc7\u5927\u88ab\u64cd\u4f5c\u7cfb\u7edf\u6740\u6b7b\u8fdb\u7a0b\n# \u6211\u6d4b\u8bd5 S-IDE \u7684\u65f6\u5019\u5f00\u4e86 16 G\uff0c\u4e5f\u6574\u4e86\u5f88\u4e45\nmake -j `nproc`  # Build Verilator itself (if error, try just 'make')\nsudo make install\n</code></pre>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/#mips-gcc","title":"mips-gcc","text":"<p>\u4f9d\u6b21\u6267\u884c\u4ee5\u4e0b\u547d\u4ee4</p> Bash<pre><code>cd &amp;&amp; git clone https://github.com/rm-hull/barebones-toolchain.git\nsudo ln -s ~/barebones-toolchain/cross/x86_64/bin/mips-gcc /usr/local/bin/mips-gcc\n</code></pre>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/#_1","title":"\u5c55\u793a","text":"<p>\u4ee5 <code>hello</code> \u4e3a\u4f8b</p>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/#_2","title":"\u8f6f\u4ef6\u90e8\u5206","text":"<p>\u6ca1\u9519\u5b83\u5c31\u662f\u8fd9\u4e48\u957f</p>"},{"location":"UCAS/COD-Lab/cod-lab%20%E6%9C%AC%E5%9C%B0%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/#_3","title":"\u786c\u4ef6\u90e8\u5206","text":"<p>Warning</p> <p>\u8bb0\u5f97\u5148\u628a <code>fpga/sim_out/custom_cpu</code> \u548c <code>verilator_include</code> \u5220\u5e72\u51c0\uff01\uff01\uff01</p> <p></p> <p></p>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/","title":"REPORT 1 \u719f\u6089 Vivado \u73af\u5883","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_1","title":"\u5b9e\u9a8c\u76ee\u7684","text":"<ol> <li>\u719f\u6089 vivado \u8bbe\u8ba1\u6d41\u7a0b</li> <li>\u638c\u63e1\u5229\u7528 vivado \u521b\u5efa\u8bbe\u8ba1\u7684\u65b9\u6cd5\uff08\u4ee5\u5b9e\u73b0 4 \u4f4d\u52a0\u6cd5\u5668\u4e3a\u4f8b\uff09</li> <li>\u638c\u63e1\u7f16\u5199 testbench \u7684\u65b9\u6cd5\uff0c\u4ee5\u53ca\u884c\u4e3a\u4eff\u771f\u65b9\u6cd5</li> <li>\u5229\u7528\u6240\u638c\u63e1\u7684\u77e5\u8bc6, \u5b8c\u6210\u4ee5\u4e0b\u4e24\u9053\u9644\u52a0\u9898:<ol> <li>\u7528\u7ed3\u6784\u7ea7\u63cf\u8ff0\u7f16\u5199\u4e00\u4e2a 1 \u4f4d\u52a0\u6cd5\u5668,\u5e76\u8fdb\u884c\u4eff\u771f</li> <li>\u8bbe\u8ba1\u7535\u8def\u5b9e\u73b0\u4ee5\u4e0b\u76ee\u7684: \u8f93\u5165\u4e00\u4e2a 32 \u4f4d\u4e8c\u8fdb\u5236\u6570, \u5e76\u8f93\u51fa\u4e00\u4e2a 5 \u4f4d\u4e8c\u8fdb\u5236\u6570\u7528\u6765\u63cf\u8ff0\u8be5 32 \u4f4d\u6570\u5b57\u7b2c\u4e00\u4e2a\u51fa\u73b0 \"1\" \u7684\u4f4d\u7f6e(\u4ece\u4f4e\u4f4d\u5f00\u59cb\u8ba1\u6570, \u4ece 0 \u5f00\u59cb)</li> </ol> </li> </ol>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_2","title":"\u5b9e\u9a8c\u73af\u5883","text":"\u64cd\u4f5c\u7cfb\u7edf Vivado \u7248\u672c FPGA \u5668\u4ef6\u82af\u7247\u578b\u53f7 Windows 11 2017.1 xc7vx485tffg 1157-1"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_3","title":"\u539f\u7406\u8bf4\u660e","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#vivado","title":"Vivado \u8bbe\u8ba1\u6d41\u7a0b","text":"<ol> <li>\u5728 Vivado \u4e2d\u521b\u5efa RTL \u6587\u4ef6</li> <li>\u8fdb\u884c HDL \u8bed\u8a00\u7f16\u5199</li> <li>\u8bbe\u7f6e\u6fc0\u52b1\u4eff\u771f</li> <li>\u7efc\u5408, \u5b9e\u73b0</li> <li>\u751f\u6210 bit \u6587\u4ef6\u4e0b\u8f7d\u5230 FPGA</li> </ol>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#4","title":"\u4f8b\u9898: 4 \u4f4d\u52a0\u6cd5\u5668","text":"<ol> <li>\u9996\u5148\u660e\u786e\u8f93\u5165\u548c\u8f93\u51fa. 4 \u4f4d\u52a0\u6cd5\u5668\u7684\u8f93\u5165\u4e3a\u4e24\u4e2a 4 \u4f4d\u4e8c\u8fdb\u5236\u6570\u548c\u4e00\u4e2a\u8fdb\u4f4d\u4fe1\u53f7, \u5206\u522b\u5b9a\u4e49\u4e3a in_0, in_1 \u548c cin ; \u8f93\u51fa\u4e3a\u4e00\u4e2a 4 \u4f4d\u4e8c\u8fdb\u5236\u6570\u548c\u4e00\u4e2a\u8fdb\u4f4d\u4fe1\u53f7, \u5206\u522b\u5b9a\u4e49\u4e3a out \u548c cout.</li> <li>\u5199\u51fa\u903b\u8f91\u8868\u8fbe\u5f0f, \u4ee5\u884c\u4e3a\u7ea7\u63cf\u8ff0\u7684\u65b9\u5f0f\u5b9e\u73b0 4 \u4f4d\u52a0\u6cd5\u5668.</li> </ol>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#1-1","title":"\u9644\u52a0\u98981: 1 \u4f4d\u52a0\u6cd5\u5668","text":"<ol> <li>\u9996\u5148\u660e\u786e\u8f93\u5165\u548c\u8f93\u51fa. 1 \u4f4d\u52a0\u6cd5\u5668\u7684\u8f93\u5165\u4e3a\u4e24\u4e2a 1 \u4f4d\u4e8c\u8fdb\u5236\u6570\u548c\u4e00\u4e2a\u8fdb\u4f4d\u4fe1\u53f7, \u5206\u522b\u5b9a\u4e49\u4e3a in_0, in_1 \u548c cin ; \u8f93\u51fa\u4e3a\u4e00\u4e2a 1 \u4f4d\u4e8c\u8fdb\u5236\u6570\u548c\u4e00\u4e2a\u8fdb\u4f4d\u4fe1\u53f7, \u5206\u522b\u5b9a\u4e49\u4e3a out \u548c cout.</li> <li>\u81ea\u5df1\u5728\u8349\u7a3f\u7eb8\u4e0a\u7ed8\u51fa\u903b\u8f91\u7535\u8def\u56fe, \u4ee5\u7ed3\u6784\u7ea7\u63cf\u8ff0\u7684\u65b9\u5f0f\u5b9e\u73b0 1 \u4f4d\u52a0\u6cd5\u5668.</li> </ol>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#2-32-1","title":"\u9644\u52a0\u98982: 32 \u4f4d\u4e8c\u8fdb\u5236\u6570\u7b2c\u4e00\u4e2a\u51fa\u73b0 \"1\" \u7684\u4f4d\u7f6e","text":"<ol> <li>\u9996\u5148\u660e\u786e\u8f93\u5165\u548c\u8f93\u51fa. \u8f93\u5165\u4e3a\u4e00\u4e2a 32 \u4f4d\u4e8c\u8fdb\u5236\u6570, \u5b9a\u4e49\u4e3a in ; \u8f93\u51fa\u4e3a\u4e00\u4e2a 5 \u4f4d\u4e8c\u8fdb\u5236\u6570, \u5b9a\u4e49\u4e3a out.</li> <li>\u5199\u51fa\u903b\u8f91\u8868\u8fbe\u5f0f, \u4ee5\u884c\u4e3a\u7ea7\u63cf\u8ff0\u7684\u65b9\u5f0f\u5b9e\u73b0</li> </ol>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_4","title":"\u63a5\u53e3\u5b9a\u4e49","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#4_1","title":"\u4f8b\u9898: 4 \u4f4d\u52a0\u6cd5\u5668","text":"Verilog<pre><code>module add_4(\n    input  [3:0] in_0,\n    input  [3:0] in_1,\n    input        cin,\n    output [3:0] out,\n    output       cout\n);\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#1-1_1","title":"\u9644\u52a0\u98981: 1 \u4f4d\u52a0\u6cd5\u5668","text":"Verilog<pre><code>  module add_4(\n    input  in_0,\n    input  in_1,\n    input  cin,\n    output out,\n    output cout\n    );\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#2-32-1_1","title":"\u9644\u52a0\u98982: 32 \u4f4d\u4e8c\u8fdb\u5236\u6570\u7b2c\u4e00\u4e2a\u51fa\u73b0 \"1\" \u7684\u4f4d\u7f6e","text":"Verilog<pre><code>module hw(\n    input  [31:0] in,\n    output [ 4:0] out\n);\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_5","title":"\u8c03\u8bd5\u8fc7\u7a0b\u53ca\u7ed3\u679c","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#4_2","title":"\u4f8b\u9898: 4 \u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#1-1_2","title":"\u9644\u52a0\u98981: 1 \u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#2-32-1_2","title":"\u9644\u52a0\u98982: 32 \u4f4d\u4e8c\u8fdb\u5236\u6570\u7b2c\u4e00\u4e2a\u51fa\u73b0 \"1\" \u7684\u4f4d\u7f6e","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_6","title":"\u5b9e\u9a8c\u603b\u7ed3","text":"<ul> <li>\u672c\u6b21\u5b9e\u9a8c\u8bfe\u662f\u6211\u7b2c\u4e00\u6b21\u7528\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u8bed\u8a00\u5b8c\u6210\u7535\u8def\u8bbe\u8ba1, \u5e76\u901a\u8fc7 Testbench \u8fdb\u884c\u4eff\u771f. \u5728\u8fd9\u4e2a\u8fc7\u7a0b\u4e2d\u6211\u719f\u6089\u4e86 Vivado \u7684\u4f7f\u7528\u65b9\u6cd5, \u4e5f\u5bf9 Verilog \u8bed\u8a00\u6709\u4e86\u521d\u6b65\u7684\u4e86\u89e3. \u548c\u4f5c\u4e3a\u7f16\u7a0b\u8bed\u8a00\u7684 C \u8bed\u8a00\u76f8\u6bd4, \u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u6700\u5927\u7684\u4e0d\u540c\u5728\u4e8e\u5b83\u662f\u5404\u4e2a\u6a21\u5757\u5e76\u884c\u8fd0\u4f5c\u7684, \u6b64\u5916, Verilog \u8bed\u8a00\u8fd8\u57f9\u517b\u4e86\u6211\u7684\u6a21\u5757\u5316\u601d\u7ef4, \u8fd9\u5bf9\u4e8e\u6211\u4ee5\u540e\u6df1\u5165\u7406\u89e3\u8ba1\u7b97\u673a\u5b66\u79d1\u76f8\u5173\u77e5\u8bc6\u6253\u4e0b\u4e86\u575a\u5b9e\u7684\u6839\u57fa.</li> <li>\u901a\u8fc7 4 \u4f4d\u52a0\u6cd5\u5668\u548c 1 \u4f4d\u52a0\u6cd5\u5668, \u6211\u5206\u522b\u719f\u6089\u4e86\u6a21\u5757\u7684\u884c\u4e3a\u7ea7\u63cf\u8ff0\u548c\u7ed3\u6784\u5316\u63cf\u8ff0\u65b9\u5f0f. \u800c\u6700\u540e\u4e00\u4e2a\u9644\u52a0\u9898\u901a\u8fc7\u8ba9\u6211\u81ea\u5df1\u8bbe\u8ba1\u7535\u8def, \u8fdb\u4e00\u6b65\u5e2e\u52a9\u6211\u52a0\u6df1\u7406\u89e3, \u6211\u56e0\u6b64\u63d0\u9ad8\u4e86\u81ea\u5df1\u72ec\u7acb\u601d\u8003\u548c\u52a8\u624b\u5b9e\u8df5\u7684\u80fd\u529b, \u53d7\u76ca\u532a\u6d45.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_7","title":"\u6e90\u4ee3\u7801","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#4_3","title":"\u4f8b\u9898: 4 \u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_8","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module add_4(\n    //input/output signals and defination\n    input  [3:0] in_0,\n    input  [3:0] in_1,\n    input        cin,\n    output [3:0] out,\n    output       cout\n);\n    // assignment statement\n    assign {cout, out} = in_0 + in_1 + cin;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_9","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module test_add_4();\n    reg  [3:0] a;\n    reg  [3:0] b;\n    reg        in_carry;\n    wire [3:0] sum;\n    wire       out_carry;\n    //instantiate aninitial object of module add_4\n    add_4 instance_add_4 (\n        .in_0(a),\n        .in_1(b),\n        .cin(in_carry),\n        .out(sum),\n        .cout(out_carry)\n    );\n    initial begin\n        a = 4'h1;\n        b = 4'h0;\n        in_carry = 1'b0;\n    end\n    always begin\n        #2;\n        a = $random() % 16;\n        b = $random() % 16;\n        in_carry = $random() % 2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#1-1_3","title":"\u9644\u52a0\u98981: 1 \u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_10","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module add_1(out, cout, in_0, in_1, cin);\n    input   in_0, in_1, cin;\n    output  out, cout;\n    wire w1, w2, w3, w4;\n    xor ( w1, in_0, in_1),\n        ( out, w1, cin);\n    and ( w2, in_0, in_1),\n        ( w3, in_0, cin),\n        ( w4, in_1, cin);\n    or  ( cout, w2, w3, w4);\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_11","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module test_add_1();\n    reg  a;\n    reg  b;\n    reg  in_carry;\n    wire sum;\n    wire out_carry;\n    add_1 instance_add_1 (\n        .in_0(a),\n        .in_1(b),\n        .cin(in_carry),\n        .out(sum),\n        .cout(out_carry)\n    );\n    initial begin\n        a = 1'h1;\n        b = 1'h0;\n        in_carry = 1'b0;\n    end\n    always begin\n        #2;\n        a = $random() % 2;\n        b = $random() % 2;\n        in_carry = $random() % 2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#4_4","title":"\u4f8b\u9898: 4 \u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_12","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module hw(\n    input  [31:0] in,\n    output [ 4:0] out\n);\n    reg [4:0] i;\n    always @(*) begin\n        for(i=0; in[i]==0; i=i+1) begin\n        end\n    end\n    assign out=i;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/1/1_trip/#_13","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module hw_test();\n    reg  [31:0] in;\n    wire [ 4:0] out;\n    hw instance_hw(\n        .in(in),\n        .out(out)\n    );\n    initial begin\n    in = 32'h1;\n    end\n    always begin\n        #2;\n        in = $random() % 2^32;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/","title":"REPORT 2 16 \u4f4d\u6bd4\u8f83\u5668\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_1","title":"\u5b9e\u9a8c\u76ee\u7684","text":"<ol> <li>\u719f\u6089 vivado \u7f16\u7a0b, \u8c03\u8bd5</li> <li>\u719f\u6089\u7b80\u5355\u6bd4\u8f83\u5668\u7684\u5de5\u4f5c\u539f\u7406</li> <li>\u901a\u8fc7\u7b80\u5355\u6a21\u5757\u4f8b\u5316, \u8fde\u7ebf\u5b9e\u73b0\u590d\u6742\u7684\u6570\u5b57\u7535\u8def</li> <li>\u5229\u7528\u6240\u638c\u63e1\u7684\u77e5\u8bc6, \u5b8c\u6210\u4ee5\u4e0b\u4e24\u9053\u9644\u52a0\u9898:<ol> <li>\u7f16\u5199 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668</li> <li>\u5229\u7528 11 \u4e2a 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668, \u7f16\u5199\u4e00\u4e2a 32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668</li> </ol> </li> </ol>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_2","title":"\u5b9e\u9a8c\u73af\u5883","text":"\u64cd\u4f5c\u7cfb\u7edf Vivado \u7248\u672c FPGA \u5668\u4ef6\u82af\u7247\u578b\u53f7 Windows 11 2017.1 xc7vx485tffg 1157-1"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_3","title":"\u539f\u7406\u8bf4\u660e","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4","title":"4 \u4f4d\u6bd4\u8f83\u5668","text":"<ol> <li>\u63a5\u53d7 5 \u4e2a\u8f93\u5165\u4fe1\u53f7, \u5206\u522b\u4e3a\u4e24\u4e2a 4 \u4f4d\u4e8c\u8fdb\u5236\u6570 A, B, \u4ee5\u53ca\u4e09\u4e2a\u63a7\u5236\u4fe1\u53f7 in_A_G_B, in_A_E_B, in_A_L_B.     \u8f93\u51fa 3 \u4e2a\u4fe1\u53f7, \u5206\u522b\u4e3a out_A_G_B, out_A_E_B, out_A_L_B.</li> <li>\u5bf9\u4e8e out_A_G_B , \u4ece A \u548c B \u7684\u6700\u9ad8\u4f4d\u5f00\u59cb\u6bd4\u8f83, \u82e5 A \u7684\u6700\u9ad8\u4f4d\u5927\u4e8e B \u7684\u6700\u9ad8\u4f4d, \u5219 out_A_G_B \u4e3a 1, \u5426\u5219\u4e3a 0.     \u82e5 A \u7684\u6700\u9ad8\u4f4d\u7b49\u4e8e B \u7684\u6700\u9ad8\u4f4d, \u5219\u7ee7\u7eed\u6bd4\u8f83 A \u548c B \u7684\u6b21\u9ad8\u4f4d, \u82e5 A \u7684\u6b21\u9ad8\u4f4d\u5927\u4e8e B \u7684\u6b21\u9ad8\u4f4d, \u5219 out_A_G_B \u4e3a 1, \u5426\u5219\u4e3a 0.     \u4ee5\u6b64\u7c7b\u63a8, \u76f4\u5230\u6bd4\u8f83\u5b8c A \u548c B \u7684\u6700\u4f4e\u4f4d. out_A_L_B \u7684\u6bd4\u8f83\u89c4\u5219\u7c7b\u4f3c.     \u800c\u5bf9\u4e8e out_A_E_B, \u5219\u9700\u8981\u540c\u65f6\u6bd4\u8f83 A \u548c B \u7684\u6bcf\u4e00\u4f4d, \u76f4\u5230\u6bd4\u8f83\u5230\u6700\u4f4e\u4f4d.</li> <li>\u5982\u679c A \u4e0e B \u7684\u6bcf\u4e00\u4f4d\u90fd\u76f8\u7b49, \u5219\u67e5\u770b\u63a7\u5236\u4fe1\u53f7:<ol> <li>\u5f53 in_A_G_B \u4e3a 1 \u65f6, \u82e5 A &gt; B, \u5219 out_A_G_B \u4e3a 1, \u5426\u5219\u4e3a 0.</li> <li>\u5f53 in_A_E_B \u4e3a 1 \u65f6, \u82e5 A = B, \u5219 out_A_E_B \u4e3a 1, \u5426\u5219\u4e3a 0.</li> <li>\u5f53 in_A_L_B \u4e3a 1 \u65f6, \u82e5 A &lt; B, \u5219 out_A_L_B \u4e3a 1, \u5426\u5219\u4e3a 0.</li> </ol> </li> </ol>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#16","title":"16 \u4f4d\u6bd4\u8f83\u5668","text":"<ol> <li>\u63a5\u53d7 2 \u4e2a\u8f93\u5165\u4fe1\u53f7, \u5206\u522b\u4e3a\u4e24\u4e2a 4 \u4f4d\u4e8c\u8fdb\u5236\u6570 A, B.     \u8f93\u51fa 3 \u4e2a\u4fe1\u53f7, \u5206\u522b\u4e3a out_A_G_B, out_A_E_B, out_A_L_B.</li> <li>\u5728\u6700\u4f4e 4 \u4f4d\u7684\u6bd4\u8f83\u5668\u8f93\u5165\u4e00\u4e2a 0b010 (\u5bf9\u5e94out_A_G_B = 0, out_A_E_B = 1, out_A_L_B = 0)\u7684\u63a7\u5236\u4fe1\u53f7;     \u518d\u5c06 4 \u4e2a 4 \u4f4d\u6bd4\u8f83\u5668\u7528 3 \u6839 wire \u4e32\u8054\u5728\u4e00\u8d77,\u4ee5\u8fde\u63a5\u6765\u81ea\u4f4e\u4f4d\u7684\u6bd4\u8f83\u7ed3\u679c;     \u6700\u7ec8\u8f93\u51fa\u4fe1\u53f7\u5373\u4e3a\u6700\u9ad8 4 \u4f4d\u5bf9\u5e94\u6bd4\u8f83\u5668\u7684\u8f93\u51fa\u4fe1\u53f7 out_A_G_B, out_A_E_B, out_A_L_B.</li> </ol>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_1","title":"4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":"<ol> <li> <p>\u7531\u5168\u52a0\u5668\u771f\u503c\u8868\u53ef\u77e5, \u5411\u9ad8\u4f4d\u7684\u8fdb\u4f4d\u4fe1\u53f7\u5728\u4e24\u79cd\u60c5\u51b5\u4e0b\u4ea7\u751f:</p> \\[ \\begin{align}     &amp;A \\cdot B = 1 \\\\     &amp;A + B = 1, C_{in} = 1 \\end{align} \\] </li> <li> <p>\u7528 \\(C_i\\) \u8868\u793a\u7b2c \\(i\\) \u4f4d\u7684\u8fdb\u4f4d\u4fe1\u53f7, \u6709:</p> \\[ C_{i+1} = A_iB_i + (A_i + B_i)C_i \\] </li> <li> <p>\u8bbe \\(G_i = A_iB_i\\) \u4e3a\u8fdb\u4f4d\u751f\u6210\u51fd\u6570, \\(P_i = A_i + B_i\\) \u4e3a\u8fdb\u4f4d\u4f20\u9012\u51fd\u6570, \u5219\u6709:</p> \\[ C_{i+1} = G_i + P_iC_i \\] <p>\u53e6\u4e00\u65b9\u9762, \u7531\u4e8e \\(S_i = A_i \\oplus B_i \\oplus C_i\\) , \u4e14\u6211\u4eec\u53d1\u73b0</p> \\[ \\begin{align} C_{i+1} &amp;= A_iB_i + (A_i + B_i)C_i \\\\         &amp;= A_iB_i + (A_i \\oplus B_i)C_i \\end{align} \\] <p>\u56e0\u6b64\u53ef\u4ee5\u5c06 \\(P_i\\) \u7684\u5b9a\u4e49\u4fee\u6539\u6210 \\(P_i = A_i \\oplus B_i\\) \u4e8e\u662f\u6709:</p> \\[ \\begin{align}     C_0 &amp;= C_{in} \\\\     C_1 &amp;= G_1 + P_1C_0 = G_1 + P_1C_{in} \\\\     C_2 &amp;= G_2 + P_2C_1 = G_2 + P_2(G_1 + P_1C_{in}) \\\\         &amp;= G_2 + P_2G_1 + P_2P_1C_{in} \\\\     C_2 &amp;= G_2 + P_2C_1 = G_2 + P_2(G_1 + P_1C_{in}) \\\\         &amp;= G_2 + P_2G_1 + P_2P_1C_{in} \\\\     C_2 &amp;= G_2 + P_2C_1 \\\\         &amp;= G_2 + P_2(G_1 + P_1C_{in}) \\\\         &amp;= G_2 + P_2G_1 + P_2P_1C_{in} \\\\         &amp;\\cdots \\\\     C_i &amp;= G_{i-1} + P_{i-1}C_{i-1} \\\\         &amp;= G_{i-1} + P_{i-1}(G_{i-2} + P_{i-2}C_{i-2}) \\\\         &amp;= \\sum_{j=1}^iP_jG_{j-1} + P_iP_{i-1}\\cdots P_1C_{in} \\end{align} \\] </li> <li> <p>\u800c\u5bf9\u4e8e 4 \u4f4d\u52a0\u6cd5\u5668, \u53ea\u9700\u8981\u53d6:</p> \\[ \\begin{align}     C_0 &amp;= C_{in} \\\\     C_1 &amp;= G_1 + P_1C_0 = G_1 + P_1C_{in} \\\\     C_2 &amp;= G_2 + P_2C_1 = G_2 + P_2(G_1 + P_1C_{in}) = G_2 + P_2G_1 + P_2P_1C_{in} \\\\     C_3 &amp;= G_3 + P_3C_2 = G_3 + P_3(G_2 + P_2G_1 + P_2P_1C_{in}) \\\\         &amp;= G_3 + P_3G_2 + P_3P_2G_1 +  P_3P_2P_1C_{in} \\end{align} \\] </li> <li> <p>\u8bbe 4 \u4f4d\u52a0\u6cd5\u5668\u8f93\u51fa\u7684\u548c\u4e3a \\(S\\) , \u8f93\u51fa\u7684\u8fdb\u4f4d\u4fe1\u53f7\u4e3a \\(C_{out}\\) , \u6709:</p> \\[ \\begin{align}         S_i &amp;= A_i \\oplus B_i \\oplus C_i \\\\             &amp;= P_i \\oplus C_i \\\\         C_{out} &amp;= C_4 \\\\                 &amp;= G_4 + P_4C_3 \\\\                 &amp;= G_4 + P_4(G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1C_{in}) \\\\                 &amp;= G_4 + P_4G_3 + P_4P_3G_2 + P_4P_3P_2G_1 + P_4P_3P_2P_1C_{in} \\end{align} \\] </li> <li> <p>\u81f3\u6b64, \u5219\u5b9e\u73b0\u4e86 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668.</p> </li> </ol>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#32","title":"32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":"<ol> <li>\u6211\u4eec\u9996\u5148\u9700\u8981\u5bf9 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7684\u7ed3\u6784\u8fdb\u884c\u6539\u826f. \u4e0a\u6587\u63d0\u5230\u7684 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u5148\u5c06\u8f93\u5165\u7684 A \u548c B \u4fe1\u53f7\u8f6c\u5316\u4e3a P \u548c G \u4fe1\u53f7, \u5e76\u4e0e Cin \u4e00\u8d77\u8fdb\u884c\u8fd0\u7b97, \u6700\u7ec8\u8f93\u51fa Si \u548c Cout . \u6b64\u5904, \u6211\u4eec\u4fdd\u7559 Pin ( 4 \u4f4d)\u4ee5\u53ca Gin ( 4 \u4f4d)\u8868\u793a\u6bcf\u4e00\u4f4d\u63a5\u6536\u5230\u7684\u4f20\u8f93\u4fe1\u53f7\u548c\u751f\u6210\u4fe1\u53f7 (\u6ce8\u610f\u5728 Verilog \u4ee3\u7801\u4e2d\u6211\u5b9a\u4e49\u7684 Pin \u548c Gin \u63a5\u7ebf\u4e3a [3:0], \u5219 Pin[0] ~ Pin[3] \u5bf9\u5e94\u4e0a\u6587\u63d0\u5230\u7684 \\(P_1\\) ~ \\(P_4\\) , \u5bf9\u4e8e Gin \u4fe1\u53f7\u540c\u7406) , \u4ee5\u53ca Cin ( 1 \u4f4d)\u8868\u793a\u52a0\u6cd5\u5668\u63a5\u6536\u5230\u7684\u8fdb\u4f4d\u4fe1\u53f7. \u8f93\u51fa Pout ( 1 \u4f4d)\u548c Gout ( 1 \u4f4d)\u8868\u793a\u6574\u4e2a\u52a0\u6cd5\u5668\u63a5\u6536\u5230 P \u548c G \u4fe1\u53f7\u7684\u603b\u4f53,  C ( 4 \u4f4d)\u8868\u793a\u6574\u4e2a\u52a0\u6cd5\u5668\u8f93\u51fa\u7684\u6bcf\u4e00\u4f4d\u7684\u8fdb\u4f4d\u4fe1\u53f7.</li> <li>\u6211\u4eec\u5148\u8003\u8651\u6700\u4f4e 16 \u4f4d, \u4e00\u5171\u7531 5 \u4e2a 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u6a21\u5757\u6784\u6210, \u7b2c\u4e00\u5c42\u5206\u522b\u662f f00, f01, f02, f03, \u7b2c\u4e8c\u5c42\u662f f10. \u4e0d\u96be\u53d1\u73b0, f10 \u4e0e f00 \u540c\u6837\u63a5\u6536\u5230 Cin \u4f5c\u4e3a\u6765\u81ea\u4f4e\u4f4d\u7684\u8fdb\u4f4d\u8f93\u5165. \u6b64\u5916, f10 \u8fd8\u63a5\u53d7 f00 \u8f93\u51fa\u7684 Pout \u548c Gout \u4f5c\u4e3a f10 \u7684\u8f93\u5165 Pin[0] \u548c Gin[0], \u6240\u4ee5 f10 \u53ef\u4ee5\u636e\u6b64\u8f93\u51fa C[1] \u4f5c\u4e3a f01 \u7684\u8fdb\u4f4d\u8f93\u5165, \u4ee5\u6b64\u7c7b\u63a8, \u4fbf\u6784\u5efa\u51fa\u8be5 16 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668. \u501f\u52a9 f10, \u6211\u4eec\u53ef\u4ee5\u53d1\u73b0\u4f20\u8f93\u4eec\u7684\u5ef6\u8fdf\u6700\u9ad8\u53ea\u6709 6 (\u6bcf\u7ecf\u8fc7 1 \u4e2a\u6a21\u5757\u5219\u589e\u52a0\u4e86\u4e24\u4e2a\u4f20\u8f93\u95e8(C[0] \u9664\u5916, \u56e0\u4e3a C[0] = Cin \u76f4\u63a5\u63a5\u901a)), \u5927\u5927\u63d0\u9ad8\u4e86\u6548\u7387.</li> <li>\u91c7\u7528\u7c7b\u4f3c\u7684\u601d\u60f3, \u53ef\u5c06\u6309\u7167\u7b2c\u4e8c\u6b65\u6784\u5efa\u7684 \u4e24\u4e2a 16 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u518d\u901a\u8fc7\u4e00\u4e2a\u989d\u5916\u7684\u6a21\u5757 f20(\u5c31\u662f\u7b2c 3 \u5c42\u7684\u52a0\u6cd5\u5668)\u8fde\u63a5\u8d77\u6765. f20 \u63a5\u53d7\u6765\u81ea f10 \u7684 Pout  \u548c Gout, \u4f5c\u4e3a f20 \u7684\u8f93\u5165 Pin[0] \u548c Gin[0] \u5e76\u4e5f\u5c06 Cin \u4f5c\u4e3a f20 \u6765\u81ea\u4f4e\u4f4d\u7684\u8fdb\u4f4d\u8f93\u5165. \u6b64\u5916, \u8f93\u51fa C[1] \u4f5c\u4e3a f04 \u548c f11 \u6765\u81ea\u4f4e\u4f4d\u7684\u8fdb\u4f4d\u8f93\u5165. \u53ef\u4ee5\u53d1\u73b0\u6700\u591a\u53ea\u9700\u8981\u7ecf\u8fc7 10 \u4e2a\u4f20\u8f93\u95e8.</li> <li>\u6574\u4e2a\u5185\u90e8\u6846\u67b6\u81f3\u6b64\u642d\u5efa\u5b8c\u6bd5, \u5269\u4e0b\u90e8\u5206\u53ea\u9700\u8981\u5229\u7528 P = A + B (\u6839\u636e\u771f\u503c\u8868\u5df2\u7b49\u6548\u66ff\u4ee3\u4e3a\u5f02\u6216, \u539f\u56e0\u5df2\u8ff0)\u548c G =  AB \u5f97\u5230\u6765\u81ea\u4f4e\u4f4d\u7684\u4f20\u8f93\u4fe1\u53f7\u548c\u751f\u6210\u4fe1\u53f7, \u5e76\u5c06 f00 \u81f3 f07 \u8f93\u51fa\u7684 C0 \u548c P0 \u8fdb\u884c\u4e0e\u8fd0\u7b97, \u5373\u53ef\u5f97\u5230\u603b\u548c S. \u6700\u540e\u5c06 f20 \u8f93\u51fa\u7684 C2[2] \u4f5c\u4e3a\u603b\u8f93\u51fa\u8fdb\u4f4d\u4fe1\u53f7 Cout = C2[2].</li> </ol>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_4","title":"\u63a5\u53e3\u5b9a\u4e49","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_2","title":"4 \u4f4d\u6bd4\u8f83\u5668","text":"Verilog<pre><code>input  [ 3: 0] A,\ninput  [ 3: 0] B,\ninput          in_A_G_B,\ninput          in_A_E_B,\ninput          in_A_L_B,\noutput         out_A_G_B,\noutput         out_A_E_B,\noutput         out_A_L_B\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#16_1","title":"16 \u4f4d\u6bd4\u8f83\u5668","text":"Verilog<pre><code>  input  [15: 0] A,\n  input  [15: 0] B,\n  output         out_A_G_B,\n  output         out_A_E_B,\n  output         out_A_L_B\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_3","title":"4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":"Verilog<pre><code>input  [ 3: 0] A,\ninput  [ 3: 0] B,\ninput          Cin,\noutput [ 3: 0] S,\noutput         Cout\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#32_1","title":"32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":"Verilog<pre><code>input  [31: 0] A,\ninput  [31: 0] B,\ninput          Cin,\noutput [31: 0] S,\noutput         Cout\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_5","title":"\u8c03\u8bd5\u8fc7\u7a0b\u53ca\u7ed3\u679c","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_4","title":"4 \u4f4d\u6bd4\u8f83\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#16_2","title":"16 \u4f4d\u6bd4\u8f83\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_5","title":"4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#32_2","title":"32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_6","title":"\u5b9e\u9a8c\u603b\u7ed3","text":"<ul> <li>\u672c\u6b21\u5b9e\u9a8c\u4e3b\u8981\u5b8c\u6210\u4e86\u6bd4\u8f83\u5668\u548c\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7684\u8bbe\u8ba1. \u5176\u4e2d\u6bd4\u8f83\u5668\u7684\u8bbe\u8ba1\u8f83\u4e3a\u7b80\u5355, \u800c\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7684\u8bbe\u8ba1\u5219\u9700\u8981\u5bf9\u8fdb\u4f4d\u4fe1\u53f7\u7684\u751f\u6210\u548c\u4f20\u9012\u8fdb\u884c\u5206\u6790, \u5e76\u5229\u7528\u751f\u6210\u548c\u4f20\u9012\u7684\u5173\u7cfb, \u901a\u8fc7\u9012\u63a8\u7684\u65b9\u5f0f, \u5c06 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u6269\u5c55\u5230 32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668.</li> <li>\u6ce8\u610f\u5230\u5728 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u6269\u5c55\u5230 32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7684\u8fc7\u7a0b\u4e2d, \u4e0d\u80fd\u5355\u7eaf\u5c06 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u4e32\u8054\u5728\u4e00\u8d77, \u56e0\u4e3a\u8fd9\u6837\u4f1a\u5bfc\u81f4\u4f20\u8f93\u5ef6\u8fdf\u8fc7\u957f, \u4ece\u800c\u5f71\u54cd\u6574\u4e2a\u52a0\u6cd5\u5668\u7684\u6027\u80fd. \u56e0\u6b64, \u6211\u4eec\u9700\u8981\u5bf9 4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7684\u7ed3\u6784\u8fdb\u884c\u6539\u826f, \u6700\u7ec8\u4f7f\u5f97\u4f20\u8f93\u5ef6\u8fdf\u6700\u591a\u53ea\u6709 10 \u4e2a\u4f20\u8f93\u95e8.</li> <li>\u6b64\u5916, \u901a\u8fc7\u548c\u540c\u5b66\u7684\u8ba8\u8bba, \u6211\u4eec\u5bf9\u8bb2\u4e49\u6240\u7ed9\u7684 32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u7ed3\u6784\u8fdb\u884c\u4e86\u6539\u826f. \u8bb2\u4e49\u4e0a\u6700\u7ec8\u8f93\u51fa\u7684\u8fdb\u4f4d\u4fe1\u53f7\u7531 f07 \u7ed9\u51fa, \u6211\u4eec\u5c06\u5176\u4fee\u6539\u4e3a f20 \u7684 C[2] \u4fe1\u53f7, \u8fd9\u6837\u53ef\u4ee5\u51cf\u5c11\u7ecf\u8fc7\u4f20\u8f93\u4eec\u7684\u6570\u91cf, \u63d0\u9ad8\u6548\u7387.</li> <li>\u5728\u8fd9\u4e2a\u8fc7\u7a0b\u4e2d, \u6211\u5bf9\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668\u6709\u66f4\u6df1\u523b\u7684\u8ba4\u8bc6, \u8fd9\u5bf9\u6211\u65e5\u540e\u5b66\u4e60\u4f53\u7cfb\u7ed3\u6784\u76f8\u5173\u8bfe\u7a0b\u6253\u4e0b\u4e86\u575a\u5b9e\u7684\u6839\u57fa.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_7","title":"\u6e90\u4ee3\u7801","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_6","title":"4 \u4f4d\u6bd4\u8f83\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_8","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module comparator_4 (\n    input  [ 3: 0] A,\n    input  [ 3: 0] B,\n    input          in_A_G_B,\n    input          in_A_E_B,\n    input          in_A_L_B,\n    output         out_A_G_B,\n    output         out_A_E_B,\n    output         out_A_L_B\n);\n\nassign out_A_G_B = (  A[3] &amp;&amp; ~B[3])\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] &amp;&amp; ~B[2]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] &amp;&amp; ~B    [1]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B    [1]) &amp;&amp; ( A[0] &amp;&amp; ~B[0]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B    [1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_G_B);\nassign out_A_L_B = ( ~A[3] &amp;&amp;  B[3])\n                || (( A[3] ==  B[3]) &amp;&amp; (~A[2] &amp;&amp;  B[2]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; (~A[1] &amp;&amp;  B    [1]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B    [1]) &amp;&amp; (~A[0] &amp;&amp;  B[0]))\n                || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B    [1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_G_B);\nassign out_A_E_B = (  A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B    [1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_E_B;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_9","title":"\u793a\u4f8b\u6587\u4ef6(\u7565)","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_10","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6(\u4ec5\u5c55\u793a\u81ea\u5df1\u7f16\u8f91\u90e8\u5206)","text":"Verilog<pre><code>comparator_4 instance_comparator_4 (\n    .A          (             A),\n    .B          (             B),\n    .in_A_G_B   (      in_A_G_B),\n    .in_A_E_B   (      in_A_E_B),\n    .in_A_L_B   (      in_A_L_B),\n    .out_A_G_B  (USER_A_G_B_TMP),\n    .out_A_E_B  (USER_A_E_B_TMP),\n    .out_A_L_B  (USER_A_L_B_TMP)\n);\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#16_3","title":"16 \u4f4d\u6bd4\u8f83\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_11","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module comparator_16 (\n    input  [15: 0] A,\n    input  [15: 0] B,\n    output         out_A_G_B,\n    output         out_A_E_B,\n    output         out_A_L_B\n);\n\n    wire   [ 2: 0] w0;\n    wire   [ 2: 0] w1;\n    wire   [ 2: 0] w2;\n    wire   [ 2: 0] w3;\n\n    assign w0 = 3'b010;\n\n    comparator_4 m1(A[ 3: 0], B[ 3: 0], w0[0], w0[1], w0[2], w1[0]    , w1[1]    , w1[2]    );\n    comparator_4 m2(A[ 7: 4], B[ 7: 4], w1[0], w1[1], w1[2], w2[0]    , w2[1]    , w2[2]    );\n    comparator_4 m3(A[11: 8], B[11: 8], w2[0], w2[1], w2[2], w3[0]    , w3[1]    , w3[2]    );\n    comparator_4 m4(A[15:12], B[15:12], w3[0], w3[1], w3[2], out_A_G_B, out_A_E_B, out_A_L_B);\nendmodule\n\nmodule comparator_4 (\n    input  [ 3: 0] A,\n    input  [ 3: 0] B,\n    input          in_A_G_B,\n    input          in_A_E_B,\n    input          in_A_L_B,\n    output         out_A_G_B,\n    output         out_A_E_B,\n    output         out_A_L_B\n);\n\n    assign out_A_G_B = (  A[3] &amp;&amp; ~B[3])\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] &amp;&amp; ~B[2]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] &amp;&amp; ~B[1]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B[1]) &amp;&amp; ( A[0] &amp;&amp; ~B[0]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B[1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_G_B);\n    assign out_A_L_B = ( ~A[3] &amp;&amp;  B[3])\n                    || (( A[3] ==  B[3]) &amp;&amp; (~A[2] &amp;&amp;  B[2]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; (~A[1] &amp;&amp;  B[1]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B[1]) &amp;&amp; (~A[0] &amp;&amp;  B[0]))\n                    || (( A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B[1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_L_B);\n    assign out_A_E_B = (  A[3] ==  B[3]) &amp;&amp; ( A[2] ==  B[2]) &amp;&amp; ( A[1] ==  B[1]) &amp;&amp; ( A[0] ==  B[0]) &amp;&amp; in_A_E_B;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_12","title":"\u793a\u4f8b\u6587\u4ef6(\u7565)","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_13","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6(\u4ec5\u5c55\u793a\u81ea\u5df1\u7f16\u8f91\u90e8\u5206)","text":"Verilog<pre><code>comparator_16 instance_comparator_16 (\n    .A              (               A),\n    .B              (               B),\n    .out_A_G_B      (  USER_A_G_B_TMP),\n    .out_A_E_B      (  USER_A_E_B_TMP),\n    .out_A_L_B      (  USER_A_L_B_TMP)\n);\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#4_7","title":"4 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":""},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_14","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module fastcarry_4 (\n    input  [ 3: 0] A,\n    input  [ 3: 0] B,\n    input          Cin,\n    output [ 3: 0] S,\n    output         Cout\n);\n\n    wire   [ 3: 0] C;\n    wire   [ 3: 0] P;\n    wire   [ 3: 0] G;\n\n    PG_generator t0 (A[0], B[0], P[0], G[0]);\n    PG_generator t1 (A[1], B[1], P[1], G[1]);\n    PG_generator t2 (A[2], B[2], P[2], G[2]);\n    PG_generator t3 (A[3], B[3], P[3], G[3]);\n\n    assign  C[0] = Cin;\n    assign  C[1] = G[0]\n                || P[0] &amp;&amp; Cin;\n    assign  C[2] = G[1]\n                || P[1] &amp;&amp; G[0]\n                || P[1] &amp;&amp; P[0] &amp;&amp; Cin;\n    assign  C[3] = G[2]\n                || P[2] &amp;&amp; G[1]\n                || P[2] &amp;&amp; P[1] &amp;&amp; G[0]\n                || P[2] &amp;&amp; P[1] &amp;&amp; P[0] &amp;&amp; Cin;\n    assign  Cout = G[3]\n                || P[3] &amp;&amp; G[2]\n                || P[3] &amp;&amp; P[2] &amp;&amp; G[1]\n                || P[3] &amp;&amp; P[2] &amp;&amp; P[1] &amp;&amp; G[0]\n                || P[3] &amp;&amp; P[2] &amp;&amp; P[1] &amp;&amp; P[0] &amp;&amp; Cin;\n    assign     S = P ^ C;\nendmodule\n\nmodule PG_generator (\n    input          a,\n    input          b,\n    output         p,\n    output         g\n);\n\n    assign  p = a ^ b;\n    assign  g = a &amp; b;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_15","title":"\u793a\u4f8b\u6587\u4ef6","text":"Verilog<pre><code>module TEMPLATE_fastcarry_4 (A, B, Cin, S, Cout);\n    input  [ 3: 0] A;\n    input  [ 3: 0] B;\n    input          Cin;\n    output [ 3: 0] S;\n    output         Cout;\n\n    assign {Cout, S} = A + B + Cin;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_16","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module test_fastcarry_4();\n    reg   [3:0] A;\n    reg   [3:0] B;\n    reg         Cin;\n    wire  [3:0] S1;\n    wire        Cout1;\n    wire  [3:0] S2;\n    wire        Cout2;\n    wire        check = (   S1 === S2   )\n                        &amp;&amp; (Cout1 === Cout2);\n\n    fastcarry_4 instance_fastcarry_4 (\n        .A    (          A),\n        .B    (          B),\n        .Cin  (        Cin),\n        .S    (         S1),\n        .Cout (      Cout1)\n    );\n\n    TEMPLATE_fastcarry_4 instance_TEMPLATE_fastcarry_4 (\n        .A    (          A),\n        .B    (          B),\n        .Cin  (        Cin),\n        .S    (         S2),\n        .Cout (      Cout2)\n    );\n\n    initial\n    begin\n            A = 4'd0;\n            B = 4'd0;\n        Cin = 1'b0;\n    end\n\n    always\n    begin\n        #2;\n            A = $random() % 16;\n            B = $random() % 16;\n        Cin = $random() %  2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#32_3","title":"32 \u4f4d\u8d85\u524d\u8fdb\u4f4d\u52a0\u6cd5\u5668","text":"Verilog<pre><code>module fastcarry_32 (\n    input  [31: 0] A,\n    input  [31: 0] B,\n    input          Cin,\n    output [31: 0] S,\n    output         Cout\n);\n\n    wire   [31: 0] P0;\n    wire   [31: 0] G0;\n    wire   [31: 0] C0;\n    wire   [ 7: 0] P1;\n    wire   [ 7: 0] G1;\n    wire   [ 7: 0] C1;\n    wire   [ 3: 0] P2;\n    wire   [ 3: 0] G2;\n    wire   [ 3: 0] C2;\n\n    assign    P0 =  A ^ B;\n    assign    G0 =  A &amp; B;\n    assign     S = P0 ^ C0;\n    assign  Cout = C[2];\n\n    fastcarry_4_2  f00 (\n        .Pin  ( P0 [ 3: 0]),\n        .Gin  ( G0 [ 3: 0]),\n        .Cin  (Cin        ),\n        .C    ( C0 [ 3: 0]),\n        .Pout ( P1 [    0]),\n        .Gout ( G1 [    0])\n    );\n\n    fastcarry_4_2  f01 (\n        .Pin  ( P0 [ 7: 4]),\n        .Gin  ( G0 [ 7: 4]),\n        .Cin  ( C1 [    1]),\n        .C    ( C0 [ 7: 4]),\n        .Pout ( P1 [    1]),\n        .Gout ( G1 [    1])\n    );\n    fastcarry_4_2  f02 (\n        .Pin  ( P0 [11: 8]),\n        .Gin  ( G0 [11: 8]),\n        .Cin  ( C1 [    2]),\n        .C    ( C0 [11: 8]),\n        .Pout ( P1 [    2]),\n        .Gout ( G1 [    2])\n    );\n    fastcarry_4_2  f03 (\n        .Pin  ( P0 [15:12]),\n        .Gin  ( G0 [15:12]),\n        .Cin  ( C1 [    3]),\n        .C    ( C0 [15:12]),\n        .Pout ( P1 [    3]),\n        .Gout ( G1 [    3])\n    );\n    fastcarry_4_2  f04 (\n        .Pin  ( P0 [19:16]),\n        .Gin  ( G0 [19:16]),\n        .Cin  ( C2 [    1]),\n        .C    ( C0 [19:16]),\n        .Pout ( P1 [    4]),\n        .Gout ( G1 [    4])\n    );\n    fastcarry_4_2  f05 (\n        .Pin  ( P0 [23:20]),\n        .Gin  ( G0 [23:20]),\n        .Cin  ( C1 [    5]),\n        .C    ( C0 [23:20]),\n        .Pout ( P1 [    5]),\n        .Gout ( G1 [    5])\n    );\n    fastcarry_4_2  f06 (\n        .Pin  ( P0 [27:24]),\n        .Gin  ( G0 [27:24]),\n        .Cin  ( C1 [    6]),\n        .C    ( C0 [27:24]),\n        .Pout ( P1 [    6]),\n        .Gout ( G1 [    6])\n    );\n    fastcarry_4_2  f07 (\n        .Pin  ( P0 [31:28]),\n        .Gin  ( G0 [31:28]),\n        .Cin  ( C1 [    7]),\n        .C    ( C0 [31:28]),\n        .Pout ( P1 [    7]),\n        .Gout ( G1 [    7])\n    );\n    fastcarry_4_2  f10 (\n        .Pin  ( P1 [ 3: 0]),\n        .Gin  ( G1 [ 3: 0]),\n        .Cin  (Cin        ),\n        .C    ( C1 [ 3: 0]),\n        .Pout ( P2 [    0]),\n        .Gout ( G2 [    0])\n    );\n    fastcarry_4_2  f11 (\n        .Pin  ( P1 [ 7: 4]),\n        .Gin  ( G1 [ 7: 4]),\n        .Cin  ( C2 [    1]),\n        .C    ( C1 [ 7: 4])\n    );\n    fastcarry_4_2  f20 (\n        .Pin  ( P2 [ 3: 0]),\n        .Gin  ( G2 [ 3: 0]),\n        .Cin  (Cin        ),\n        .C    ( C2 [ 3: 0])\n    );\nendmodule\nmodule fastcarry_4_2 (\n    input  [ 3: 0] Pin,\n    input  [ 3: 0] Gin,\n    input          Cin,\n    output [ 3: 0] C,\n    output         Pout,\n    output         Gout\n);\n    assign  C[0] = Cin;\n    assign  C[1] = Gin[0]\n                || Pin[0] &amp;&amp; Cin;\n    assign  C[2] = Gin[1]\n                || Pin[1] &amp;&amp; Gin[0]\n                || Pin[1] &amp;&amp; Pin[0] &amp;&amp; Cin;\n    assign  C[3] = Gin[2]\n                || Pin[2] &amp;&amp; Gin[1]\n                || Pin[2] &amp;&amp; Pin[1] &amp;&amp; Gin[0]\n                || Pin[2] &amp;&amp; Pin[1] &amp;&amp; Pin[0] &amp;&amp; Cin;\n    assign  Gout = Gin[3]\n                || Pin[3] &amp;&amp; Gin[2]\n                || Pin[3] &amp;&amp; Pin[2] &amp;&amp; Gin[1]\n                || Pin[3] &amp;&amp; Pin[2] &amp;&amp; Pin[1] &amp;&amp; Gin[0];\n    assign  Pout = Pin[3] &amp;&amp; Pin[2] &amp;&amp; Pin[1] &amp;&amp; Pin[0];\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_17","title":"\u793a\u4f8b\u6587\u4ef6","text":"Verilog<pre><code>module TEMPLATE_fastcarry_32 (A, B, Cin, S, Cout);\n    input  [31: 0] A;\n    input  [31: 0] B;\n    input          Cin;\n    output [31: 0] S;\n    output         Cout;\n\n    assign {Cout, S} = A + B + Cin;\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/2/2_digital_comparator/#_18","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module test_fastcarry_32();\n    reg   [31:0] A;\n    reg   [31:0] B;\n    reg          Cin;\n    wire  [31:0] S1;\n    wire         Cout1;\n    wire  [31:0] S2;\n    wire         Cout2;\n    wire         check = (   S1 === S2   )\n                        &amp;&amp; (Cout1 === Cout2);\n\n    fastcarry_32 instance_fastcarry_32 (\n        .A    (          A),\n        .B    (          B),\n        .Cin  (        Cin),\n        .S    (         S1),\n        .Cout (      Cout1)\n    );\n\n    TEMPLATE_fastcarry_32 instance_TEMPLATE_fastcarry_32 (\n        .A    (          A),\n        .B    (          B),\n        .Cin  (        Cin),\n        .S    (         S2),\n        .Cout (      Cout2)\n    );\n\n    initial\n    begin\n            A = 32'h0;\n            B = 32'h0;\n          Cin =  1'b0;\n    end\n\n    always\n    begin\n        #2;\n            A = $random() % 2^32;\n            B = $random() % 2^32;\n          Cin = $random() %    2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/","title":"REPORT 3 \u72b6\u6001\u673a\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_1","title":"\u5b9e\u9a8c\u76ee\u7684","text":"<ol> <li>\u719f\u6089 vivado \u7f16\u7a0b, \u8c03\u8bd5;</li> <li>\u719f\u6089\u72b6\u6001\u673a\u7684\u5de5\u4f5c\u539f\u7406, \u80fd\u719f\u7ec3\u7f16\u5199\u72b6\u6001\u673a\u7a0b\u5e8f.</li> </ol>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_2","title":"\u5b9e\u9a8c\u73af\u5883","text":"\u64cd\u4f5c\u7cfb\u7edf Vivado \u7248\u672c FPGA \u5668\u4ef6\u82af\u7247\u578b\u53f7 Windows 11 2017.1 xc7vx485tffg 1157-1"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_3","title":"\u539f\u7406\u8bf4\u660e","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0110","title":"0110 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"<ul> <li>\u72b6\u6001\u56fe:</li> </ul> <ul> <li>\u8bf4\u660e:</li> <li>\u4e00\u4e2a\u5706\u5708\u8868\u793a\u4e00\u4e2a\u72b6\u6001, \u5706\u5708\u5185\u6709\u4e24\u884c\u6587\u672c, \u7b2c\u4e00\u884c\u8868\u793a\u72b6\u6001\u540d, \u7b2c\u4e8c\u884c\u8868\u793a\u8be5\u72b6\u6001\u5bf9\u5e94\u8f93\u51fa\u4fe1\u53f7. \u4f8b\u5982, \u6700\u5de6\u8fb9\u5706\u5708\u4e2d\u5185\u5bb9\u8868\u793a\u72b6\u6001 <code>S0</code> , \u5f53\u72b6\u6001\u673a\u5904\u4e8e\u8be5\u72b6\u6001\u65f6\u4f1a\u8f93\u51fa\u4fe1\u53f7 0 ;</li> <li>\u6bcf\u4e2a\u7bad\u5934\u4ece\u4e00\u4e2a\u5706\u5708\u6307\u5411\u53e6\u4e00\u4e2a\u5706\u5708, \u8868\u793a\u72b6\u6001\u4e4b\u95f4\u7684\u8f6c\u6362. \u7bad\u5934\u4e0a\u7684\u6570\u5b57\u8868\u793a\u8be5\u8f6c\u6362\u7684\u6761\u4ef6, \u8fd9\u91cc\u662f\u8f93\u5165\u4fe1\u53f7. \u4f8b\u5982, \u4ece <code>S0</code> \u6307\u5411 <code>S1</code> \u7684\u7bad\u5934\u4e0a\u6807\u6709\u6570\u5b57 0 , \u8868\u793a\u5f53\u72b6\u6001\u673a\u5904\u4e8e\u72b6\u6001 <code>S0</code> \u7684\u65f6\u5019, \u8f93\u5165\u4fe1\u53f7 0 , \u72b6\u6001\u673a\u4f1a\u8df3\u8f6c\u5230 <code>S1</code> ;</li> <li>\u672c\u9898\u4e2d\u72b6\u6001\u673a\u7684\u8f93\u51fa\u7531\u72b6\u6001\u673a\u672c\u8eab\u6240\u5904\u72b6\u6001\u51b3\u5b9a, \u4e0e\u8f93\u5165\u65e0\u5173, \u56e0\u6b64\u53ef\u4ee5\u5c06\u8f93\u51fa\u4fe1\u53f7\u548c\u72b6\u6001\u5199\u5728\u540c\u4e00\u4e2a\u5706\u5708\u5185. \u8f93\u5165\u4fe1\u53f7\u6709 0 \u548c 1 \u4e24\u79cd, \u6240\u4ee5\u6bcf\u4e00\u4e2a\u5706\u5708\u51fa\u53d1\u6709\u4e24\u6761\u7bad\u5934.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#11011","title":"11011 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"<ul> <li>\u72b6\u6001\u56fe:</li> </ul> <ul> <li>\u8bf4\u660e:</li> <li>\u8bbe\u8ba1\u601d\u8def\u4e0e\u89c4\u8303\u548c\u4e0a\u6587\u76f8\u540c, \u4e0d\u518d\u8d58\u8ff0;</li> <li>\u5dee\u522b\u5728\u4e8e\u5e8f\u5217\u7684\u4e0d\u540c, \u753b\u51fa\u72b6\u6001\u8f6c\u79fb\u56fe\u5373\u53ef.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0010111001001","title":"0010111001001 \u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668","text":"<ul> <li>\u8bf4\u660e:</li> <li>\u672c\u9898\u901a\u8fc7\u5faa\u73af\u79fb\u4f4d\u5bc4\u5b58\u5668\u5b9e\u73b0, \u65e0\u72b6\u6001\u8f6c\u79fb\u56fe;</li> <li>\u5728\u6a21\u5757\u5185\u5b9a\u4e49 <code>reg [12:0] seq</code>  , \u5e76\u8d4b\u521d\u59cb\u503c\u4e3a 0010111001001 ;</li> <li>\u6bcf\u5f53 <code>clk</code> \u4e0a\u5347\u6cbf\u5230\u6765\u65f6, \u5c06 <code>seq</code> \u5de6\u79fb\u4e00\u4f4d, \u5e76\u628a\u5de6\u8fb9\u591a\u51fa\u6765\u7684\u90a3\u4e00\u4f4d\u8865\u5230\u6700\u53f3\u4fa7 (\u6ce8\u610f\u4e00\u5b9a\u8981\u7528 <code>&lt;=</code> \u975e\u963b\u585e\u8d4b\u503c\u7684\u65b9\u5f0f\u5b8c\u6210\u8fd9\u4e00\u64cd\u4f5c);</li> <li>\u6bcf\u6b21\u8f93\u51fa <code>out = seq[12]</code> \u5373\u53ef.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_4","title":"\u62a5\u7eb8\u552e\u5356\u673a","text":"<ul> <li>\u72b6\u6001\u56fe:</li> </ul> <ul> <li>\u8bf4\u660e:</li> <li>\u9996\u5148\u5bf9\u95ee\u9898\u5efa\u6a21:<ul> <li>\u72b6\u6001: \u4ee5\u552e\u5356\u673a\u4e2d\u50a8\u5b58\u7684\u786c\u5e01\u91d1\u989d\u4e3a\u4f9d\u636e, \u5b9a\u4e49\u72b6\u6001\u673a\u7684 4 \u4e2a\u72b6\u6001\u5206\u522b\u4e3a <code>S00</code>, <code>S05</code> , <code>S10</code> \u548c <code>S15</code> (\u4e4b\u6240\u4ee5\u8bbe\u7f6e <code>S15</code> \u662f\u4e3a\u4e86\u548c <code>S00</code> \u505a\u533a\u5206, <code>S00</code> \u662f\u521d\u59cb\u503c\u7684\u96f6\u72b6\u6001, \u8f93\u51fa\u7684\u6253\u5370\u4fe1\u53f7\u4e3a 0 , \u800c <code>S15</code> \u63cf\u8ff0\u4e86\u6240\u4ed8\u91d1\u989d\u8fbe\u5230\u62a5\u7eb8\u4ef7\u683c\u540e\u5f52\u96f6\u7684\u72b6\u6001, \u8f93\u51fa\u7684\u6253\u5370\u4fe1\u53f7\u4e3a 1). \u5176\u4e2d, <code>S05</code> \u8868\u793a\u76ee\u524d\u552e\u5356\u673a\u5df2\u7ecf\u6295\u5165\u786c\u5e01\u7684\u91d1\u989d\u4e3a 5 \u5206;</li> <li>\u8f93\u5165/\u8f93\u51fa: \u4e0e\u5e8f\u5217\u68c0\u6d4b\u5668\u76f8\u540c, \u72b6\u6001\u4e0b\u65b9\u4e3a\u8f93\u51fa\u4fe1\u53f7 <code>newspaper</code> , \u526a\u5934\u4e0a\u7684\u4fe1\u53f7\u4e3a \u8f93\u5165\u4fe1\u53f7 <code>coin</code> :</li> <li><code>coin</code> : 0 \u8868\u793a\u6295\u5165 5 \u5206\u786c\u5e01, 1 \u8868\u793a\u6295\u5165 1 \u89d2\u786c\u5e01;</li> <li><code>newspaper</code> : 0 \u8868\u793a\u4e0d\u6253\u5370\u62a5\u7eb8, 1 \u8868\u793a\u6253\u5370\u62a5\u7eb8;</li> </ul> </li> <li>\u7136\u540e\u753b\u51fa\u72b6\u6001\u8f6c\u79fb\u56fe:<ul> <li>\u5b9a\u4e49\u4e0a\u6587\u5df2\u8ff0. \u4f8b\u5982, \u5bf9\u4e8e\u4ece <code>S05</code> \u6307\u5411 <code>S15</code> \u7684\u6807\u6709 1/1 \u7684\u7bad\u5934, \u8868\u793a\u5f53\u552e\u5356\u673a\u5df2\u7ecf\u6295\u5165\u786c\u5e01\u91d1\u989d\u4e3a 5 \u5206\u65f6, \u82e5\u518d\u6295\u5165\u4e00\u679a 1 \u89d2\u786c\u5e01, \u552e\u5356\u673a\u50a8\u5b58\u91d1\u989d\u6570\u53d8\u4e3a 15 \u5206, \u5e76\u6253\u5370\u4e00\u5f20\u62a5\u7eb8.</li> </ul> </li> </ul>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_5","title":"\u63a5\u53e3\u5b9a\u4e49","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0110_1","title":"0110 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"\u8f93\u5165\u7aef\u53e3 \u8f93\u51fa\u7aef\u53e3 <code>clk</code> (\u65f6\u949f\u4fe1\u53f7) 1bit <code>out</code> (\u68c0\u6d4b\u7ed3\u679c) 1bit <code>rstn</code> (\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7) 1bit <code>in</code> (\u8f93\u5165\u4fe1\u53f7) 1bit"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#11011_1","title":"11011 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"\u8f93\u5165\u7aef\u53e3 \u8f93\u51fa\u7aef\u53e3 <code>clk</code> (\u65f6\u949f\u4fe1\u53f7) 1bit <code>out</code> (\u68c0\u6d4b\u7ed3\u679c) 1bit <code>rstn</code> (\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7) 1bit <code>in</code> (\u8f93\u5165\u4fe1\u53f7) 1bit"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0010111001001_1","title":"0010111001001 \u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668","text":"\u8f93\u5165\u7aef\u53e3 \u8f93\u51fa\u7aef\u53e3 <code>clk</code> (\u65f6\u949f\u4fe1\u53f7) 1bit <code>out</code> (\u8f93\u51fa\u5e8f\u5217\u4fe1\u53f7) 1bit <code>rstn</code> (\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7) 1bit"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_6","title":"\u62a5\u7eb8\u552e\u5356\u673a","text":"\u8f93\u5165\u7aef\u53e3 \u8f93\u51fa\u7aef\u53e3 <code>clk</code> (\u65f6\u949f\u4fe1\u53f7) 1bit <code>newspaper</code> (\u662f\u5426\u6253\u5370\u62a5\u7eb8: 1 \u4ee3\u8868\"\u662f\", 0 \u4ee3\u8868\"\u5426\") 1bit <code>rstn</code> (\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7) 1bit <code>coin</code> (\u6295\u5165\u786c\u5e01: 0 \u4ee3\u8868 5 \u5206, 1 \u4ee3\u8868 1 \u89d2) 1bit"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_7","title":"\u8c03\u8bd5\u8fc7\u7a0b\u53ca\u7ed3\u679c","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0110_2","title":"0110 \u5e8f\u5217\u68c0\u6d4b\u5668","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#11011_2","title":"11011 \u5e8f\u5217\u68c0\u6d4b\u5668","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0010111001001_2","title":"0010111001001 \u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_8","title":"\u62a5\u7eb8\u552e\u5356\u673a","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_9","title":"\u5b9e\u9a8c\u603b\u7ed3","text":"<ul> <li>\u672c\u6b21\u5b9e\u9a8c\u4e3b\u8981\u5b8c\u6210\u4e86\u72b6\u6001\u673a\u7684\u8bbe\u8ba1. \u6b63\u5f0f\u5b9e\u9a8c\u9996\u5148\u8981\u6c42\u4ee5 <code>0110</code> \u5e8f\u5217\u68c0\u6d4b\u5668\u7684\u72b6\u6001\u56fe\u4e3a\u4f8b, \u5b8c\u6210 verilog \u4ee3\u7801\u8bbe\u8ba1. \u5e76\u4e3e\u4e00\u53cd\u4e09, \u72ec\u7acb\u8bbe\u8ba1 <code>11011</code> \u5e8f\u5217\u68c0\u6d4b\u5668 (\u5305\u62ec\u72b6\u6001\u8f6c\u79fb\u56fe\u4ee5\u53ca verilog \u6e90\u7801). \u5728\u5b8c\u6210\u6b63\u5f0f\u5b9e\u9a8c\u7684\u57fa\u7840\u4e0a, \u53ef\u4ee5\u7ee7\u7eed\u5c1d\u8bd5\u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668\u548c\u62a5\u7eb8\u552e\u5356\u673a\u7684\u8bbe\u8ba1. \u672c\u6b21\u5b9e\u9a8c\u6240\u6709 testbench \u6587\u4ef6\u5747\u7531\u81ea\u5df1\u7f16\u5199.</li> <li>\u6b63\u5f0f\u5b9e\u9a8c\u4e2d, \u8fdb\u4e00\u6b65\u719f\u6089\u4e86\u65f6\u5e8f\u7535\u8def\u8bbe\u8ba1\u7684\u4e00\u822c\u6d41\u7a0b: \u5148\u6839\u636e\u9700\u6c42\u753b\u51fa\u5bf9\u5e94\u7684\u72b6\u6001\u8f6c\u79fb\u56fe, \u7136\u540e\u7528 verilog \u4ee3\u7801\u5b9e\u73b0.</li> <li>\u72b6\u6001\u8f6c\u79fb\u56fe\u4ee4\u6211\u60f3\u5230\u4e86\u5927\u4e00\u4e0b\u8ba1\u79d1\u5bfc\u8bfe\u7a0b\u5b66\u5230\u7684\u56fe\u7075\u673a, \u90fd\u662f\u5bf9\u5b9e\u9645\u95ee\u9898\u5efa\u6a21, \u660e\u786e\u72b6\u6001\u673a\u6d89\u53ca\u5230\u7684\u51e0\u79cd\u4e0d\u540c\u72b6\u6001, \u5f04\u6e05\u695a\u6bcf\u4e00\u79cd\u72b6\u6001\u5bf9\u5e94\u7684\u6761\u4ef6, \u4ee5\u53ca\u5176\u5bf9\u5e94\u7684\u4e0d\u540c\u8f93\u5165\u8f93\u51fa\u4fe1\u53f7, \u6700\u540e\u4ee5\u56fe\u50cf\u5f62\u5f0f\u7b80\u6d01\u660e\u4e86\u5730\u8fdb\u884c\u523b\u753b.</li> <li>\u7f16\u8f91 verilog \u6e90\u7801\u7684\u8fc7\u7a0b\u4e2d, \u6211\u4f7f\u7528\u4e86\u8001\u5e08\u63a8\u8350\u7684 \"\u4e09\u6bb5\u5f0f\" \u63cf\u8ff0, \u5c06\u65f6\u949f\u4fe1\u53f7, \u72b6\u6001\u8f6c\u79fb\u4ee5\u53ca\u8f93\u51fa\u4fe1\u53f7\u5206\u4e3a\u4e09\u90e8\u5206\u7f16\u5199, \u7b80\u6d01\u800c\u53c8\u6e05\u6670. \u5185\u5bb9\u4e0a, \u6211\u5b66\u4e60\u5230 <code>always</code> \u6a21\u5757\u7684\u7528\u6cd5, \u5e76\u4e86\u89e3\u5230\u7535\u5e73\u89e6\u53d1\u4fe1\u53f7\u548c\u8fb9\u6cbf\u89e6\u53d1\u4fe1\u53f7 (\u5305\u62ec\u4e0a\u5347\u6cbf <code>posedge</code> \u548c\u4e0b\u964d\u6cbf <code>negedge</code>) \u4f5c\u4e3a\u5224\u65ad\u6761\u4ef6\u5728 verilog \u8bed\u8a00\u4e2d\u7684\u5177\u4f53\u5b9e\u73b0\u65b9\u5f0f. \u6b64\u5916, \u6211\u8fd8\u5b66\u4e60\u4e86 <code>&lt;=</code> (\u975e\u963b\u585e\u8d4b\u503c) \u548c <code>=</code> (\u963b\u585e\u8d4b\u503c) \u7684\u533a\u522b.</li> <li>\u901a\u8fc7\u5148\u524d\u548c\u5b66\u957f\u7684\u4ea4\u6d41, \u672c\u6b21\u9644\u52a0\u5b9e\u9a8c 1 (\u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668) \u6ca1\u6709\u91c7\u7528\u72b6\u6001\u673a\u7684\u65b9\u6cd5, \u800c\u662f\u6539\u7528\u5faa\u73af\u79fb\u4f4d\u5bc4\u5b58\u5668\u6765\u5b9e\u73b0. \u4e00\u65b9\u9762, \u4f7f\u7528\u72b6\u6001\u673a\u63cf\u8ff0\u4e00\u5171\u9700\u8981\u8bbe\u5b9a 13 \u79cd\u72b6\u6001, \u5ef6\u8fdf\u8f83\u9ad8, \u6e90\u7801\u7684\u7a7a\u95f4\u590d\u6742\u5ea6\u5f88\u5927; \u53e6\u4e00\u65b9\u9762, \u79fb\u4f4d\u5bc4\u5b58\u5668\u5145\u5206\u53d1\u6325\u4e86\u5bc4\u5b58\u5668\u7684\u7528\u9014, \u7528\u6781\u7b80\u7684\u4ee3\u7801\u5b9e\u73b0\u4e86\u66f4\u9ad8\u6548\u7684\u7ed3\u679c, \u66f4\u63a5\u8fd1\u8ba1\u7b97\u673a\u672c\u8eab\u7684\u5de5\u4f5c\u65b9\u5f0f.</li> <li>\u9644\u52a0\u5b9e\u9a8c 2 \u5219\u9700\u8981\u5bf9\u5b9e\u9645\u95ee\u9898\u8fdb\u884c\u5206\u6790. \u5229\u7528\u62bd\u8c61\u601d\u7ef4, \u7528\u552e\u5356\u673a\u5df2\u7ecf\u6295\u5165\u7684\u94b1\u5e01\u91d1\u989d\u6765\u63cf\u8ff0\u72b6\u6001, \u6295\u5165\u7684\u786c\u5e01\u79cd\u7c7b\u89c4\u5b9a\u4e3a\u8f93\u5165, \u662f\u5426\u6253\u5370\u62a5\u7eb8\u4f5c\u4e3a\u8f93\u51fa. \u8fd9\u6837\u5373\u53ef\u753b\u51fa\u72b6\u6001\u8f6c\u79fb\u56fe, \u5e76\u7528 verilog \u4ee3\u7801\u5b8c\u6210\u5b9e\u73b0.</li> <li>\u5728\u8fd9\u4e2a\u8fc7\u7a0b\u4e2d, \u6211\u4e0d\u4ec5\u5bf9\u65e7\u77e5\u8bc6\u8fdb\u884c\u4e86\u56de\u987e, \u4e5f\u5bf9\u72b6\u6001\u673a\u6709\u4e86\u66f4\u6df1\u523b\u7684\u7406\u89e3, \u8fd9\u5bf9\u6211\u76f8\u5173\u8bfe\u7a0b\u7684\u5b66\u4e60\u6253\u4e0b\u4e86\u575a\u5b9e\u7684\u57fa\u7840.</li> </ul>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_10","title":"\u6e90\u4ee3\u7801","text":""},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0110_3","title":"0110 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"<ul> <li>\u8bbe\u8ba1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module sequencing0110(\n    input           clk,\n    input           rstn,\n    input           in,\n    output      reg out\n);\n\n    localparam S0 = 3'b000;\n    localparam S1 = 3'b001;\n    localparam S2 = 3'b010;\n    localparam S3 = 3'b011;\n    localparam S4 = 3'b100;\n\n    reg [3:0] state;\n    reg [3:0] next_state;\n\n    always @(negedge rstn or posedge clk) begin\n        if (!rstn) begin\n            state &lt;= S0;\n        end\n        else begin\n            state &lt;= next_state;\n        end\n    end\n\n    always @(state or in) begin\n        case(state)\n        S0: begin\n            next_state =  in ? S0 : S1;\n        end\n        S1: begin\n            next_state =  in ? S2 : S1;\n        end\n        S2: begin\n            next_state =  in ? S3 : S1;\n        end\n        S3: begin\n            next_state =  in ? S0 : S4;\n        end\n        S4: begin\n            next_state =  in ? S2 : S1;\n        end\n        default: next_state = S0;\n        endcase\n    end\n\n    always @(state) begin\n        case(state)\n        S0:out = 1'b0;\n        S1:out = 1'b0;\n        S2:out = 1'b0;\n        S3:out = 1'b0;\n        S4:out = 1'b1;\n        default: out = 1'bx;\n        endcase\n    end\nendmodule\n</code></pre> <ul> <li>\u6d4b\u8bd5\u6fc0\u52b1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module test_sequencing0110(\n);\n    reg         clk;\n    reg         rstn;\n    reg         in;\n    wire        out;\n\n    sequencing0110 sequencing0110_inst_0 (\n        .clk(    clk),\n        .rstn(  rstn),\n        .in(      in),\n        .out(    out)\n    );\n\n    initial begin\n        clk  = 0;\n        rstn = 1;\n        in   = 1;\n        #0.1 rstn = 0;\n        #1.1 rstn = 1;\n    end\n\n    always begin\n        #1 clk = ~clk;\n    end\n\n    always begin\n        #2 in = $random() % 2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#11011_3","title":"11011 \u5e8f\u5217\u68c0\u6d4b\u5668","text":"<ul> <li>\u8bbe\u8ba1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module sequencing11011(\n    input           clk,\n    input           rstn,\n    input           in,\n    output      reg out\n);\n\n    localparam S0 = 3'b000;\n    localparam S1 = 3'b001;\n    localparam S2 = 3'b010;\n    localparam S3 = 3'b011;\n    localparam S4 = 3'b100;\n    localparam S5 = 3'b101;\n\n    reg [3:0] state;\n    reg [3:0] next_state;\n\n    always @(negedge rstn or posedge clk) begin\n        if (!rstn) begin\n            state &lt;= S0;\n        end\n        else begin\n            state &lt;= next_state;\n        end\n    end\n\n    always @(state or in) begin\n        case(state)\n        S0: begin\n            next_state =  in ? S1 : S0;\n        end\n        S1: begin\n            next_state =  in ? S2 : S0;\n        end\n        S2: begin\n            next_state =  in ? S2 : S3;\n        end\n        S3: begin\n            next_state =  in ? S4 : S0;\n        end\n        S4: begin\n            next_state =  in ? S5 : S0;\n        end\n        S5: begin\n            next_state =  in ? S2 : S3;\n        end\n        default: next_state = S0;\n        endcase\n    end\n\n    always @(state) begin\n        case(state)\n        S0:out = 1'b0;\n        S1:out = 1'b0;\n        S2:out = 1'b0;\n        S3:out = 1'b0;\n        S4:out = 1'b0;\n        S5:out = 1'b1;\n        default: out = 1'bx;\n        endcase\n    end\nendmodule\n</code></pre> <ul> <li>\u6d4b\u8bd5\u6fc0\u52b1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module test_sequencing11011(\n);\n    reg         clk;\n    reg         rstn;\n    reg         in;\n    wire        out;\n\n    sequencing11011 sequencing11011_inst_0 (\n        .clk(    clk),\n        .rstn(  rstn),\n        .in(      in),\n        .out(    out)\n    );\n\n    initial begin\n        clk  = 0;\n        rstn = 1;\n        in   = 1;\n        #0.1 rstn = 0;\n        #1.1 rstn = 1;\n    end\n\n    always begin\n        #1 clk = ~clk;\n    end\n\n    always begin\n        #2 in = $random() % 2;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#0010111001001_3","title":"0010111001001 \u5e8f\u5217\u4fe1\u53f7\u53d1\u751f\u5668","text":"<ul> <li>\u8bbe\u8ba1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module seq(\n    input           clk,\n    input           rstn,\n    output          out\n);\n\n    reg [12:0] seq;\n\n    always@(posedge clk)begin\n        if (!rstn) begin\n            seq &lt;= 13'b0010111001001;\n        end\n        else begin\n            seq &lt;= {seq[11:0], seq[12]};\n        end\n    end\n\n    assign out = seq[12];\nendmodule\n</code></pre> <ul> <li>\u6d4b\u8bd5\u6fc0\u52b1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module test_seq(\n);\n    reg         clk;\n    reg         rstn;\n    wire        out;\n\n    seq seq_inst_0 (\n        .clk(    clk),\n        .rstn(  rstn),\n        .out(    out)\n    );\n\n    initial begin\n        clk  = 0;\n        rstn = 1;\n        #0.1 rstn = 0;\n        #1.1 rstn = 1;\n    end\n\n    always begin\n        #1 clk = ~clk;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/3/3_FSM/#_11","title":"\u62a5\u7eb8\u552e\u5356\u673a","text":"<ul> <li>\u8bbe\u8ba1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module newspaper(\n    input           clk,\n    input           rstn,\n    input           coin,\n    output      reg newspaper\n);\n\n    localparam S00 = 2'b00;\n    localparam S05 = 2'b01;\n    localparam S10 = 2'b10;\n    localparam S15 = 2'b11;\n\n    reg [1:0] state;\n    reg [1:0] next_state;\n\n    always @(negedge rstn or posedge clk) begin\n        if (!rstn) begin\n            state &lt;= S00;\n        end\n        else begin\n            state &lt;= next_state;\n        end\n    end\n\n    always @(state or coin) begin\n        case(state)\n        S00: begin\n            next_state = coin ? S10 : S05;\n        end\n        S05: begin\n            next_state = coin ? S15 : S10;\n        end\n        S10: begin\n            next_state = S15;\n        end\n        S15: begin\n            next_state = coin ? S10 : S05;\n        end\n        default: next_state = S00;\n        endcase\n    end\n\n    always @(state) begin\n        case(state)\n        S00:        newspaper = 1'b0;\n        S05:        newspaper = 1'b0;\n        S10:        newspaper = 1'b0;\n        S15:        newspaper = 1'b1;\n        default:    newspaper = 1'bx;\n        endcase\n    end\nendmodule\n</code></pre> <ul> <li>\u6d4b\u8bd5\u6fc0\u52b1\u6587\u4ef6:</li> </ul> Verilog<pre><code>module test_newspaper(\n);\n    reg         clk;\n    reg         rstn;\n    reg         coin;\n    wire        newspaper;\n\n    newspaper newspaper_inst_0 (\n        .clk(                 clk),\n        .rstn(               rstn),\n        .coin(               coin),\n        .newspaper(     newspaper)\n    );\n\n    initial begin\n        clk  = 0;\n        rstn = 1;\n        coin   = 1;\n        #0.1 rstn = 0;\n        #1.1 rstn = 1;\n    end\n\n    always begin\n        #1 clk = ~clk;\n    end\n\n    always begin\n        #2 coin = $urandom() % 3;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/","title":"REPORT 4 FIFO \u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_1","title":"\u5b9e\u9a8c\u76ee\u7684","text":"<ul> <li> <p>\u719f\u6089 <code>Verilog</code> \u7f16\u7a0b\u3001\u8c03\u8bd5</p> </li> <li> <p>\u719f\u6089 FIFO \u5de5\u4f5c\u539f\u7406</p> </li> <li> <p>\u5b9e\u73b0\u529f\u80fd\u8f83\u590d\u6742\u7684\u6570\u5b57\u7535\u8def</p> </li> </ul>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_2","title":"\u5b9e\u9a8c\u73af\u5883","text":"\u64cd\u4f5c\u7cfb\u7edf Vivado \u7248\u672c FPGA \u5668\u4ef6\u82af\u7247\u578b\u53f7 Windows 11 2019.2 xc7vx485tffg 1157-1"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_3","title":"\u539f\u7406\u8bf4\u660e","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_4","title":"\u6b63\u5f0f\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_5","title":"\u6d41\u7a0b\u56fe","text":"<pre><code>flowchart LR\nA(\"\u5f00\u59cb\") --&gt; B{\"\u5224\u65ad\u662f\u5426\u5230\u8fbe\u65f6\u949f\u4fe1\u53f7\u4e0a\u5347\u6cbf&lt;br/&gt;\u6216\u7f6e\u4f4d\u4fe1\u53f7\u4e0b\u964d\u6cbf\"}\nB --&gt;|N| End(\"\u7ed3\u675f\")\nB --&gt;|Y| D{\"\u5224\u65ad\u4fe1\u53f7\u7c7b\u578b\"}\nD --&gt;|\"clk \u4e0a\u5347\u6cbf\"| E{\"\u7ee7\u7eed\u5224\u65ad\u4fe1\u53f7\"}\nD --&gt;|\"rstn \u4e0b\u964d\u6cbf\"| F[\"\u8fdb\u884c\u7f6e\u4f4d\u64cd\u4f5c\uff0c&lt;br/&gt;\u6e05\u9664\u5185\u5b58\u6240\u6709\u6570\u636e&lt;br/&gt;\u5e76\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\"]\nF --&gt; End\nE --&gt;|\"\u5176\u4ed6\"| End\nE --&gt;|\"input_valid \u548c input_enable \u5747\u4e3a 1\"| G1{\"\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u586b\u6ee1\"}\nG1 --&gt;|Y| H1[\"\u5c06 data_in \u5199\u5165\u5185\u5b58\u7684\u6700\u540e\u4e00\u4e2a 16 bit \u7a7a\u95f4\u4e2d\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\"]\nG1 --&gt;|N| I1[\"\u5c06 data_in \u7ee7\u7eed\u5199\u5165\u5185\u5b58\u4e2d\"]\nE --&gt;|\"output_valid \u548c output_enable \u5747\u4e3a 1\"| G2{\"\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u9a6c\u4e0a\u8bfb\u7a7a\"}\nG2 --&gt;|Y| H2[\"\u8bfb\u51fa\u5185\u5b58\u4e2d\u6700\u540e\u4e00\u4e2a 8 bit \u6570\u636e\uff0c&lt;br/&gt;\u540c\u65f6\u8fdb\u5165\u8bfb\u53d6\u6570\u636e\u72b6\u6001\"]\nG2 --&gt;|N| I2[\"\u5c06\u5185\u5b58\u4e2d\u7684\u6570\u636e\u8bfb\u51fa\"]\nH1 &amp; I1 &amp; H2 &amp; I2 --&gt; End</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_6","title":"\u8bf4\u660e","text":"<ol> <li>\u5728 <code>input</code> \u72b6\u6001\u4e0b\uff0c\u5f53\u5199\u5230\u7b2c 30 \u4e2a\u5730\u5740\u65f6\u8ba4\u4e3a\u5199\u6ee1\uff08\u56e0\u4e3a\u4e00\u4e2a\u5730\u5740\u50a8\u5b58 8 bit \u6570\u636e\uff0c\u6bcf\u6b21\u5199\u5165\u4e24\u4e2a\u5730\u5740\uff0c\u5373 16 bit\uff09\uff1b</li> </ol> <p>\u540c\u7406\uff0c\u5728 <code>output</code> \u72b6\u6001\u4e0b\uff0c\u8bfb\u5230\u7b2c 31 \u4e2a\u5730\u5740\u65f6\u8ba4\u4e3a\u8bfb\u7a7a\u3002</p> <ol> <li>\u672c\u5b9e\u9a8c\u5168\u7a0b\u4f7f\u7528 \u975e\u963b\u585e\u8d4b\u503c \uff0c\u6240\u4ee5\u5728\u8bfb / \u5199\u5230\u6700\u540e\u4e00\u4e2a\u5730\u5740\u65f6\uff0c\u5c31\u5e94\u8be5\u8f6c\u6362 <code>input_enable</code> / <code>output_valid</code> \u4fe1\u53f7\uff0c\u5e76\u540c\u65f6\u5b8c\u6210\u6700\u540e\u4e00\u4e2a\u8bfb / \u5199\u64cd\u4f5c\uff0c\u800c\u4e0d\u662f\u7b49\u5230\u8bfb / \u5199\u5b8c\u540e\u3002</li> </ol>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_7","title":"\u9644\u52a0\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_8","title":"\u6d41\u7a0b\u56fe","text":"<pre><code>flowchart LR\nA(\"\u5f00\u59cb\") --&gt; B{\"\u5224\u65ad\u662f\u5426\u5230\u8fbe\u65f6\u949f\u4fe1\u53f7\u4e0a\u5347\u6cbf&lt;br/&gt;\u6216\u7f6e\u4f4d\u4fe1\u53f7\u4e0b\u964d\u6cbf\"}\nB --&gt;|N| End(\"\u7ed3\u675f\")\nB --&gt;|Y| D{\"\u5224\u65ad\u4fe1\u53f7\u7c7b\u578b\"}\nD --&gt;|\"clk \u4e0a\u5347\u6cbf\"| E{\"input_valid \u548c input_enable&lt;br/&gt;\u662f\u5426\u5747\u4e3a 1\"}\nD --&gt;|\"rstn \u4e0b\u964d\u6cbf\"| F[\"\u8fdb\u884c\u7f6e\u4f4d\u64cd\u4f5c\uff0c&lt;br/&gt;\u6e05\u9664\u5185\u5b58\u6240\u6709\u6570\u636e&lt;br/&gt;\u5e76\u8fdb\u5165\u63a5\u53d7\u6570\u636e\u72b6\u6001\"]\nF --&gt; End\nE --&gt;|Y| I1[\"\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5c06 data_in \u7ee7\u7eed\u5199\u5165\u5185\u5b58\u4e2d\"]\nE --&gt;|N| G3{\"output_valid \u548c output_enable &lt;br/&gt;\u662f\u5426\u5747\u4e3a 1\"}\nI1 --&gt; G3\nG3 --&gt;|Y| G2{\"\u8fdb\u5165\u8f93\u51fa\u6570\u636e\u72b6\u6001\uff0c&lt;br/&gt;\u5224\u65ad\u662f\u5426\u8bfb\u7a7a\"}\nG3 --&gt;|N| End\nG2 --&gt;|Y| H2[\"\u8bfb\u51fa\u5185\u5b58\u4e2d\u6700\u540e 2 \u4e2a\u5730\u5740\u7684\u6570\u636e\uff0c&lt;br/&gt;\u6e05\u9664\u5185\u5b58\uff0c\u8fdb\u5165\u8bfb\u53d6\u6570\u636e\u72b6\u6001\"]\nG2 --&gt;|N| I2[\"\u5c06\u5185\u5b58\u4e2d\u7684\u6570\u636e\u8bfb\u51fa\"]\nH2 &amp; I2 --&gt; End</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_9","title":"\u8bf4\u660e","text":"<ol> <li> <p>\u548c\u4e0a\u4e00\u5b9e\u9a8c\u76f8\u6bd4\uff0c\u672c\u5b9e\u9a8c\u6709\u4e24\u4e2a\u6700\u5927\u533a\u522b\uff1a\u9996\u5148\u662f\u8f93\u5165\u8f93\u51fa\u7684\u7aef\u53e3\u4f4d\u5bbd\u53d1\u751f\u4e86\u6539\u53d8\uff0c\u5176\u6b21\u662f\u8bfb\u53d6\u89c4\u5219\u7684\u53d8\u5316\u3002</p> </li> <li> <p>\u8bfb\u51fa 16 bit \u6570\u636e\u7684\u65f6\u5019\uff0c\u662f\u628a\u5148\u5199\u5165\u7684 8 bit \u6570\u636e\u653e\u5728\u8bfb\u51fa\u6570\u636e\u7684\u9ad8 8 \u4f4d\uff0c\u8fd8\u662f\u628a\u5b83\u653e\u5728\u4f4e 8 \u4f4d\uff0c\u8bb2\u4e49\u6ca1\u6709\u8bf4\u6e05\u695a\u3002\u6211\u7684\u5904\u7406\u65b9\u6cd5\u662f\u653e\u5728\u9ad8 8 \u4f4d\uff08\u65b9\u4fbf\u9605\u8bfb\uff09\uff0c\u63a5\u4e0b\u6765\u6211\u4eec\u91cd\u70b9\u5173\u6ce8\u8bfb\u53d6\u89c4\u5219\u662f\u600e\u6837\u53d8\u5316\u7684\u3002</p> </li> <li> <p>\u5728\u672c\u5b9e\u9a8c\u4e2d\uff0c\u8bfb\u5199\u4e4b\u6240\u4ee5\u80fd\u540c\u65f6\u8fdb\u884c\uff0c\u662f\u56e0\u4e3a\u51fa\u73b0\u4e86 <code>input_enable</code> \u548c <code>output_valid</code> \u53ef\u4ee5\u540c\u65f6\u4e3a 1 \u7684\u60c5\u666f\u3002\u56e0\u6b64\uff0c\u6211\u4eec\u9996\u5148\u9700\u8981\u4fee\u6539 <code>input_enable</code> \u548c <code>output_valid</code> \u7684\u8d4b\u503c\u89c4\u5219\uff1a</p> </li> <li> <p>\u5bf9\u4e8e <code>input_enable</code>  \u4fe1\u53f7\uff0c\u521d\u59cb\u5316\u4e3a 1\uff0c\u5199\u6ee1\u65f6\u8d4b\u503c\u4e3a 0\uff0c\u8bfb\u7a7a\u65f6\u53c8\u8d4b\u503c\u4e3a 1\u3002</p> </li> <li> <p>\u800c\u5bf9\u4e8e <code>output_valid</code>  \u4fe1\u53f7\uff0c\u53ea\u8981\u5185\u5b58\u4e2d\u5b58\u5728\u8fd8\u6ca1\u6709\u8bfb\u51fa\u7684\u6570\u636e\uff0c\u90fd\u5e94\u8be5\u8d4b\u503c\u4e3a 1\u3002\u56e0\u6b64\uff0c\u6211\u4eec\u9700\u8981\u5bf9\u8be5\u4fe1\u53f7\u7684\u8d4b\u503c\u6307\u5b9a\u4e00\u4e2a\u7279\u5b9a\u7684\u89c4\u5219\uff0c\u4e0b\u9762\u662f\u5177\u4f53\u5b9e\u73b0\u65b9\u5f0f\uff1a</p> Verilog<pre><code>module fifo2(...);\n  ...\n  wire output_v;\n  assign output_v = (write_addr - read_addr &gt;= 2)? 1'b1 : 1'b0;\n  ...\n  always @(posedge clk or negedge rstn) begin\n  output_valid &lt;= output_v;\n  ...\n  end\nendmodule\n</code></pre> <p>\u5173\u4e8e <code>write_addr</code> \u548c <code>read_addr</code> \u7684\u5b9a\u4e49\uff0c\u4e0e\u8001\u5e08\u6240\u7ed9\u793a\u4f8b\u76f8\u540c\uff0c\u4e0d\u518d\u8d58\u8ff0\u3002</p> <p>\u6211\u7684\u5904\u7406\u65b9\u6cd5\u662f\u5728\u6a21\u5757\u4e2d\u81ea\u5b9a\u4e49\u4e86\u4e00\u4e2a  <code>wire</code> \u578b\u53d8\u91cf <code>output_v</code> \u3002\u8fd9\u6837\u505a\u6709\u4e00\u4e2a\u597d\u5904\uff0c <code>wire</code> \u578b\u53d8\u91cf\u80fd\u591f\u6839\u636e\u5b83\u7684\u5b9a\u4e49\u5b9e\u65f6\u53d8\u5316\uff0c\u56e0\u6b64\u5728\u6bcf\u4e2a\u5faa\u73af\u4e2d\uff0c\u5b83\u80fd\u591f\u7acb\u523b\u68c0\u6d4b\u51fa\u662f\u5426\u8fd8\u80fd\u8bfb\u51fa\u6570\u636e\u3002\u5f53\u5185\u5b58\u4e2d\u5b58\u5728\u672a\u8bfb\u51fa\u6570\u636e\u7684\u65f6\u5019\uff0c\u4e00\u65e6\u5916\u754c\u4f20\u6765  <code>output_enable</code> \u4fe1\u53f7\uff0c\u5c31\u53ef\u4ee5\u7acb\u523b\u8bfb\u51fa\u3002\u4e0d\u7136\u7b49\u5230\u5185\u90e8  <code>output_valid</code> \u4fe1\u53f7\u6539\u53d8\u7684\u65f6\u5019\uff0c\u5916\u90e8\u7684 <code>output_enable</code> \u4fe1\u53f7\u5df2\u7ecf\u4e0d\u662f\u539f\u6765\u7684\u4fe1\u53f7\u4e86\u3002</p> </li> <li> <p>\u9664\u6b64\u4e4b\u5916\uff0c\u4e3a\u4e86\u80fd\u4f7f\u5f97 FIFO \u80fd\u5728\u8bfb\u7a7a\u540e\u4ece\u5934\u5f00\u59cb\u5de5\u4f5c\uff0c\u6211\u8fd8\u5bf9\u4e00\u4e2a\u5730\u65b9\u8fdb\u884c\u4e86\u5c0f\u4fee\u6539\uff1a</p> </li> </ol> Verilog<pre><code>if (write_addr == 31) begin\n    input_enable   &lt;= 1'b0;\n    write_addr     &lt;= 5'b0;  // \u6ce8\u610f\u8fd9\u91cc\n    mem[31][ 7: 0] &lt;= data_in[ 7: 0];\nend\nelse begin\n    write_addr             &lt;= write_addr + 1;\n    mem[write_addr][ 7: 0] &lt;= data_in[ 7: 0];\nend\n</code></pre> <p>\u8fd9\u91cc\u4fee\u6539\u4e86\u8bfb\u5165\u4f4d\u7f6e\u7684\u5224\u65ad\uff0c\u8fd9\u662f\u548c\u6b63\u5f0f\u5b9e\u9a8c\u4e0d\u4e00\u6837\u7684\u5730\u65b9\u3002\u6b64\u5904\uff0c <code>write_addr</code> \u5728\u503c\u7b49\u4e8e 31 \u540e\u5c06\u5176\u91cd\u65b0\u8d4b\u503c\u4e3a 0\u3002\u56e0\u4e3a\u5b83\u7684\u5b9a\u4e49\u662f 5 \u4f4d\u65e0\u7b26\u53f7\u4e8c\u8fdb\u5236\u6570\uff0c\u6240\u4ee5\u5728\u8fd9\u79cd\u60c5\u51b5\u4e0b <code>write_addr</code> \u548c <code>read_addr</code> \u7684\u5dee\u503c\u4ecd\u7136\u662f\u5408\u6cd5\u7684\uff0c\u540c\u6837\u53ef\u4ee5\u8fd4\u56de\u51fa\u672a\u8bfb\u51fa\u6570\u636e\u6240\u5360\u7a7a\u95f4\u7684\u5927\u5c0f\uff0c\u80fd\u4fdd\u8bc1 <code>write_addr - read_addr &gt;= 2</code> \u4f9d\u7136\u9002\u7528\u3002</p> <p>\u5982\u679c\u6309\u7167\u6b63\u5f0f\u5b9e\u9a8c\u7684\u89c4\u5219\uff0c <code>write_addr == 31</code>  \u540e\u4fdd\u6301\u4e0d\u53d8\u7684\u8bdd\uff0c\u90a3\u4e48\u5f53 <code>read_addr == 30</code> \u7684\u65f6\u5019\uff0c\u56e0\u4e3a <code>write_addr - read_addr == 1</code> \uff0c\u5bfc\u81f4\u867d\u7136\u5185\u5b58\u4e2d\u8fd8\u5269\u6700\u540e 2 \u4e2a\u5730\u5740\u4e2d\u7684\u6570\u636e\uff0c\u4f46\u8bfb\u4e0d\u51fa\u6765\u3002</p>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_10","title":"\u63a5\u53e3\u5b9a\u4e49","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_11","title":"\u6b63\u5f0f\u5b9e\u9a8c","text":"\u8f93\u5165\u7aef\u53e3 \u4f4d\u5bbd \u8f93\u51fa\u7aef\u53e3 \u4f4d\u5bbd <code>clk</code> \uff08\u65f6\u949f\u4fe1\u53f7\uff09 1 <code>rstn</code> \uff08\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7\uff09 1 <code>input_valid</code> \uff08\u8f93\u5165\u6709\u6548\u4fe1\u53f7\uff09 1 <code>input_enable</code> \uff08\u8f93\u5165\u4f7f\u80fd\u4fe1\u53f7\uff09 1 <code>output_enable</code> \uff08\u8f93\u51fa\u4f7f\u80fd\u4fe1\u53f7\uff09 1 <code>output_valid</code> \uff08\u8f93\u51fa\u6709\u6548\u4fe1\u53f7\uff09 1 <code>data_in</code> \uff08\u6570\u636e\u8f93\u5165\u7aef\u53e3\uff09 16 <code>data_out</code> \uff08\u6570\u636e\u8f93\u51fa\u7aef\u53e3\uff09 8"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_12","title":"\u9644\u52a0\u5b9e\u9a8c","text":"\u8f93\u5165\u7aef\u53e3 \u4f4d\u5bbd \u8f93\u51fa\u7aef\u53e3 \u4f4d\u5bbd <code>clk</code> \uff08\u65f6\u949f\u4fe1\u53f7\uff09 1 <code>rstn</code> \uff08\u540c\u6b65\u7f6e\u4f4d\u4fe1\u53f7\uff09 1 <code>input_valid</code> \uff08\u8f93\u5165\u6709\u6548\u4fe1\u53f7\uff09 1 <code>input_enable</code> \uff08\u8f93\u5165\u4f7f\u80fd\u4fe1\u53f7\uff09 1 <code>output_enable</code> \uff08\u8f93\u51fa\u4f7f\u80fd\u4fe1\u53f7\uff09 1 <code>output_valid</code> \uff08\u8f93\u51fa\u6709\u6548\u4fe1\u53f7\uff09 1 <code>data_in</code> \uff08\u6570\u636e\u8f93\u5165\u7aef\u53e3\uff09 8 <code>data_out</code> \uff08\u6570\u636e\u8f93\u51fa\u7aef\u53e3\uff09 16"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_13","title":"\u8c03\u8bd5\u8fc7\u7a0b\u53ca\u7ed3\u679c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_14","title":"\u6b63\u5f0f\u5b9e\u9a8c","text":"<p>\u6ce2\u5f62\u56fe\u5982\u4e0b\uff1a</p> <p></p> <p></p>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_15","title":"\u9644\u52a0\u5b9e\u9a8c","text":"<p>\u6ce2\u5f62\u56fe\u5982\u4e0b\uff1a</p> <p></p>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_16","title":"\u5b9e\u9a8c\u603b\u7ed3","text":"<ul> <li> <p>\u901a\u8fc7\u672c\u6b21\u5b9e\u9a8c\uff0c\u6211\u5b66\u4e60\u5230\u4e86\u6709\u5173 <code>memory</code>  \u7684\u77e5\u8bc6\u3002\u4e4b\u524d\u5728\u8bfe\u5802\u4e0a\u5bf9\u8ba1\u7b97\u673a\u5b58\u50a8\u6570\u636e\u7684\u65b9\u5f0f\u6709\u4e86\u5927\u81f4\u7684\u4e86\u89e3\uff0c\u4f46\u53ea\u6709\u4eb2\u624b\u64cd\u4f5c\u540e\uff0c\u624d\u66f4\u52a0\u6df1\u523b\u5730\u4f53\u4f1a\u5230\u8ba1\u7b97\u673a\u7684\u5de5\u4f5c\u539f\u7406\u3002\u8fd9\u4e5f\u662f\u6211\u7b2c\u4e00\u6b21\u63a5\u89e6\u5230 <code>enable</code> \uff08\u4f7f\u80fd\uff09\u4fe1\u53f7\uff0c\u5e76\u5c06\u5176\u548c <code>valid</code> \uff08\u6709\u6548\uff09\u4fe1\u53f7\u52a0\u4ee5\u533a\u5206\uff0c\u4e86\u89e3\u5230\u5b83\u4eec\u5404\u81ea\u7684\u7528\u9014\u3002</p> </li> <li> <p>\u6b64\u5916\uff0c\u6211\u8fd8\u5bf9 \u963b\u585e\u8d4b\u503c \u548c \u975e\u963b\u585e\u8d4b\u503c \u6709\u4e86\u4e00\u4e2a\u5168\u65b0\u7684\u8ba4\u8bc6\u3002\u5728\u9644\u52a0\u5b9e\u9a8c\u4e2d\uff0c\u6211\u8d77\u521d\u901a\u8fc7\u4e00\u4e2a\u7b80\u5355\u7684 \u963b\u585e\u8d4b\u503c \uff0c\u8f7b\u677e\u5b8c\u6210\u4e86\u76ee\u6807\uff1a</p> </li> </ul> Verilog<pre><code>if (write_addr - read_addr &gt;= 2) begin\n    output_valid = 1'b1;\nend\nelse begin\n    output_valid = 1'b0;\nend\n</code></pre> <p>\u8fd9\u662f\u6211\u4e00\u5f00\u59cb\u7684\u601d\u8def\uff0c\u56e0\u4e3a\u8fd9\u6837\u53ef\u4ee5\u4fdd\u8bc1\u5728\u5185\u5b58\u4e2d\u5b58\u5728\u672a\u8bfb\u51fa\u6570\u636e\u7684\u65f6\u5019\uff0c\u4e00\u65e6\u5916\u754c\u7ed9\u5b9a\u7684 <code>output_enable</code> \u4fe1\u53f7\u4e3a\u771f\uff0c\u7acb\u9a6c\u5c31\u80fd\u5c06\u6570\u636e\u8bfb\u51fa\uff08\u5982\u679c\u91c7\u7528\u975e\u963b\u585e\u8d4b\u503c\uff0c\u90a3\u4e48\u7b49\u5230 <code>output_valid</code>  \u4fe1\u53f7\u66f4\u65b0\u7684\u65f6\u5019\uff0c <code>output_enable</code> \u4fe1\u53f7\u5df2\u7ecf\u6539\u53d8\u4e86\uff09\u3002</p> <p>\u4f46\u901a\u8fc7\u67e5\u9605\u8d44\u6599\u548c\u8001\u5e08\u4ee5\u5f80\u8bb2\u4e49\u5f97\u77e5\uff0c\u8fd9\u79cd\u505a\u6cd5\u867d\u7136\u5728\u672c\u5b9e\u9a8c\u9002\u7528\uff0c\u4f46\u662f\u5728\u65f6\u5e8f\u903b\u8f91\u8bbe\u8ba1\u4e2d\u5e94\u8be5\u5c3d\u91cf\u907f\u514d\uff0c\u56e0\u4e3a\u5728\u4e0d\u540c\u7f16\u8bd1\u73af\u5883\u4e2d\u4f1a\u9020\u6210\u4e0d\u53ef\u9884\u6d4b\u7684\u7ed3\u679c\u3002</p> <ul> <li> <p>\u4e8e\u662f\u6211\u6362\u4e86\u597d\u51e0\u6b21\u601d\u8def\uff0c\u5176\u4e2d\u4e00\u4e2a\u601d\u8def\u662f\uff1a\u5bf9\u5f53\u524d\u5f53\u524d\u5faa\u73af\u7ed3\u675f\u540e\u7684 <code>write_addr</code> \u548c <code>read_addr</code> \u7684\u5dee\u503c\u505a\u4e00\u4e2a\u9884\u6d4b\uff0c\u5e76\u5c06\u56db\u79cd\u4e0d\u540c\u9884\u6d4b\u60c5\u51b5\u7684\u7ed3\u679c\uff08\u662f\u672c\u6b21\u5faa\u73af\u7ed3\u675f\u540e\u7684 <code>write_addr</code> \u548c <code>read_addr</code> \u9884\u6d4b\u503c\uff0c\u4e0d\u662f\u5f53\u524d\u503c\uff09\u548c 2 \u8fdb\u884c\u6bd4\u8f83\uff08\u4e4b\u6240\u4ee5\u548c 2 \u6bd4\u662f\u56e0\u4e3a\u4e00\u6b21\u8bfb\u51fa\u8fde\u7eed 2 \u4e2a\u5730\u5740\u4e2d\u7684\u5185\u5bb9\uff09\uff0c\u4f5c\u4e3a\u7ed9 <code>output_valid</code> \u8d4b\u503c\u7684\u5224\u65ad\u6761\u4ef6\u3002\u4f46\u662f\u8fd9\u6837\u5199\u4e0d\u4ec5\u4ee3\u7801\u91cf\u5de8\u5927\uff0c\u800c\u4e14\u786c\u4ef6\u5c42\u9762\u4e5f\u4f1a\u5360\u636e\u5de8\u91cf\u8d44\u6e90\uff0c\u540e\u6765\u8fd8\u662f\u5f03\u7528\u4e86\u3002</p> </li> <li> <p>\u6700\u7ec8\u662f\u81ea\u5b9a\u4e49\u4e86\u4e00\u4e2a  <code>wire</code> \u578b\u53d8\u91cf <code>output_v</code> \u6765\u89e3\u51b3\u95ee\u9898\u3002\u6211\u4e5f\u56e0\u6b64\u5b66\u4e60\u5230 <code>wire</code> \u578b\u53d8\u91cf\u7684\u5168\u65b0\u7528\u6cd5\uff1a\u5728\u65f6\u5e8f\u903b\u8f91\u4e2d\uff0c\u5982\u679c\u51fa\u73b0\u975e\u963b\u585e\u8d4b\u503c\u89e3\u51b3\u4e0d\u4e86\u7684\u95ee\u9898\u65f6\uff0c\u53ef\u4ee5\u501f\u52a9 <code>wire</code> \u578b\u53d8\u91cf\u6765\u5de7\u5999\u5316\u89e3\u3002</p> </li> </ul>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_17","title":"\u6e90\u4ee3\u7801","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_18","title":"\u6b63\u5f0f\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_19","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module fifo(\n    input               clk,\n    input               rstn,\n    input               input_valid,\n    input               output_enable,\n    output reg          input_enable,\n    output reg          output_valid,\n    input       [15: 0] data_in,\n    output reg  [ 7: 0] data_out\n);\n\n    reg [ 7: 0] mem [31: 0];\n    reg [ 4: 0] write_addr;\n    reg [ 4: 0] read_addr;\n\n    always @(posedge clk or negedge rstn) begin\n        if (rstn == 0)begin\n            write_addr       &lt;= 5'b0;\n            read_addr        &lt;= 5'b0;\n            input_enable     &lt;= 1'b1;\n            output_valid     &lt;= 1'b0;\n            data_out[ 7:0]   &lt;= 8'bxxxxxxxx;\n        end\n        else begin\n            if ((input_valid == 1'b1) &amp;&amp; (input_enable == 1'b1)) begin\n                if (write_addr == 30) begin\n                    input_enable   &lt;= 1'b0;\n                    output_valid   &lt;= 1'b1;\n                    write_addr     &lt;= 5'b0;\n                    mem[30][ 7: 0] &lt;= data_in[ 7: 0];\n                    mem[31][ 7: 0] &lt;= data_in[15: 8];\n                end\n                else begin\n                    write_addr                 &lt;= write_addr + 2;\n                    mem[write_addr][ 7: 0]     &lt;= data_in[ 7: 0];\n                    mem[write_addr + 1][ 7: 0] &lt;= data_in[15: 8];\n                end\n            end\n            else if (output_valid == 1'b1 &amp;&amp; output_enable == 1'b1) begin\n                if (read_addr == 31) begin\n                    input_enable    &lt;= 1'b1;\n                    output_valid    &lt;= 1'b0;\n                    read_addr       &lt;= 5'b0;\n                    data_out[ 7: 0] &lt;= mem[31][ 7: 0];\n                end\n                else begin\n                    read_addr       &lt;= read_addr + 1;\n                    data_out[ 7: 0] &lt;= mem[read_addr][ 7: 0];\n                end\n            end\n            else begin\n            end\n        end\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_20","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module fifo_test(\n);\n    reg          clk;\n    reg          rstn;\n    reg          input_valid;\n    wire         input_enable;\n    wire         output_valid;\n    reg          output_enable;\n    reg  [15: 0] data_in;\n    wire [ 7: 0] data_out;\n\n    fifo inst_fifo_0(\n        .clk(                       clk),\n        .rstn(                     rstn),\n        .input_valid(       input_valid),\n        .input_enable(     input_enable),\n        .output_valid(     output_valid),\n        .output_enable(   output_enable),\n        .data_in(               data_in),\n        .data_out(             data_out)\n    );\n\n    always #2 begin\n        clk = ~clk;\n    end\n\n    initial begin\n        clk           = 1'b0;\n        rstn          = 1'b1;\n        input_valid   = 1'b1;\n        output_enable = 1'b0;\n        #1 rstn = 1'b0;\n        #2 rstn = 1'b1;\n    end\n\n    always begin\n        #4;\n        data_in = $random() % 17'b1_00000000_00000000;\n    end\n\n    always begin\n        #4;\n        input_valid   = $random() % 2'b10;\n        output_enable = $random() % 2'b10;\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_21","title":"\u9644\u52a0\u5b9e\u9a8c","text":""},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_22","title":"\u8bbe\u8ba1\u6587\u4ef6","text":"Verilog<pre><code>module fifo2(\n    input               clk,\n    input               rstn,\n    input               input_valid,\n    input               output_enable,\n    output reg          input_enable,\n    output reg          output_valid,\n    input       [ 7: 0] data_in,\n    output reg  [15: 0] data_out\n);\n\n    reg [ 7: 0] mem [31: 0];\n    reg [ 4: 0] write_addr;\n    reg [ 4: 0] read_addr;\n    wire output_v;\n\n    assign output_v = (write_addr - read_addr &gt;= 2)? 1'b1 : 1'b0;\n\n    always @(posedge clk or negedge rstn) begin\n        output_valid &lt;= output_v;\n        if (rstn == 0)begin\n            write_addr     &lt;= 5'b0;\n            read_addr      &lt;= 5'b0;\n            input_enable   &lt;= 1'b1;\n            output_valid   &lt;= 1'b0;\n            data_out[ 7:0] &lt;= 8'bxxxxxxxx;\n        end\n        else begin\n            if ((input_valid == 1'b1) &amp;&amp; (input_enable == 1'b1)) begin\n                if (write_addr == 31) begin\n                    input_enable   &lt;= 1'b0;\n                    write_addr     &lt;= 5'b0;\n                    mem[31][ 7: 0] &lt;= data_in[ 7: 0];\n                end\n                else begin\n                    write_addr             &lt;= write_addr + 1;\n                    mem[write_addr][ 7: 0] &lt;= data_in[ 7: 0];\n                end\n            end\n            if (output_v == 1'b1 &amp;&amp; output_enable == 1'b1) begin\n                if (read_addr == 30) begin\n                    input_enable    &lt;= 1'b1;\n                    output_valid    &lt;= 1'b0;\n                    read_addr       &lt;= 5'b0;\n                    data_out[ 7: 0] &lt;= mem[31][ 7: 0];\n                    data_out[15: 8] &lt;= mem[30][ 7: 0];\n                end\n                else begin\n                    read_addr       &lt;= read_addr + 2;\n                    data_out[ 7: 0] &lt;= mem[read_addr + 1][ 7: 0];\n                    data_out[15: 8] &lt;= mem[read_addr][ 7: 0];\n                end\n            end\n            else begin\n            end\n        end\n    end\nendmodule\n</code></pre>"},{"location":"UCAS/Digital%20Circuit/4/4_fifo/#_23","title":"\u6fc0\u52b1\u6d4b\u8bd5\u6587\u4ef6","text":"Verilog<pre><code>module fifo2_test(\n);\n    reg          clk;\n    reg          rstn;\n    reg          input_valid;\n    wire         input_enable;\n    wire         output_valid;\n    reg          output_enable;\n    reg  [ 7: 0] data_in;\n    wire [15: 0] data_out;\n\n    fifo2 inst_fifo2_0(\n        .clk(                       clk),\n        .rstn(                     rstn),\n        .input_valid(       input_valid),\n        .input_enable(     input_enable),\n        .output_valid(     output_valid),\n        .output_enable(   output_enable),\n        .data_in(               data_in),\n        .data_out(             data_out)\n    );\n\n    always #2 begin\n        clk = ~clk;\n    end\n\n    initial begin\n        clk           = 1'b0;\n        rstn          = 1'b1;\n        input_valid   = 1'b1;\n        output_enable = 1'b0;\n        #1 rstn = 1'b0;\n        #2 rstn = 1'b1;\n    end\n\n    always begin\n        #4;\n        data_in = $random() % 9'b1_0000_0000;\n    end\n\n    always begin\n        #4;\n        input_valid   = ~input_valid;\n    end\n\n    always begin\n        #12;\n        output_enable = ~output_enable;\n    end\nendmodule\n</code></pre>"},{"location":"test/Latex%20test/","title":"Latex \u6e32\u67d3\u6d4b\u8bd5","text":"\\[ \\begin{align} C_{i+1} &amp;= A_iB_i + (A_i + B_i)C_i \\\\         &amp;= A_iB_i + (A_i \\oplus B_i)C_i \\end{align} \\]"},{"location":"test/font/","title":"\u5b57\u4f53\u6d4b\u8bd5","text":""},{"location":"test/font/#_2","title":"\u6807\u9898","text":"<p>\u6b63\u5e38\u5b57</p>"},{"location":"test/font/#_3","title":"\u6807\u9898\uff08\u7c97\uff09","text":"<p>1 \u7c97\u4f53\u5b57</p>"},{"location":"test/font/#_4","title":"\u6807\u9898\uff08\u659c\uff09","text":"<p>2 \u659c\u4f53\u5b57</p>"},{"location":"test/font/#_5","title":"\u4ee3\u7801\u5757","text":"C<pre><code>#include &lt;stdio.h&gt;\n#include &lt;stdlib.h&gt;\n\nvoid printHouxu(char n[], int L[], int R[], int i);\nint main() {\n    int numV;\n    scanf(\"%d\", &amp;numV);\n    int L[numV], R[numV];\n    char n[numV];\n    for (int i = 0; i &lt; numV; i++) {\n        L[i] = 0;\n        R[i] = 0;\n    }\n    struct element{\n        char data;\n        int pos[2];\n    }elem[numV];\n\n    for (int i = 0; i &lt; numV; i++){\n        elem[i].data = '0';\n        elem[i].pos[0] = 0;\n        elem[i].pos[1] = 0;\n    }\n    for (int i = 0; i &lt; (numV - 1) / 2; i++) {\n        scanf(\" %c %d %d\", &amp;elem[i].data, &amp;elem[i].pos[0], &amp;elem[i].pos[1]);\n        n[i] = elem[i].data;\n        L[i] = elem[i].pos[1];\n        R[i] = elem[i].pos[0];\n    }\n    for (int i = (numV - 1) / 2; i &lt; numV; i++) {\n        scanf(\" %c\", &amp;elem[i].data);\n        n[i] = elem[i].data;\n    }\n    printHouxu(n, L, R, 0);\n    return 0;\n}\n\nvoid printHouxu(char n[], int L[], int R[], int i) {\n    if (i &gt;= 0 &amp;&amp; n[i] != '0') {\n        if (L[i] != 0) {\n            printHouxu(n, L, R, L[i]);\n        }\n        if (R[i] != 0) {\n            printHouxu(n, L, R, R[i]);\n        }\n        printf(\"%c\", n[i]);\n    }\n}\n</code></pre>"}]}