
FATFS_F7_SDMMC_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072a8  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08007470  08007470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007924  08007924  00009014  2**0
                  CONTENTS
  4 .ARM          00000008  08007924  08007924  00008924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800792c  0800792c  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800792c  0800792c  0000892c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007930  08007930  00008930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007934  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002071c  20000014  08007948  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20020730  08007948  00009730  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4de  00000000  00000000  00009044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002408  00000000  00000000  00016522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  00018930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f4  00000000  00000000  00019508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000260d4  00000000  00000000  00019dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fdbb  00000000  00000000  0003fed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9f30  00000000  00000000  0004fc8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139bbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fe8  00000000  00000000  00139c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0013cbe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000014 	.word	0x20000014
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08007458 	.word	0x08007458

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000018 	.word	0x20000018
 8000204:	08007458 	.word	0x08007458

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b96a 	b.w	80004f4 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	460c      	mov	r4, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14e      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000244:	4694      	mov	ip, r2
 8000246:	458c      	cmp	ip, r1
 8000248:	4686      	mov	lr, r0
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	d962      	bls.n	8000316 <__udivmoddi4+0xde>
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0320 	rsb	r3, r2, #32
 8000256:	4091      	lsls	r1, r2
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000260:	4319      	orrs	r1, r3
 8000262:	fa00 fe02 	lsl.w	lr, r0, r2
 8000266:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026a:	fa1f f68c 	uxth.w	r6, ip
 800026e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000272:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000276:	fb07 1114 	mls	r1, r7, r4, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb04 f106 	mul.w	r1, r4, r6
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f104 30ff 	add.w	r0, r4, #4294967295
 800028e:	f080 8112 	bcs.w	80004b6 <__udivmoddi4+0x27e>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 810f 	bls.w	80004b6 <__udivmoddi4+0x27e>
 8000298:	3c02      	subs	r4, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a59      	subs	r1, r3, r1
 800029e:	fa1f f38e 	uxth.w	r3, lr
 80002a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a6:	fb07 1110 	mls	r1, r7, r0, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb00 f606 	mul.w	r6, r0, r6
 80002b2:	429e      	cmp	r6, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x94>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80002be:	f080 80fc 	bcs.w	80004ba <__udivmoddi4+0x282>
 80002c2:	429e      	cmp	r6, r3
 80002c4:	f240 80f9 	bls.w	80004ba <__udivmoddi4+0x282>
 80002c8:	4463      	add	r3, ip
 80002ca:	3802      	subs	r0, #2
 80002cc:	1b9b      	subs	r3, r3, r6
 80002ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d2:	2100      	movs	r1, #0
 80002d4:	b11d      	cbz	r5, 80002de <__udivmoddi4+0xa6>
 80002d6:	40d3      	lsrs	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	e9c5 3200 	strd	r3, r2, [r5]
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d905      	bls.n	80002f2 <__udivmoddi4+0xba>
 80002e6:	b10d      	cbz	r5, 80002ec <__udivmoddi4+0xb4>
 80002e8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4608      	mov	r0, r1
 80002f0:	e7f5      	b.n	80002de <__udivmoddi4+0xa6>
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	d146      	bne.n	8000388 <__udivmoddi4+0x150>
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xcc>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f0c0 80f0 	bcc.w	80004e4 <__udivmoddi4+0x2ac>
 8000304:	1a86      	subs	r6, r0, r2
 8000306:	eb64 0303 	sbc.w	r3, r4, r3
 800030a:	2001      	movs	r0, #1
 800030c:	2d00      	cmp	r5, #0
 800030e:	d0e6      	beq.n	80002de <__udivmoddi4+0xa6>
 8000310:	e9c5 6300 	strd	r6, r3, [r5]
 8000314:	e7e3      	b.n	80002de <__udivmoddi4+0xa6>
 8000316:	2a00      	cmp	r2, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x204>
 800031c:	eba1 040c 	sub.w	r4, r1, ip
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	fa1f f78c 	uxth.w	r7, ip
 8000328:	2101      	movs	r1, #1
 800032a:	fbb4 f6f8 	udiv	r6, r4, r8
 800032e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000332:	fb08 4416 	mls	r4, r8, r6, r4
 8000336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033a:	fb07 f006 	mul.w	r0, r7, r6
 800033e:	4298      	cmp	r0, r3
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x11c>
 8000342:	eb1c 0303 	adds.w	r3, ip, r3
 8000346:	f106 34ff 	add.w	r4, r6, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x11a>
 800034c:	4298      	cmp	r0, r3
 800034e:	f200 80cd 	bhi.w	80004ec <__udivmoddi4+0x2b4>
 8000352:	4626      	mov	r6, r4
 8000354:	1a1c      	subs	r4, r3, r0
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb4 f0f8 	udiv	r0, r4, r8
 800035e:	fb08 4410 	mls	r4, r8, r0, r4
 8000362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000366:	fb00 f707 	mul.w	r7, r0, r7
 800036a:	429f      	cmp	r7, r3
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x148>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 34ff 	add.w	r4, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x146>
 8000378:	429f      	cmp	r7, r3
 800037a:	f200 80b0 	bhi.w	80004de <__udivmoddi4+0x2a6>
 800037e:	4620      	mov	r0, r4
 8000380:	1bdb      	subs	r3, r3, r7
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0x9c>
 8000388:	f1c1 0620 	rsb	r6, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 f706 	lsr.w	r7, r2, r6
 8000392:	431f      	orrs	r7, r3
 8000394:	fa20 fc06 	lsr.w	ip, r0, r6
 8000398:	fa04 f301 	lsl.w	r3, r4, r1
 800039c:	ea43 030c 	orr.w	r3, r3, ip
 80003a0:	40f4      	lsrs	r4, r6
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	0c38      	lsrs	r0, r7, #16
 80003a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003ac:	fbb4 fef0 	udiv	lr, r4, r0
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	fb00 441e 	mls	r4, r0, lr, r4
 80003b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003bc:	fb0e f90c 	mul.w	r9, lr, ip
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	d90a      	bls.n	80003de <__udivmoddi4+0x1a6>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ce:	f080 8084 	bcs.w	80004da <__udivmoddi4+0x2a2>
 80003d2:	45a1      	cmp	r9, r4
 80003d4:	f240 8081 	bls.w	80004da <__udivmoddi4+0x2a2>
 80003d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003dc:	443c      	add	r4, r7
 80003de:	eba4 0409 	sub.w	r4, r4, r9
 80003e2:	fa1f f983 	uxth.w	r9, r3
 80003e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ea:	fb00 4413 	mls	r4, r0, r3, r4
 80003ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d907      	bls.n	800040a <__udivmoddi4+0x1d2>
 80003fa:	193c      	adds	r4, r7, r4
 80003fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000400:	d267      	bcs.n	80004d2 <__udivmoddi4+0x29a>
 8000402:	45a4      	cmp	ip, r4
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0x29a>
 8000406:	3b02      	subs	r3, #2
 8000408:	443c      	add	r4, r7
 800040a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040e:	fba0 9302 	umull	r9, r3, r0, r2
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	429c      	cmp	r4, r3
 8000418:	46ce      	mov	lr, r9
 800041a:	469c      	mov	ip, r3
 800041c:	d351      	bcc.n	80004c2 <__udivmoddi4+0x28a>
 800041e:	d04e      	beq.n	80004be <__udivmoddi4+0x286>
 8000420:	b155      	cbz	r5, 8000438 <__udivmoddi4+0x200>
 8000422:	ebb8 030e 	subs.w	r3, r8, lr
 8000426:	eb64 040c 	sbc.w	r4, r4, ip
 800042a:	fa04 f606 	lsl.w	r6, r4, r6
 800042e:	40cb      	lsrs	r3, r1
 8000430:	431e      	orrs	r6, r3
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c5 6400 	strd	r6, r4, [r5]
 8000438:	2100      	movs	r1, #0
 800043a:	e750      	b.n	80002de <__udivmoddi4+0xa6>
 800043c:	f1c2 0320 	rsb	r3, r2, #32
 8000440:	fa20 f103 	lsr.w	r1, r0, r3
 8000444:	fa0c fc02 	lsl.w	ip, ip, r2
 8000448:	fa24 f303 	lsr.w	r3, r4, r3
 800044c:	4094      	lsls	r4, r2
 800044e:	430c      	orrs	r4, r1
 8000450:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000454:	fa00 fe02 	lsl.w	lr, r0, r2
 8000458:	fa1f f78c 	uxth.w	r7, ip
 800045c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000460:	fb08 3110 	mls	r1, r8, r0, r3
 8000464:	0c23      	lsrs	r3, r4, #16
 8000466:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046a:	fb00 f107 	mul.w	r1, r0, r7
 800046e:	4299      	cmp	r1, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x24c>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 36ff 	add.w	r6, r0, #4294967295
 800047a:	d22c      	bcs.n	80004d6 <__udivmoddi4+0x29e>
 800047c:	4299      	cmp	r1, r3
 800047e:	d92a      	bls.n	80004d6 <__udivmoddi4+0x29e>
 8000480:	3802      	subs	r0, #2
 8000482:	4463      	add	r3, ip
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f1f8 	udiv	r1, r3, r8
 800048c:	fb08 3311 	mls	r3, r8, r1, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb01 f307 	mul.w	r3, r1, r7
 8000498:	42a3      	cmp	r3, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x276>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a4:	d213      	bcs.n	80004ce <__udivmoddi4+0x296>
 80004a6:	42a3      	cmp	r3, r4
 80004a8:	d911      	bls.n	80004ce <__udivmoddi4+0x296>
 80004aa:	3902      	subs	r1, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	1ae4      	subs	r4, r4, r3
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e739      	b.n	800032a <__udivmoddi4+0xf2>
 80004b6:	4604      	mov	r4, r0
 80004b8:	e6f0      	b.n	800029c <__udivmoddi4+0x64>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e706      	b.n	80002cc <__udivmoddi4+0x94>
 80004be:	45c8      	cmp	r8, r9
 80004c0:	d2ae      	bcs.n	8000420 <__udivmoddi4+0x1e8>
 80004c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7a8      	b.n	8000420 <__udivmoddi4+0x1e8>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e7ed      	b.n	80004ae <__udivmoddi4+0x276>
 80004d2:	4603      	mov	r3, r0
 80004d4:	e799      	b.n	800040a <__udivmoddi4+0x1d2>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e7d4      	b.n	8000484 <__udivmoddi4+0x24c>
 80004da:	46d6      	mov	lr, sl
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1a6>
 80004de:	4463      	add	r3, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e74d      	b.n	8000380 <__udivmoddi4+0x148>
 80004e4:	4606      	mov	r6, r0
 80004e6:	4623      	mov	r3, r4
 80004e8:	4608      	mov	r0, r1
 80004ea:	e70f      	b.n	800030c <__udivmoddi4+0xd4>
 80004ec:	3e02      	subs	r6, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	e730      	b.n	8000354 <__udivmoddi4+0x11c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <BSP_SD_SDMMC_Init>:
 * @brief  Initializes the SD card device.
 * @retval SD status
 */
uint8_t
BSP_SD_SDMMC_Init (void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80004fe:	2300      	movs	r3, #0
 8000500:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_SDMMC_IsDetected() != SD_PRESENT)
 8000502:	f000 f890 	bl	8000626 <BSP_SD_SDMMC_IsDetected>
 8000506:	4603      	mov	r3, r0
 8000508:	2b01      	cmp	r3, #1
 800050a:	d001      	beq.n	8000510 <BSP_SD_SDMMC_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800050c:	2302      	movs	r3, #2
 800050e:	e00c      	b.n	800052a <BSP_SD_SDMMC_Init+0x32>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8000510:	4808      	ldr	r0, [pc, #32]	@ (8000534 <BSP_SD_SDMMC_Init+0x3c>)
 8000512:	f002 f831 	bl	8002578 <HAL_SD_Init>
 8000516:	4603      	mov	r3, r0
 8000518:	71fb      	strb	r3, [r7, #7]

  /* Config 4 bit */
  sd_state = HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B);
 800051a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800051e:	4805      	ldr	r0, [pc, #20]	@ (8000534 <BSP_SD_SDMMC_Init+0x3c>)
 8000520:	f002 fdfa 	bl	8003118 <HAL_SD_ConfigWideBusOperation>
 8000524:	4603      	mov	r3, r0
 8000526:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8000528:	79fb      	ldrb	r3, [r7, #7]
}
 800052a:	4618      	mov	r0, r3
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	20000030 	.word	0x20000030

08000538 <BSP_SD_SDMMC_ReadBlocks_DMA>:
 */
uint8_t
BSP_SD_SDMMC_ReadBlocks_DMA (uint32_t *pData,
                             uint32_t  ReadAddr,
                             uint32_t  NumOfBlocks)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000544:	2300      	movs	r3, #0
 8000546:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	68ba      	ldr	r2, [r7, #8]
 800054c:	68f9      	ldr	r1, [r7, #12]
 800054e:	4806      	ldr	r0, [pc, #24]	@ (8000568 <BSP_SD_SDMMC_ReadBlocks_DMA+0x30>)
 8000550:	f002 f8ca 	bl	80026e8 <HAL_SD_ReadBlocks_DMA>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <BSP_SD_SDMMC_ReadBlocks_DMA+0x26>
      != HAL_OK)
  {
    sd_state = MSD_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800055e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3718      	adds	r7, #24
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000030 	.word	0x20000030

0800056c <BSP_SD_SDMMC_WriteBlocks_DMA>:
 */
uint8_t
BSP_SD_SDMMC_WriteBlocks_DMA (uint32_t *pData,
                              uint32_t  WriteAddr,
                              uint32_t  NumOfBlocks)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8000578:	2300      	movs	r3, #0
 800057a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	68f9      	ldr	r1, [r7, #12]
 8000582:	4806      	ldr	r0, [pc, #24]	@ (800059c <BSP_SD_SDMMC_WriteBlocks_DMA+0x30>)
 8000584:	f002 f992 	bl	80028ac <HAL_SD_WriteBlocks_DMA>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <BSP_SD_SDMMC_WriteBlocks_DMA+0x26>
      != HAL_OK)
  {
    sd_state = MSD_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8000592:	7dfb      	ldrb	r3, [r7, #23]
}
 8000594:	4618      	mov	r0, r3
 8000596:	3718      	adds	r7, #24
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000030 	.word	0x20000030

080005a0 <BSP_SD_SDMMC_GetCardState>:
 *            @arg  SD_TRANSFER_OK: No data transfer is acting
 *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
 */
uint8_t
BSP_SD_SDMMC_GetCardState (void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER)
 80005a4:	4805      	ldr	r0, [pc, #20]	@ (80005bc <BSP_SD_SDMMC_GetCardState+0x1c>)
 80005a6:	f002 fe51 	bl	800324c <HAL_SD_GetCardState>
 80005aa:	4603      	mov	r3, r0
              ? SD_TRANSFER_OK
              : SD_TRANSFER_BUSY);
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	bf14      	ite	ne
 80005b0:	2301      	movne	r3, #1
 80005b2:	2300      	moveq	r3, #0
 80005b4:	b2db      	uxtb	r3, r3
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000030 	.word	0x20000030

080005c0 <BSP_SD_SDMMC_GetCardInfo>:
 * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
 * @retval None
 */
__weak void
BSP_SD_SDMMC_GetCardInfo (HAL_SD_CardInfoTypeDef *CardInfo)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80005c8:	6879      	ldr	r1, [r7, #4]
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <BSP_SD_SDMMC_GetCardInfo+0x18>)
 80005cc:	f002 fd78 	bl	80030c0 <HAL_SD_GetCardInfo>
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000030 	.word	0x20000030

080005dc <HAL_SD_AbortCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_AbortCallback (SD_HandleTypeDef *hsd)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_AbortCallback();
 80005e4:	f000 f818 	bl	8000618 <BSP_SD_SDMMC_AbortCallback>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <HAL_SD_TxCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_TxCpltCallback (SD_HandleTypeDef *hsd)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_WriteCpltCallback();
 80005f8:	f004 f9c8 	bl	800498c <BSP_SD_SDMMC_WriteCpltCallback>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <HAL_SD_RxCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
HAL_SD_RxCpltCallback (SD_HandleTypeDef *hsd)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  BSP_SD_SDMMC_ReadCpltCallback();
 800060c:	f004 f9ca 	bl	80049a4 <BSP_SD_SDMMC_ReadCpltCallback>
}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}

08000618 <BSP_SD_SDMMC_AbortCallback>:
 * @retval None
 * @note empty (up to the user to fill it in or to remove it if useless)
 */
__weak void
BSP_SD_SDMMC_AbortCallback (void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr

08000626 <BSP_SD_SDMMC_IsDetected>:
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t
BSP_SD_SDMMC_IsDetected (void)
{
 8000626:	b480      	push	{r7}
 8000628:	b083      	sub	sp, #12
 800062a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800062c:	2301      	movs	r3, #1
 800062e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <bufsize>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int
bufsize (char *buf)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  int i = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
  while (*buf++ != '\0')
 800064c:	e002      	b.n	8000654 <bufsize+0x14>
  {
    i++;
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3301      	adds	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
  while (*buf++ != '\0')
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	1c5a      	adds	r2, r3, #1
 8000658:	607a      	str	r2, [r7, #4]
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d1f6      	bne.n	800064e <bufsize+0xe>
  }
  return i;
 8000660:	68fb      	ldr	r3, [r7, #12]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
	...

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	memset(buffer, 0xFF, BUFFER_SIZE); // Fill buffer with data
 8000674:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000678:	21ff      	movs	r1, #255	@ 0xff
 800067a:	4820      	ldr	r0, [pc, #128]	@ (80006fc <main+0x8c>)
 800067c:	f006 fea4 	bl	80073c8 <memset>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000680:	f000 f918 	bl	80008b4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000684:	f000 fa6f 	bl	8000b66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000688:	f000 f84a 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068c:	f000 f8d6 	bl	800083c <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 8000690:	f000 f8b4 	bl	80007fc <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */

  fr = f_mount(&SDFatFs_main, "", 1);
 8000694:	2201      	movs	r2, #1
 8000696:	491a      	ldr	r1, [pc, #104]	@ (8000700 <main+0x90>)
 8000698:	481a      	ldr	r0, [pc, #104]	@ (8000704 <main+0x94>)
 800069a:	f006 f9b1 	bl	8006a00 <f_mount>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <main+0x98>)
 80006a4:	701a      	strb	r2, [r3, #0]
  fr = f_open(&MyFile, "file3.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80006a6:	220a      	movs	r2, #10
 80006a8:	4918      	ldr	r1, [pc, #96]	@ (800070c <main+0x9c>)
 80006aa:	4819      	ldr	r0, [pc, #100]	@ (8000710 <main+0xa0>)
 80006ac:	f006 f9f2 	bl	8006a94 <f_open>
 80006b0:	4603      	mov	r3, r0
 80006b2:	461a      	mov	r2, r3
 80006b4:	4b14      	ldr	r3, [pc, #80]	@ (8000708 <main+0x98>)
 80006b6:	701a      	strb	r2, [r3, #0]

  /* Writing text */
  while (bytes_written < total_size)
 80006b8:	e014      	b.n	80006e4 <main+0x74>
  {
    fr = f_write(&MyFile, buffer, bufsize(buffer), &bw);
 80006ba:	4810      	ldr	r0, [pc, #64]	@ (80006fc <main+0x8c>)
 80006bc:	f7ff ffc0 	bl	8000640 <bufsize>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b13      	ldr	r3, [pc, #76]	@ (8000714 <main+0xa4>)
 80006c6:	490d      	ldr	r1, [pc, #52]	@ (80006fc <main+0x8c>)
 80006c8:	4811      	ldr	r0, [pc, #68]	@ (8000710 <main+0xa0>)
 80006ca:	f006 fb6b 	bl	8006da4 <f_write>
 80006ce:	4603      	mov	r3, r0
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <main+0x98>)
 80006d4:	701a      	strb	r2, [r3, #0]

    bytes_written += bw;
 80006d6:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <main+0xa8>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <main+0xa4>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4413      	add	r3, r2
 80006e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000718 <main+0xa8>)
 80006e2:	6013      	str	r3, [r2, #0]
  while (bytes_written < total_size)
 80006e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <main+0xa8>)
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <main+0xac>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d3e4      	bcc.n	80006ba <main+0x4a>
  }
  f_close(&MyFile);
 80006f0:	4807      	ldr	r0, [pc, #28]	@ (8000710 <main+0xa0>)
 80006f2:	f006 fd3e 	bl	8007172 <f_close>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f6:	bf00      	nop
 80006f8:	e7fd      	b.n	80006f6 <main+0x86>
 80006fa:	bf00      	nop
 80006fc:	20000514 	.word	0x20000514
 8000700:	08007470 	.word	0x08007470
 8000704:	200000b4 	.word	0x200000b4
 8000708:	20000000 	.word	0x20000000
 800070c:	08007474 	.word	0x08007474
 8000710:	200002ec 	.word	0x200002ec
 8000714:	20020514 	.word	0x20020514
 8000718:	20020518 	.word	0x20020518
 800071c:	20000004 	.word	0x20000004

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0320 	add.w	r3, r7, #32
 800072a:	2230      	movs	r2, #48	@ 0x30
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f006 fe4a 	bl	80073c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000748:	4a2a      	ldr	r2, [pc, #168]	@ (80007f4 <SystemClock_Config+0xd4>)
 800074a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800074e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000750:	4b28      	ldr	r3, [pc, #160]	@ (80007f4 <SystemClock_Config+0xd4>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075c:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <SystemClock_Config+0xd8>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a25      	ldr	r2, [pc, #148]	@ (80007f8 <SystemClock_Config+0xd8>)
 8000762:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000766:	6013      	str	r3, [r2, #0]
 8000768:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <SystemClock_Config+0xd8>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000774:	2301      	movs	r3, #1
 8000776:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000778:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800077c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077e:	2302      	movs	r3, #2
 8000780:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000782:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000788:	2319      	movs	r3, #25
 800078a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 800078c:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8000790:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000796:	2309      	movs	r3, #9
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079a:	f107 0320 	add.w	r3, r7, #32
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 fea4 	bl	80014ec <HAL_RCC_OscConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007aa:	f000 f8af 	bl	800090c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007ae:	f000 fe4d 	bl	800144c <HAL_PWREx_EnableOverDrive>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007b8:	f000 f8a8 	bl	800090c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007bc:	230f      	movs	r3, #15
 80007be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c0:	2302      	movs	r3, #2
 80007c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	2107      	movs	r1, #7
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 f92a 	bl	8001a34 <HAL_RCC_ClockConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007e6:	f000 f891 	bl	800090c <Error_Handler>
  }
}
 80007ea:	bf00      	nop
 80007ec:	3750      	adds	r7, #80	@ 0x50
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40007000 	.word	0x40007000

080007fc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000800:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 8000802:	4a0d      	ldr	r2, [pc, #52]	@ (8000838 <MX_SDMMC1_SD_Init+0x3c>)
 8000804:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000806:	4b0b      	ldr	r3, [pc, #44]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 8000808:	2200      	movs	r2, #0
 800080a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000812:	4b08      	ldr	r3, [pc, #32]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800081e:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 8000820:	2200      	movs	r2, #0
 8000822:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000824:	4b03      	ldr	r3, [pc, #12]	@ (8000834 <MX_SDMMC1_SD_Init+0x38>)
 8000826:	2200      	movs	r2, #0
 8000828:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	20000030 	.word	0x20000030
 8000838:	40012c00 	.word	0x40012c00

0800083c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a1a      	ldr	r2, [pc, #104]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b18      	ldr	r3, [pc, #96]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b15      	ldr	r3, [pc, #84]	@ (80008b0 <MX_GPIO_Init+0x74>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a14      	ldr	r2, [pc, #80]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000872:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a0e      	ldr	r2, [pc, #56]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000878:	f043 0308 	orr.w	r3, r3, #8
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0308 	and.w	r3, r3, #8
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <MX_GPIO_Init+0x74>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a08      	ldr	r2, [pc, #32]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MX_GPIO_Init+0x74>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008a2:	bf00      	nop
 80008a4:	3714      	adds	r7, #20
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800

080008b4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80008ba:	463b      	mov	r3, r7
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80008c6:	f000 fae1 	bl	8000e8c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80008ca:	2301      	movs	r3, #1
 80008cc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80008d6:	231f      	movs	r3, #31
 80008d8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80008da:	2387      	movs	r3, #135	@ 0x87
 80008dc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80008de:	2300      	movs	r3, #0
 80008e0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80008e2:	2300      	movs	r3, #0
 80008e4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80008e6:	2301      	movs	r3, #1
 80008e8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80008ea:	2301      	movs	r3, #1
 80008ec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80008ee:	2300      	movs	r3, #0
 80008f0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80008f2:	2300      	movs	r3, #0
 80008f4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80008f6:	463b      	mov	r3, r7
 80008f8:	4618      	mov	r0, r3
 80008fa:	f000 faff 	bl	8000efc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80008fe:	2004      	movs	r0, #4
 8000900:	f000 fadc 	bl	8000ebc <HAL_MPU_Enable>

}
 8000904:	bf00      	nop
 8000906:	3710      	adds	r7, #16
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000910:	b672      	cpsid	i
}
 8000912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <Error_Handler+0x8>

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <HAL_MspInit+0x44>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000922:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <HAL_MspInit+0x44>)
 8000924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000928:	6413      	str	r3, [r2, #64]	@ 0x40
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <HAL_MspInit+0x44>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <HAL_MspInit+0x44>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093a:	4a08      	ldr	r2, [pc, #32]	@ (800095c <HAL_MspInit+0x44>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000940:	6453      	str	r3, [r2, #68]	@ 0x44
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <HAL_MspInit+0x44>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800

08000960 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b0ac      	sub	sp, #176	@ 0xb0
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000978:	f107 0318 	add.w	r3, r7, #24
 800097c:	2284      	movs	r2, #132	@ 0x84
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f006 fd21 	bl	80073c8 <memset>
  if(hsd->Instance==SDMMC1)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a38      	ldr	r2, [pc, #224]	@ (8000a6c <HAL_SD_MspInit+0x10c>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d169      	bne.n	8000a64 <HAL_SD_MspInit+0x104>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8000990:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8000994:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000996:	2300      	movs	r3, #0
 8000998:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800099c:	2300      	movs	r3, #0
 800099e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a2:	f107 0318 	add.w	r3, r7, #24
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 f9f6 	bl	8001d98 <HAL_RCCEx_PeriphCLKConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 80009b2:	f7ff ffab 	bl	800090c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80009b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ba:	4a2d      	ldr	r2, [pc, #180]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80009c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ce:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	4a27      	ldr	r2, [pc, #156]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009d4:	f043 0304 	orr.w	r3, r3, #4
 80009d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009da:	4b25      	ldr	r3, [pc, #148]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	f003 0304 	and.w	r3, r3, #4
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009e6:	4b22      	ldr	r3, [pc, #136]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	4a21      	ldr	r2, [pc, #132]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009ec:	f043 0308 	orr.w	r3, r3, #8
 80009f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <HAL_SD_MspInit+0x110>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	f003 0308 	and.w	r3, r3, #8
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80009fe:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8000a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a06:	2302      	movs	r3, #2
 8000a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000a18:	230c      	movs	r3, #12
 8000a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a1e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a22:	4619      	mov	r1, r3
 8000a24:	4813      	ldr	r0, [pc, #76]	@ (8000a74 <HAL_SD_MspInit+0x114>)
 8000a26:	f000 fb65 	bl	80010f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a2a:	2304      	movs	r3, #4
 8000a2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a30:	2302      	movs	r3, #2
 8000a32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000a42:	230c      	movs	r3, #12
 8000a44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a48:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480a      	ldr	r0, [pc, #40]	@ (8000a78 <HAL_SD_MspInit+0x118>)
 8000a50:	f000 fb50 	bl	80010f4 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8000a54:	2200      	movs	r2, #0
 8000a56:	2100      	movs	r1, #0
 8000a58:	2031      	movs	r0, #49	@ 0x31
 8000a5a:	f000 f9e0 	bl	8000e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000a5e:	2031      	movs	r0, #49	@ 0x31
 8000a60:	f000 f9f9 	bl	8000e56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8000a64:	bf00      	nop
 8000a66:	37b0      	adds	r7, #176	@ 0xb0
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40012c00 	.word	0x40012c00
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020800 	.word	0x40020800
 8000a78:	40020c00 	.word	0x40020c00

08000a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <NMI_Handler+0x4>

08000a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <MemManage_Handler+0x4>

08000a94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad2:	f000 f885 	bl	8000be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <SDMMC1_IRQHandler+0x10>)
 8000ae2:	f001 ffc9 	bl	8002a78 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000030 	.word	0x20000030

08000af0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <SystemInit+0x20>)
 8000af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000afa:	4a05      	ldr	r2, [pc, #20]	@ (8000b10 <SystemInit+0x20>)
 8000afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b18:	f7ff ffea 	bl	8000af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b1e:	490d      	ldr	r1, [pc, #52]	@ (8000b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b20:	4a0d      	ldr	r2, [pc, #52]	@ (8000b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b34:	4c0a      	ldr	r4, [pc, #40]	@ (8000b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b42:	f006 fc57 	bl	80073f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b46:	f7ff fd93 	bl	8000670 <main>
  bx  lr    
 8000b4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b4c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b54:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000b58:	08007934 	.word	0x08007934
  ldr r2, =_sbss
 8000b5c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000b60:	20020730 	.word	0x20020730

08000b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC_IRQHandler>

08000b66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b6a:	2003      	movs	r0, #3
 8000b6c:	f000 f94c 	bl	8000e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b70:	200f      	movs	r0, #15
 8000b72:	f000 f805 	bl	8000b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b76:	f7ff fecf 	bl	8000918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <HAL_InitTick+0x54>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <HAL_InitTick+0x58>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	4619      	mov	r1, r3
 8000b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 f967 	bl	8000e72 <HAL_SYSTICK_Config>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	e00e      	b.n	8000bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b0f      	cmp	r3, #15
 8000bb2:	d80a      	bhi.n	8000bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f000 f92f 	bl	8000e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc0:	4a06      	ldr	r2, [pc, #24]	@ (8000bdc <HAL_InitTick+0x5c>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e000      	b.n	8000bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000008 	.word	0x20000008
 8000bd8:	20000010 	.word	0x20000010
 8000bdc:	2000000c 	.word	0x2000000c

08000be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000be4:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_IncTick+0x20>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4413      	add	r3, r2
 8000bf0:	4a04      	ldr	r2, [pc, #16]	@ (8000c04 <HAL_IncTick+0x24>)
 8000bf2:	6013      	str	r3, [r2, #0]
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	20000010 	.word	0x20000010
 8000c04:	2002051c 	.word	0x2002051c

08000c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c0c:	4b03      	ldr	r3, [pc, #12]	@ (8000c1c <HAL_GetTick+0x14>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	2002051c 	.word	0x2002051c

08000c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c28:	f7ff ffee 	bl	8000c08 <HAL_GetTick>
 8000c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c38:	d005      	beq.n	8000c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <HAL_Delay+0x44>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4413      	add	r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c46:	bf00      	nop
 8000c48:	f7ff ffde 	bl	8000c08 <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d8f7      	bhi.n	8000c48 <HAL_Delay+0x28>
  {
  }
}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000010 	.word	0x20000010

08000c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <__NVIC_SetPriorityGrouping+0x40>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	4313      	orrs	r3, r2
 8000c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c96:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <__NVIC_SetPriorityGrouping+0x40>)
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	60d3      	str	r3, [r2, #12]
}
 8000c9c:	bf00      	nop
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00
 8000cac:	05fa0000 	.word	0x05fa0000

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db0b      	blt.n	8000cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 021f 	and.w	r2, r3, #31
 8000ce4:	4907      	ldr	r1, [pc, #28]	@ (8000d04 <__NVIC_EnableIRQ+0x38>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	095b      	lsrs	r3, r3, #5
 8000cec:	2001      	movs	r0, #1
 8000cee:	fa00 f202 	lsl.w	r2, r0, r2
 8000cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db0a      	blt.n	8000d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	490c      	ldr	r1, [pc, #48]	@ (8000d54 <__NVIC_SetPriority+0x4c>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	0112      	lsls	r2, r2, #4
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	440b      	add	r3, r1
 8000d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d30:	e00a      	b.n	8000d48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4908      	ldr	r1, [pc, #32]	@ (8000d58 <__NVIC_SetPriority+0x50>)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f003 030f 	and.w	r3, r3, #15
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	440b      	add	r3, r1
 8000d46:	761a      	strb	r2, [r3, #24]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b089      	sub	sp, #36	@ 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f1c3 0307 	rsb	r3, r3, #7
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	bf28      	it	cs
 8000d7a:	2304      	movcs	r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3304      	adds	r3, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d902      	bls.n	8000d8c <NVIC_EncodePriority+0x30>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3b03      	subs	r3, #3
 8000d8a:	e000      	b.n	8000d8e <NVIC_EncodePriority+0x32>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	f04f 32ff 	mov.w	r2, #4294967295
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43d9      	mvns	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	4313      	orrs	r3, r2
         );
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3724      	adds	r7, #36	@ 0x24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dd4:	d301      	bcc.n	8000dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00f      	b.n	8000dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <SysTick_Config+0x40>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de2:	210f      	movs	r1, #15
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f7ff ff8e 	bl	8000d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <SysTick_Config+0x40>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <SysTick_Config+0x40>)
 8000df4:	2207      	movs	r2, #7
 8000df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	e000e010 	.word	0xe000e010

08000e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff ff29 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b086      	sub	sp, #24
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e30:	f7ff ff3e 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	6978      	ldr	r0, [r7, #20]
 8000e3c:	f7ff ff8e 	bl	8000d5c <NVIC_EncodePriority>
 8000e40:	4602      	mov	r2, r0
 8000e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ff5d 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e64:	4618      	mov	r0, r3
 8000e66:	f7ff ff31 	bl	8000ccc <__NVIC_EnableIRQ>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b082      	sub	sp, #8
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ffa2 	bl	8000dc4 <SysTick_Config>
 8000e80:	4603      	mov	r3, r0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e90:	f3bf 8f5f 	dmb	sy
}
 8000e94:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e96:	4b07      	ldr	r3, [pc, #28]	@ (8000eb4 <HAL_MPU_Disable+0x28>)
 8000e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e9a:	4a06      	ldr	r2, [pc, #24]	@ (8000eb4 <HAL_MPU_Disable+0x28>)
 8000e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ea0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000ea2:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <HAL_MPU_Disable+0x2c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	605a      	str	r2, [r3, #4]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000ed00 	.word	0xe000ed00
 8000eb8:	e000ed90 	.word	0xe000ed90

08000ebc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000ec4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef4 <HAL_MPU_Enable+0x38>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000ece:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <HAL_MPU_Enable+0x3c>)
 8000ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed2:	4a09      	ldr	r2, [pc, #36]	@ (8000ef8 <HAL_MPU_Enable+0x3c>)
 8000ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ed8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000eda:	f3bf 8f4f 	dsb	sy
}
 8000ede:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ee0:	f3bf 8f6f 	isb	sy
}
 8000ee4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed90 	.word	0xe000ed90
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	785a      	ldrb	r2, [r3, #1]
 8000f08:	4b1b      	ldr	r3, [pc, #108]	@ (8000f78 <HAL_MPU_ConfigRegion+0x7c>)
 8000f0a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <HAL_MPU_ConfigRegion+0x7c>)
 8000f0e:	691b      	ldr	r3, [r3, #16]
 8000f10:	4a19      	ldr	r2, [pc, #100]	@ (8000f78 <HAL_MPU_ConfigRegion+0x7c>)
 8000f12:	f023 0301 	bic.w	r3, r3, #1
 8000f16:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f18:	4a17      	ldr	r2, [pc, #92]	@ (8000f78 <HAL_MPU_ConfigRegion+0x7c>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	7b1b      	ldrb	r3, [r3, #12]
 8000f24:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7adb      	ldrb	r3, [r3, #11]
 8000f2a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	7a9b      	ldrb	r3, [r3, #10]
 8000f32:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	7b5b      	ldrb	r3, [r3, #13]
 8000f3a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	7b9b      	ldrb	r3, [r3, #14]
 8000f42:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7bdb      	ldrb	r3, [r3, #15]
 8000f4a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	7a5b      	ldrb	r3, [r3, #9]
 8000f52:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7a1b      	ldrb	r3, [r3, #8]
 8000f5a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f5c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	7812      	ldrb	r2, [r2, #0]
 8000f62:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f64:	4a04      	ldr	r2, [pc, #16]	@ (8000f78 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f66:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f68:	6113      	str	r3, [r2, #16]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed90 	.word	0xe000ed90

08000f7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
 8000f88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d101      	bne.n	8000fa2 <HAL_DMA_Start_IT+0x26>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e048      	b.n	8001034 <HAL_DMA_Start_IT+0xb8>
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d137      	bne.n	8001026 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2202      	movs	r2, #2
 8000fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f000 f864 	bl	8001098 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fd4:	223f      	movs	r2, #63	@ 0x3f
 8000fd6:	409a      	lsls	r2, r3
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f042 0216 	orr.w	r2, r2, #22
 8000fea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	695a      	ldr	r2, [r3, #20]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ffa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001000:	2b00      	cmp	r3, #0
 8001002:	d007      	beq.n	8001014 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f042 0208 	orr.w	r2, r2, #8
 8001012:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f042 0201 	orr.w	r2, r2, #1
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	e005      	b.n	8001032 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2200      	movs	r2, #0
 800102a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800102e:	2302      	movs	r3, #2
 8001030:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001032:	7dfb      	ldrb	r3, [r7, #23]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d004      	beq.n	800105a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2280      	movs	r2, #128	@ 0x80
 8001054:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e00c      	b.n	8001074 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2205      	movs	r2, #5
 800105e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 0201 	bic.w	r2, r2, #1
 8001070:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800108c:	4618      	mov	r0, r3
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80010b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	683a      	ldr	r2, [r7, #0]
 80010bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	2b40      	cmp	r3, #64	@ 0x40
 80010c4:	d108      	bne.n	80010d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80010d6:	e007      	b.n	80010e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	60da      	str	r2, [r3, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b089      	sub	sp, #36	@ 0x24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800110a:	2300      	movs	r3, #0
 800110c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	e175      	b.n	8001400 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001114:	2201      	movs	r2, #1
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	429a      	cmp	r2, r3
 800112e:	f040 8164 	bne.w	80013fa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0303 	and.w	r3, r3, #3
 800113a:	2b01      	cmp	r3, #1
 800113c:	d005      	beq.n	800114a <HAL_GPIO_Init+0x56>
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f003 0303 	and.w	r3, r3, #3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d130      	bne.n	80011ac <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	2203      	movs	r2, #3
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4013      	ands	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	68da      	ldr	r2, [r3, #12]
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001180:	2201      	movs	r2, #1
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4013      	ands	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	f003 0201 	and.w	r2, r3, #1
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	2b03      	cmp	r3, #3
 80011b6:	d017      	beq.n	80011e8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4313      	orrs	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0303 	and.w	r3, r3, #3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d123      	bne.n	800123c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	220f      	movs	r2, #15
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	691a      	ldr	r2, [r3, #16]
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	08da      	lsrs	r2, r3, #3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3208      	adds	r2, #8
 8001236:	69b9      	ldr	r1, [r7, #24]
 8001238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	2203      	movs	r2, #3
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0203 	and.w	r2, r3, #3
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001278:	2b00      	cmp	r3, #0
 800127a:	f000 80be 	beq.w	80013fa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127e:	4b66      	ldr	r3, [pc, #408]	@ (8001418 <HAL_GPIO_Init+0x324>)
 8001280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001282:	4a65      	ldr	r2, [pc, #404]	@ (8001418 <HAL_GPIO_Init+0x324>)
 8001284:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001288:	6453      	str	r3, [r2, #68]	@ 0x44
 800128a:	4b63      	ldr	r3, [pc, #396]	@ (8001418 <HAL_GPIO_Init+0x324>)
 800128c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800128e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001296:	4a61      	ldr	r2, [pc, #388]	@ (800141c <HAL_GPIO_Init+0x328>)
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	089b      	lsrs	r3, r3, #2
 800129c:	3302      	adds	r3, #2
 800129e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	f003 0303 	and.w	r3, r3, #3
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	220f      	movs	r2, #15
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a58      	ldr	r2, [pc, #352]	@ (8001420 <HAL_GPIO_Init+0x32c>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d037      	beq.n	8001332 <HAL_GPIO_Init+0x23e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a57      	ldr	r2, [pc, #348]	@ (8001424 <HAL_GPIO_Init+0x330>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d031      	beq.n	800132e <HAL_GPIO_Init+0x23a>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a56      	ldr	r2, [pc, #344]	@ (8001428 <HAL_GPIO_Init+0x334>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d02b      	beq.n	800132a <HAL_GPIO_Init+0x236>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a55      	ldr	r2, [pc, #340]	@ (800142c <HAL_GPIO_Init+0x338>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d025      	beq.n	8001326 <HAL_GPIO_Init+0x232>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_GPIO_Init+0x33c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d01f      	beq.n	8001322 <HAL_GPIO_Init+0x22e>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a53      	ldr	r2, [pc, #332]	@ (8001434 <HAL_GPIO_Init+0x340>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d019      	beq.n	800131e <HAL_GPIO_Init+0x22a>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a52      	ldr	r2, [pc, #328]	@ (8001438 <HAL_GPIO_Init+0x344>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d013      	beq.n	800131a <HAL_GPIO_Init+0x226>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a51      	ldr	r2, [pc, #324]	@ (800143c <HAL_GPIO_Init+0x348>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d00d      	beq.n	8001316 <HAL_GPIO_Init+0x222>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a50      	ldr	r2, [pc, #320]	@ (8001440 <HAL_GPIO_Init+0x34c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d007      	beq.n	8001312 <HAL_GPIO_Init+0x21e>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a4f      	ldr	r2, [pc, #316]	@ (8001444 <HAL_GPIO_Init+0x350>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d101      	bne.n	800130e <HAL_GPIO_Init+0x21a>
 800130a:	2309      	movs	r3, #9
 800130c:	e012      	b.n	8001334 <HAL_GPIO_Init+0x240>
 800130e:	230a      	movs	r3, #10
 8001310:	e010      	b.n	8001334 <HAL_GPIO_Init+0x240>
 8001312:	2308      	movs	r3, #8
 8001314:	e00e      	b.n	8001334 <HAL_GPIO_Init+0x240>
 8001316:	2307      	movs	r3, #7
 8001318:	e00c      	b.n	8001334 <HAL_GPIO_Init+0x240>
 800131a:	2306      	movs	r3, #6
 800131c:	e00a      	b.n	8001334 <HAL_GPIO_Init+0x240>
 800131e:	2305      	movs	r3, #5
 8001320:	e008      	b.n	8001334 <HAL_GPIO_Init+0x240>
 8001322:	2304      	movs	r3, #4
 8001324:	e006      	b.n	8001334 <HAL_GPIO_Init+0x240>
 8001326:	2303      	movs	r3, #3
 8001328:	e004      	b.n	8001334 <HAL_GPIO_Init+0x240>
 800132a:	2302      	movs	r3, #2
 800132c:	e002      	b.n	8001334 <HAL_GPIO_Init+0x240>
 800132e:	2301      	movs	r3, #1
 8001330:	e000      	b.n	8001334 <HAL_GPIO_Init+0x240>
 8001332:	2300      	movs	r3, #0
 8001334:	69fa      	ldr	r2, [r7, #28]
 8001336:	f002 0203 	and.w	r2, r2, #3
 800133a:	0092      	lsls	r2, r2, #2
 800133c:	4093      	lsls	r3, r2
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001344:	4935      	ldr	r1, [pc, #212]	@ (800141c <HAL_GPIO_Init+0x328>)
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	089b      	lsrs	r3, r3, #2
 800134a:	3302      	adds	r3, #2
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001352:	4b3d      	ldr	r3, [pc, #244]	@ (8001448 <HAL_GPIO_Init+0x354>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d003      	beq.n	8001376 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001376:	4a34      	ldr	r2, [pc, #208]	@ (8001448 <HAL_GPIO_Init+0x354>)
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800137c:	4b32      	ldr	r3, [pc, #200]	@ (8001448 <HAL_GPIO_Init+0x354>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013a0:	4a29      	ldr	r2, [pc, #164]	@ (8001448 <HAL_GPIO_Init+0x354>)
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013a6:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <HAL_GPIO_Init+0x354>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	43db      	mvns	r3, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4013      	ands	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d003      	beq.n	80013ca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001448 <HAL_GPIO_Init+0x354>)
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <HAL_GPIO_Init+0x354>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	43db      	mvns	r3, r3
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4013      	ands	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013f4:	4a14      	ldr	r2, [pc, #80]	@ (8001448 <HAL_GPIO_Init+0x354>)
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3301      	adds	r3, #1
 80013fe:	61fb      	str	r3, [r7, #28]
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	2b0f      	cmp	r3, #15
 8001404:	f67f ae86 	bls.w	8001114 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001408:	bf00      	nop
 800140a:	bf00      	nop
 800140c:	3724      	adds	r7, #36	@ 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800
 800141c:	40013800 	.word	0x40013800
 8001420:	40020000 	.word	0x40020000
 8001424:	40020400 	.word	0x40020400
 8001428:	40020800 	.word	0x40020800
 800142c:	40020c00 	.word	0x40020c00
 8001430:	40021000 	.word	0x40021000
 8001434:	40021400 	.word	0x40021400
 8001438:	40021800 	.word	0x40021800
 800143c:	40021c00 	.word	0x40021c00
 8001440:	40022000 	.word	0x40022000
 8001444:	40022400 	.word	0x40022400
 8001448:	40013c00 	.word	0x40013c00

0800144c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001456:	4b23      	ldr	r3, [pc, #140]	@ (80014e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145a:	4a22      	ldr	r2, [pc, #136]	@ (80014e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800145c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001460:	6413      	str	r3, [r2, #64]	@ 0x40
 8001462:	4b20      	ldr	r3, [pc, #128]	@ (80014e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a1d      	ldr	r2, [pc, #116]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001478:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800147a:	f7ff fbc5 	bl	8000c08 <HAL_GetTick>
 800147e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001480:	e009      	b.n	8001496 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001482:	f7ff fbc1 	bl	8000c08 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001490:	d901      	bls.n	8001496 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e022      	b.n	80014dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001496:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800149e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014a2:	d1ee      	bne.n	8001482 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014a4:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a0f      	ldr	r2, [pc, #60]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014b0:	f7ff fbaa 	bl	8000c08 <HAL_GetTick>
 80014b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014b6:	e009      	b.n	80014cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014b8:	f7ff fba6 	bl	8000c08 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014c6:	d901      	bls.n	80014cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e007      	b.n	80014dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80014d8:	d1ee      	bne.n	80014b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000

080014ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80014f4:	2300      	movs	r3, #0
 80014f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e291      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8087 	beq.w	800161e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001510:	4b96      	ldr	r3, [pc, #600]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	2b04      	cmp	r3, #4
 800151a:	d00c      	beq.n	8001536 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800151c:	4b93      	ldr	r3, [pc, #588]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 030c 	and.w	r3, r3, #12
 8001524:	2b08      	cmp	r3, #8
 8001526:	d112      	bne.n	800154e <HAL_RCC_OscConfig+0x62>
 8001528:	4b90      	ldr	r3, [pc, #576]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001530:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001534:	d10b      	bne.n	800154e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001536:	4b8d      	ldr	r3, [pc, #564]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d06c      	beq.n	800161c <HAL_RCC_OscConfig+0x130>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d168      	bne.n	800161c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e26b      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x7a>
 8001558:	4b84      	ldr	r3, [pc, #528]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a83      	ldr	r2, [pc, #524]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800155e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e02e      	b.n	80015c4 <HAL_RCC_OscConfig+0xd8>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x9c>
 800156e:	4b7f      	ldr	r3, [pc, #508]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a7e      	ldr	r2, [pc, #504]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	4b7c      	ldr	r3, [pc, #496]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a7b      	ldr	r2, [pc, #492]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001580:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e01d      	b.n	80015c4 <HAL_RCC_OscConfig+0xd8>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001590:	d10c      	bne.n	80015ac <HAL_RCC_OscConfig+0xc0>
 8001592:	4b76      	ldr	r3, [pc, #472]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a75      	ldr	r2, [pc, #468]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800159c:	6013      	str	r3, [r2, #0]
 800159e:	4b73      	ldr	r3, [pc, #460]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a72      	ldr	r2, [pc, #456]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0xd8>
 80015ac:	4b6f      	ldr	r3, [pc, #444]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a6e      	ldr	r2, [pc, #440]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015b6:	6013      	str	r3, [r2, #0]
 80015b8:	4b6c      	ldr	r3, [pc, #432]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a6b      	ldr	r2, [pc, #428]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d013      	beq.n	80015f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015cc:	f7ff fb1c 	bl	8000c08 <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d4:	f7ff fb18 	bl	8000c08 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b64      	cmp	r3, #100	@ 0x64
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e21f      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e6:	4b61      	ldr	r3, [pc, #388]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0f0      	beq.n	80015d4 <HAL_RCC_OscConfig+0xe8>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f4:	f7ff fb08 	bl	8000c08 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015fc:	f7ff fb04 	bl	8000c08 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b64      	cmp	r3, #100	@ 0x64
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e20b      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800160e:	4b57      	ldr	r3, [pc, #348]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x110>
 800161a:	e000      	b.n	800161e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d069      	beq.n	80016fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800162a:	4b50      	ldr	r3, [pc, #320]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f003 030c 	and.w	r3, r3, #12
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00b      	beq.n	800164e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001636:	4b4d      	ldr	r3, [pc, #308]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	f003 030c 	and.w	r3, r3, #12
 800163e:	2b08      	cmp	r3, #8
 8001640:	d11c      	bne.n	800167c <HAL_RCC_OscConfig+0x190>
 8001642:	4b4a      	ldr	r3, [pc, #296]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d116      	bne.n	800167c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800164e:	4b47      	ldr	r3, [pc, #284]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d005      	beq.n	8001666 <HAL_RCC_OscConfig+0x17a>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d001      	beq.n	8001666 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e1df      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	4b41      	ldr	r3, [pc, #260]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	493d      	ldr	r1, [pc, #244]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167a:	e040      	b.n	80016fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d023      	beq.n	80016cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001684:	4b39      	ldr	r3, [pc, #228]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a38      	ldr	r2, [pc, #224]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800168a:	f043 0301 	orr.w	r3, r3, #1
 800168e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff faba 	bl	8000c08 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001698:	f7ff fab6 	bl	8000c08 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e1bd      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016aa:	4b30      	ldr	r3, [pc, #192]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b6:	4b2d      	ldr	r3, [pc, #180]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	4929      	ldr	r1, [pc, #164]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	600b      	str	r3, [r1, #0]
 80016ca:	e018      	b.n	80016fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016cc:	4b27      	ldr	r3, [pc, #156]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a26      	ldr	r2, [pc, #152]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016d2:	f023 0301 	bic.w	r3, r3, #1
 80016d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d8:	f7ff fa96 	bl	8000c08 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016e0:	f7ff fa92 	bl	8000c08 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e199      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016f2:	4b1e      	ldr	r3, [pc, #120]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0308 	and.w	r3, r3, #8
 8001706:	2b00      	cmp	r3, #0
 8001708:	d038      	beq.n	800177c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d019      	beq.n	8001746 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001712:	4b16      	ldr	r3, [pc, #88]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001716:	4a15      	ldr	r2, [pc, #84]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171e:	f7ff fa73 	bl	8000c08 <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001726:	f7ff fa6f 	bl	8000c08 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e176      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800173a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f0      	beq.n	8001726 <HAL_RCC_OscConfig+0x23a>
 8001744:	e01a      	b.n	800177c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001746:	4b09      	ldr	r3, [pc, #36]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 8001748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800174a:	4a08      	ldr	r2, [pc, #32]	@ (800176c <HAL_RCC_OscConfig+0x280>)
 800174c:	f023 0301 	bic.w	r3, r3, #1
 8001750:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001752:	f7ff fa59 	bl	8000c08 <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001758:	e00a      	b.n	8001770 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800175a:	f7ff fa55 	bl	8000c08 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d903      	bls.n	8001770 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e15c      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
 800176c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001770:	4b91      	ldr	r3, [pc, #580]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001772:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1ee      	bne.n	800175a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 80a4 	beq.w	80018d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800178a:	4b8b      	ldr	r3, [pc, #556]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10d      	bne.n	80017b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001796:	4b88      	ldr	r3, [pc, #544]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	4a87      	ldr	r2, [pc, #540]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800179c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a2:	4b85      	ldr	r3, [pc, #532]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017ae:	2301      	movs	r3, #1
 80017b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017b2:	4b82      	ldr	r3, [pc, #520]	@ (80019bc <HAL_RCC_OscConfig+0x4d0>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d118      	bne.n	80017f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80017be:	4b7f      	ldr	r3, [pc, #508]	@ (80019bc <HAL_RCC_OscConfig+0x4d0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a7e      	ldr	r2, [pc, #504]	@ (80019bc <HAL_RCC_OscConfig+0x4d0>)
 80017c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fa1d 	bl	8000c08 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017d0:	e008      	b.n	80017e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d2:	f7ff fa19 	bl	8000c08 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b64      	cmp	r3, #100	@ 0x64
 80017de:	d901      	bls.n	80017e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e120      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017e4:	4b75      	ldr	r3, [pc, #468]	@ (80019bc <HAL_RCC_OscConfig+0x4d0>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0f0      	beq.n	80017d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d106      	bne.n	8001806 <HAL_RCC_OscConfig+0x31a>
 80017f8:	4b6f      	ldr	r3, [pc, #444]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80017fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fc:	4a6e      	ldr	r2, [pc, #440]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	6713      	str	r3, [r2, #112]	@ 0x70
 8001804:	e02d      	b.n	8001862 <HAL_RCC_OscConfig+0x376>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10c      	bne.n	8001828 <HAL_RCC_OscConfig+0x33c>
 800180e:	4b6a      	ldr	r3, [pc, #424]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001812:	4a69      	ldr	r2, [pc, #420]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	6713      	str	r3, [r2, #112]	@ 0x70
 800181a:	4b67      	ldr	r3, [pc, #412]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800181c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800181e:	4a66      	ldr	r2, [pc, #408]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	6713      	str	r3, [r2, #112]	@ 0x70
 8001826:	e01c      	b.n	8001862 <HAL_RCC_OscConfig+0x376>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b05      	cmp	r3, #5
 800182e:	d10c      	bne.n	800184a <HAL_RCC_OscConfig+0x35e>
 8001830:	4b61      	ldr	r3, [pc, #388]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001834:	4a60      	ldr	r2, [pc, #384]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001836:	f043 0304 	orr.w	r3, r3, #4
 800183a:	6713      	str	r3, [r2, #112]	@ 0x70
 800183c:	4b5e      	ldr	r3, [pc, #376]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800183e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001840:	4a5d      	ldr	r2, [pc, #372]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6713      	str	r3, [r2, #112]	@ 0x70
 8001848:	e00b      	b.n	8001862 <HAL_RCC_OscConfig+0x376>
 800184a:	4b5b      	ldr	r3, [pc, #364]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800184c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800184e:	4a5a      	ldr	r2, [pc, #360]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001850:	f023 0301 	bic.w	r3, r3, #1
 8001854:	6713      	str	r3, [r2, #112]	@ 0x70
 8001856:	4b58      	ldr	r3, [pc, #352]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800185a:	4a57      	ldr	r2, [pc, #348]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800185c:	f023 0304 	bic.w	r3, r3, #4
 8001860:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d015      	beq.n	8001896 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186a:	f7ff f9cd 	bl	8000c08 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001870:	e00a      	b.n	8001888 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001872:	f7ff f9c9 	bl	8000c08 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001880:	4293      	cmp	r3, r2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e0ce      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001888:	4b4b      	ldr	r3, [pc, #300]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800188a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0ee      	beq.n	8001872 <HAL_RCC_OscConfig+0x386>
 8001894:	e014      	b.n	80018c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001896:	f7ff f9b7 	bl	8000c08 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800189c:	e00a      	b.n	80018b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800189e:	f7ff f9b3 	bl	8000c08 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e0b8      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018b4:	4b40      	ldr	r3, [pc, #256]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018b8:	f003 0302 	and.w	r3, r3, #2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1ee      	bne.n	800189e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018c0:	7dfb      	ldrb	r3, [r7, #23]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d105      	bne.n	80018d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c6:	4b3c      	ldr	r3, [pc, #240]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	4a3b      	ldr	r2, [pc, #236]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018d0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 80a4 	beq.w	8001a24 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018dc:	4b36      	ldr	r3, [pc, #216]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f003 030c 	and.w	r3, r3, #12
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d06b      	beq.n	80019c0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d149      	bne.n	8001984 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f0:	4b31      	ldr	r3, [pc, #196]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a30      	ldr	r2, [pc, #192]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80018f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff f984 	bl	8000c08 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001904:	f7ff f980 	bl	8000c08 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e087      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001916:	4b28      	ldr	r3, [pc, #160]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69da      	ldr	r2, [r3, #28]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001930:	019b      	lsls	r3, r3, #6
 8001932:	431a      	orrs	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001938:	085b      	lsrs	r3, r3, #1
 800193a:	3b01      	subs	r3, #1
 800193c:	041b      	lsls	r3, r3, #16
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001944:	061b      	lsls	r3, r3, #24
 8001946:	4313      	orrs	r3, r2
 8001948:	4a1b      	ldr	r2, [pc, #108]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800194a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800194e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001950:	4b19      	ldr	r3, [pc, #100]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a18      	ldr	r2, [pc, #96]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001956:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800195a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195c:	f7ff f954 	bl	8000c08 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001964:	f7ff f950 	bl	8000c08 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e057      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001976:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f0      	beq.n	8001964 <HAL_RCC_OscConfig+0x478>
 8001982:	e04f      	b.n	8001a24 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001984:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 800198a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800198e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001990:	f7ff f93a 	bl	8000c08 <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001998:	f7ff f936 	bl	8000c08 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e03d      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019aa:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_RCC_OscConfig+0x4cc>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1f0      	bne.n	8001998 <HAL_RCC_OscConfig+0x4ac>
 80019b6:	e035      	b.n	8001a24 <HAL_RCC_OscConfig+0x538>
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80019c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <HAL_RCC_OscConfig+0x544>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d028      	beq.n	8001a20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019d8:	429a      	cmp	r2, r3
 80019da:	d121      	bne.n	8001a20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d11a      	bne.n	8001a20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80019f0:	4013      	ands	r3, r2
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80019f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d111      	bne.n	8001a20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a06:	085b      	lsrs	r3, r3, #1
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d107      	bne.n	8001a20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d001      	beq.n	8001a24 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e000      	b.n	8001a26 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800

08001a34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d101      	bne.n	8001a4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0d0      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a4c:	4b6a      	ldr	r3, [pc, #424]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 030f 	and.w	r3, r3, #15
 8001a54:	683a      	ldr	r2, [r7, #0]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d910      	bls.n	8001a7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5a:	4b67      	ldr	r3, [pc, #412]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f023 020f 	bic.w	r2, r3, #15
 8001a62:	4965      	ldr	r1, [pc, #404]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6a:	4b63      	ldr	r3, [pc, #396]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d001      	beq.n	8001a7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e0b8      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d020      	beq.n	8001aca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a94:	4b59      	ldr	r3, [pc, #356]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	4a58      	ldr	r2, [pc, #352]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001a9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d005      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001aac:	4b53      	ldr	r3, [pc, #332]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	4a52      	ldr	r2, [pc, #328]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001ab2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ab6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab8:	4b50      	ldr	r3, [pc, #320]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	494d      	ldr	r1, [pc, #308]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d040      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ade:	4b47      	ldr	r3, [pc, #284]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d115      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e07f      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d107      	bne.n	8001b06 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001af6:	4b41      	ldr	r3, [pc, #260]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d109      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e073      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b06:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e06b      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f023 0203 	bic.w	r2, r3, #3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	4936      	ldr	r1, [pc, #216]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b28:	f7ff f86e 	bl	8000c08 <HAL_GetTick>
 8001b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2e:	e00a      	b.n	8001b46 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b30:	f7ff f86a 	bl	8000c08 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e053      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	4b2d      	ldr	r3, [pc, #180]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f003 020c 	and.w	r2, r3, #12
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d1eb      	bne.n	8001b30 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b58:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 030f 	and.w	r3, r3, #15
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d210      	bcs.n	8001b88 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b24      	ldr	r3, [pc, #144]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f023 020f 	bic.w	r2, r3, #15
 8001b6e:	4922      	ldr	r1, [pc, #136]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b76:	4b20      	ldr	r3, [pc, #128]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d001      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e032      	b.n	8001bee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0304 	and.w	r3, r3, #4
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d008      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b94:	4b19      	ldr	r3, [pc, #100]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	4916      	ldr	r1, [pc, #88]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0308 	and.w	r3, r3, #8
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d009      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	691b      	ldr	r3, [r3, #16]
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	490e      	ldr	r1, [pc, #56]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bc6:	f000 f821 	bl	8001c0c <HAL_RCC_GetSysClockFreq>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <HAL_RCC_ClockConfig+0x1c8>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	091b      	lsrs	r3, r3, #4
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	490a      	ldr	r1, [pc, #40]	@ (8001c00 <HAL_RCC_ClockConfig+0x1cc>)
 8001bd8:	5ccb      	ldrb	r3, [r1, r3]
 8001bda:	fa22 f303 	lsr.w	r3, r2, r3
 8001bde:	4a09      	ldr	r2, [pc, #36]	@ (8001c04 <HAL_RCC_ClockConfig+0x1d0>)
 8001be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001be2:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <HAL_RCC_ClockConfig+0x1d4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe ffca 	bl	8000b80 <HAL_InitTick>

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023c00 	.word	0x40023c00
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	080074d4 	.word	0x080074d4
 8001c04:	20000008 	.word	0x20000008
 8001c08:	2000000c 	.word	0x2000000c

08001c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c10:	b090      	sub	sp, #64	@ 0x40
 8001c12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c18:	2300      	movs	r3, #0
 8001c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c24:	4b59      	ldr	r3, [pc, #356]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f003 030c 	and.w	r3, r3, #12
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d00d      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0x40>
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	f200 80a1 	bhi.w	8001d78 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d002      	beq.n	8001c40 <HAL_RCC_GetSysClockFreq+0x34>
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	d003      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c3e:	e09b      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c40:	4b53      	ldr	r3, [pc, #332]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c44:	e09b      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c46:	4b53      	ldr	r3, [pc, #332]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c4a:	e098      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c4c:	4b4f      	ldr	r3, [pc, #316]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001c56:	4b4d      	ldr	r3, [pc, #308]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d028      	beq.n	8001cb4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c62:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	099b      	lsrs	r3, r3, #6
 8001c68:	2200      	movs	r2, #0
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c74:	2100      	movs	r1, #0
 8001c76:	4b47      	ldr	r3, [pc, #284]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c78:	fb03 f201 	mul.w	r2, r3, r1
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	fb00 f303 	mul.w	r3, r0, r3
 8001c82:	4413      	add	r3, r2
 8001c84:	4a43      	ldr	r2, [pc, #268]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c86:	fba0 1202 	umull	r1, r2, r0, r2
 8001c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c8c:	460a      	mov	r2, r1
 8001c8e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c92:	4413      	add	r3, r2
 8001c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61bb      	str	r3, [r7, #24]
 8001c9c:	61fa      	str	r2, [r7, #28]
 8001c9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ca2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ca6:	f7fe faaf 	bl	8000208 <__aeabi_uldivmod>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4613      	mov	r3, r2
 8001cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cb2:	e053      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cb4:	4b35      	ldr	r3, [pc, #212]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	099b      	lsrs	r3, r3, #6
 8001cba:	2200      	movs	r2, #0
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	617a      	str	r2, [r7, #20]
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001cc6:	f04f 0b00 	mov.w	fp, #0
 8001cca:	4652      	mov	r2, sl
 8001ccc:	465b      	mov	r3, fp
 8001cce:	f04f 0000 	mov.w	r0, #0
 8001cd2:	f04f 0100 	mov.w	r1, #0
 8001cd6:	0159      	lsls	r1, r3, #5
 8001cd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cdc:	0150      	lsls	r0, r2, #5
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	ebb2 080a 	subs.w	r8, r2, sl
 8001ce6:	eb63 090b 	sbc.w	r9, r3, fp
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	f04f 0300 	mov.w	r3, #0
 8001cf2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001cf6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001cfa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001cfe:	ebb2 0408 	subs.w	r4, r2, r8
 8001d02:	eb63 0509 	sbc.w	r5, r3, r9
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	00eb      	lsls	r3, r5, #3
 8001d10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d14:	00e2      	lsls	r2, r4, #3
 8001d16:	4614      	mov	r4, r2
 8001d18:	461d      	mov	r5, r3
 8001d1a:	eb14 030a 	adds.w	r3, r4, sl
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	eb45 030b 	adc.w	r3, r5, fp
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d32:	4629      	mov	r1, r5
 8001d34:	028b      	lsls	r3, r1, #10
 8001d36:	4621      	mov	r1, r4
 8001d38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d3c:	4621      	mov	r1, r4
 8001d3e:	028a      	lsls	r2, r1, #10
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d46:	2200      	movs	r2, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	60fa      	str	r2, [r7, #12]
 8001d4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d50:	f7fe fa5a 	bl	8000208 <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0c1b      	lsrs	r3, r3, #16
 8001d62:	f003 0303 	and.w	r3, r3, #3
 8001d66:	3301      	adds	r3, #1
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001d6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d76:	e002      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d78:	4b05      	ldr	r3, [pc, #20]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3740      	adds	r7, #64	@ 0x40
 8001d84:	46bd      	mov	sp, r7
 8001d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	017d7840 	.word	0x017d7840

08001d98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d012      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001dc0:	4b69      	ldr	r3, [pc, #420]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	4a68      	ldr	r2, [pc, #416]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dc6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001dca:	6093      	str	r3, [r2, #8]
 8001dcc:	4b66      	ldr	r3, [pc, #408]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd4:	4964      	ldr	r1, [pc, #400]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001de2:	2301      	movs	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d017      	beq.n	8001e22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001df2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001df8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e00:	4959      	ldr	r1, [pc, #356]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e10:	d101      	bne.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e12:	2301      	movs	r3, #1
 8001e14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d017      	beq.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e34:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	494a      	ldr	r1, [pc, #296]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e4c:	d101      	bne.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0320 	and.w	r3, r3, #32
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 808b 	beq.w	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e80:	4a39      	ldr	r2, [pc, #228]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e86:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e88:	4b37      	ldr	r3, [pc, #220]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e94:	4b35      	ldr	r3, [pc, #212]	@ (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a34      	ldr	r2, [pc, #208]	@ (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ea0:	f7fe feb2 	bl	8000c08 <HAL_GetTick>
 8001ea4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea8:	f7fe feae 	bl	8000c08 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b64      	cmp	r3, #100	@ 0x64
 8001eb4:	d901      	bls.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e357      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001eba:	4b2c      	ldr	r3, [pc, #176]	@ (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d0f0      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ec6:	4b28      	ldr	r3, [pc, #160]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ece:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d035      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d02e      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ee4:	4b20      	ldr	r3, [pc, #128]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001eec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001eee:	4b1e      	ldr	r3, [pc, #120]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001efa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001efe:	4a1a      	ldr	r2, [pc, #104]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f04:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f06:	4a18      	ldr	r2, [pc, #96]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d114      	bne.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f18:	f7fe fe76 	bl	8000c08 <HAL_GetTick>
 8001f1c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f20:	f7fe fe72 	bl	8000c08 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e319      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f36:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0ee      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f4e:	d111      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001f50:	4b05      	ldr	r3, [pc, #20]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f5c:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001f5e:	400b      	ands	r3, r1
 8001f60:	4901      	ldr	r1, [pc, #4]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
 8001f66:	e00b      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40007000 	.word	0x40007000
 8001f70:	0ffffcff 	.word	0x0ffffcff
 8001f74:	4baa      	ldr	r3, [pc, #680]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	4aa9      	ldr	r2, [pc, #676]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001f7a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001f7e:	6093      	str	r3, [r2, #8]
 8001f80:	4ba7      	ldr	r3, [pc, #668]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001f82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f8c:	49a4      	ldr	r1, [pc, #656]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d010      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001f9e:	4ba0      	ldr	r3, [pc, #640]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa4:	4a9e      	ldr	r2, [pc, #632]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001faa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fae:	4b9c      	ldr	r3, [pc, #624]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fb0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb8:	4999      	ldr	r1, [pc, #612]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00a      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fcc:	4b94      	ldr	r3, [pc, #592]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fda:	4991      	ldr	r1, [pc, #580]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001fee:	4b8c      	ldr	r3, [pc, #560]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ff4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ffc:	4988      	ldr	r1, [pc, #544]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00a      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002010:	4b83      	ldr	r3, [pc, #524]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002016:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800201e:	4980      	ldr	r1, [pc, #512]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002020:	4313      	orrs	r3, r2
 8002022:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d00a      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002032:	4b7b      	ldr	r3, [pc, #492]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002038:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002040:	4977      	ldr	r1, [pc, #476]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002042:	4313      	orrs	r3, r2
 8002044:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00a      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002054:	4b72      	ldr	r3, [pc, #456]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800205a:	f023 0203 	bic.w	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	496f      	ldr	r1, [pc, #444]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002064:	4313      	orrs	r3, r2
 8002066:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002076:	4b6a      	ldr	r3, [pc, #424]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207c:	f023 020c 	bic.w	r2, r3, #12
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002084:	4966      	ldr	r1, [pc, #408]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002098:	4b61      	ldr	r3, [pc, #388]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800209a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	495e      	ldr	r1, [pc, #376]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00a      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020ba:	4b59      	ldr	r3, [pc, #356]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020c8:	4955      	ldr	r1, [pc, #340]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00a      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020dc:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ea:	494d      	ldr	r1, [pc, #308]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80020fe:	4b48      	ldr	r3, [pc, #288]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002104:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210c:	4944      	ldr	r1, [pc, #272]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800210e:	4313      	orrs	r3, r2
 8002110:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00a      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002120:	4b3f      	ldr	r3, [pc, #252]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002126:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800212e:	493c      	ldr	r1, [pc, #240]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00a      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002142:	4b37      	ldr	r3, [pc, #220]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002150:	4933      	ldr	r1, [pc, #204]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002152:	4313      	orrs	r3, r2
 8002154:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00a      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002164:	4b2e      	ldr	r3, [pc, #184]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002172:	492b      	ldr	r1, [pc, #172]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002174:	4313      	orrs	r3, r2
 8002176:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d011      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002186:	4b26      	ldr	r3, [pc, #152]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002194:	4922      	ldr	r1, [pc, #136]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80021a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021a4:	d101      	bne.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021c6:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021cc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021d4:	4912      	ldr	r1, [pc, #72]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00b      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80021e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ee:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021f8:	4909      	ldr	r1, [pc, #36]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021fa:	4313      	orrs	r3, r2
 80021fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d006      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 80d9 	beq.w	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002214:	4b02      	ldr	r3, [pc, #8]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a01      	ldr	r2, [pc, #4]	@ (8002220 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800221a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800221e:	e001      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002220:	40023800 	.word	0x40023800
 8002224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002226:	f7fe fcef 	bl	8000c08 <HAL_GetTick>
 800222a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800222c:	e008      	b.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800222e:	f7fe fceb 	bl	8000c08 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b64      	cmp	r3, #100	@ 0x64
 800223a:	d901      	bls.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e194      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002240:	4b6c      	ldr	r3, [pc, #432]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f0      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d021      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800225c:	2b00      	cmp	r3, #0
 800225e:	d11d      	bne.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002260:	4b64      	ldr	r3, [pc, #400]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002266:	0c1b      	lsrs	r3, r3, #16
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800226e:	4b61      	ldr	r3, [pc, #388]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002274:	0e1b      	lsrs	r3, r3, #24
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	019a      	lsls	r2, r3, #6
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	041b      	lsls	r3, r3, #16
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	061b      	lsls	r3, r3, #24
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	071b      	lsls	r3, r3, #28
 8002294:	4957      	ldr	r1, [pc, #348]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d004      	beq.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022b0:	d00a      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d02e      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022c6:	d129      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80022c8:	4b4a      	ldr	r3, [pc, #296]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022ce:	0c1b      	lsrs	r3, r3, #16
 80022d0:	f003 0303 	and.w	r3, r3, #3
 80022d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80022d6:	4b47      	ldr	r3, [pc, #284]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022dc:	0f1b      	lsrs	r3, r3, #28
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	019a      	lsls	r2, r3, #6
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	041b      	lsls	r3, r3, #16
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	061b      	lsls	r3, r3, #24
 80022f6:	431a      	orrs	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	071b      	lsls	r3, r3, #28
 80022fc:	493d      	ldr	r1, [pc, #244]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002304:	4b3b      	ldr	r3, [pc, #236]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800230a:	f023 021f 	bic.w	r2, r3, #31
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	3b01      	subs	r3, #1
 8002314:	4937      	ldr	r1, [pc, #220]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002316:	4313      	orrs	r3, r2
 8002318:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01d      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002328:	4b32      	ldr	r3, [pc, #200]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800232a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800232e:	0e1b      	lsrs	r3, r3, #24
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002336:	4b2f      	ldr	r3, [pc, #188]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002338:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800233c:	0f1b      	lsrs	r3, r3, #28
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	019a      	lsls	r2, r3, #6
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	041b      	lsls	r3, r3, #16
 8002350:	431a      	orrs	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	061b      	lsls	r3, r3, #24
 8002356:	431a      	orrs	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	071b      	lsls	r3, r3, #28
 800235c:	4925      	ldr	r1, [pc, #148]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d011      	beq.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	019a      	lsls	r2, r3, #6
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	041b      	lsls	r3, r3, #16
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	061b      	lsls	r3, r3, #24
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	071b      	lsls	r3, r3, #28
 800238c:	4919      	ldr	r1, [pc, #100]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800238e:	4313      	orrs	r3, r2
 8002390:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002394:	4b17      	ldr	r3, [pc, #92]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a16      	ldr	r2, [pc, #88]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800239a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800239e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023a0:	f7fe fc32 	bl	8000c08 <HAL_GetTick>
 80023a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80023a8:	f7fe fc2e 	bl	8000c08 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	@ 0x64
 80023b4:	d901      	bls.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e0d7      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023ba:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	f040 80cd 	bne.w	8002568 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a08      	ldr	r2, [pc, #32]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023da:	f7fe fc15 	bl	8000c08 <HAL_GetTick>
 80023de:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023e0:	e00a      	b.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80023e2:	f7fe fc11 	bl	8000c08 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	@ 0x64
 80023ee:	d903      	bls.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e0ba      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80023f4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80023f8:	4b5e      	ldr	r3, [pc, #376]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002404:	d0ed      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002416:	2b00      	cmp	r3, #0
 8002418:	d009      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002422:	2b00      	cmp	r3, #0
 8002424:	d02e      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	2b00      	cmp	r3, #0
 800242c:	d12a      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800242e:	4b51      	ldr	r3, [pc, #324]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002434:	0c1b      	lsrs	r3, r3, #16
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800243c:	4b4d      	ldr	r3, [pc, #308]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800243e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002442:	0f1b      	lsrs	r3, r3, #28
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	019a      	lsls	r2, r3, #6
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	041b      	lsls	r3, r3, #16
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	061b      	lsls	r3, r3, #24
 800245c:	431a      	orrs	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	071b      	lsls	r3, r3, #28
 8002462:	4944      	ldr	r1, [pc, #272]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002464:	4313      	orrs	r3, r2
 8002466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800246a:	4b42      	ldr	r3, [pc, #264]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800246c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002470:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	3b01      	subs	r3, #1
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	493d      	ldr	r1, [pc, #244]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800247e:	4313      	orrs	r3, r2
 8002480:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d022      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002494:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002498:	d11d      	bne.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800249a:	4b36      	ldr	r3, [pc, #216]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800249c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a0:	0e1b      	lsrs	r3, r3, #24
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80024a8:	4b32      	ldr	r3, [pc, #200]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ae:	0f1b      	lsrs	r3, r3, #28
 80024b0:	f003 0307 	and.w	r3, r3, #7
 80024b4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	019a      	lsls	r2, r3, #6
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	041b      	lsls	r3, r3, #16
 80024c2:	431a      	orrs	r2, r3
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	061b      	lsls	r3, r3, #24
 80024c8:	431a      	orrs	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	071b      	lsls	r3, r3, #28
 80024ce:	4929      	ldr	r1, [pc, #164]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d028      	beq.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024e2:	4b24      	ldr	r3, [pc, #144]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e8:	0e1b      	lsrs	r3, r3, #24
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80024f0:	4b20      	ldr	r3, [pc, #128]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f6:	0c1b      	lsrs	r3, r3, #16
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	019a      	lsls	r2, r3, #6
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	041b      	lsls	r3, r3, #16
 8002508:	431a      	orrs	r2, r3
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	061b      	lsls	r3, r3, #24
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	071b      	lsls	r3, r3, #28
 8002516:	4917      	ldr	r1, [pc, #92]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002518:	4313      	orrs	r3, r2
 800251a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002524:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	4911      	ldr	r1, [pc, #68]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002534:	4b0f      	ldr	r3, [pc, #60]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0e      	ldr	r2, [pc, #56]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800253a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800253e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002540:	f7fe fb62 	bl	8000c08 <HAL_GetTick>
 8002544:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002546:	e008      	b.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002548:	f7fe fb5e 	bl	8000c08 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	@ 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e007      	b.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800255a:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002562:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002566:	d1ef      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800

08002578 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e022      	b.n	80025d0 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7fe f9df 	bl	8000960 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2203      	movs	r2, #3
 80025a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f814 	bl	80025d8 <HAL_SD_InitCard>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00a      	b.n	80025d0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80025d8:	b5b0      	push	{r4, r5, r7, lr}
 80025da:	b08e      	sub	sp, #56	@ 0x38
 80025dc:	af04      	add	r7, sp, #16
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80025f4:	2376      	movs	r3, #118	@ 0x76
 80025f6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681d      	ldr	r5, [r3, #0]
 80025fc:	466c      	mov	r4, sp
 80025fe:	f107 0314 	add.w	r3, r7, #20
 8002602:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002606:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800260a:	f107 0308 	add.w	r3, r7, #8
 800260e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002610:	4628      	mov	r0, r5
 8002612:	f001 fadd 	bl	8003bd0 <SDMMC_Init>
 8002616:	4603      	mov	r3, r0
 8002618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800261c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e059      	b.n	80026dc <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002636:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f001 fb11 	bl	8003c64 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002650:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8002652:	2002      	movs	r0, #2
 8002654:	f7fe fae4 	bl	8000c20 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fff3 	bl	8003644 <SD_PowerON>
 800265e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00b      	beq.n	800267e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	431a      	orrs	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e02e      	b.n	80026dc <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 ff12 	bl	80034a8 <SD_InitCard>
 8002684:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00b      	beq.n	80026a4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e01b      	b.n	80026dc <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026ac:	4618      	mov	r0, r3
 80026ae:	f001 fb6b 	bl	8003d88 <SDMMC_CmdBlockLength>
 80026b2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00f      	beq.n	80026da <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a09      	ldr	r2, [pc, #36]	@ (80026e4 <HAL_SD_InitCard+0x10c>)
 80026c0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026c6:	6a3b      	ldr	r3, [r7, #32]
 80026c8:	431a      	orrs	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3728      	adds	r7, #40	@ 0x28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bdb0      	pop	{r4, r5, r7, pc}
 80026e4:	004005ff 	.word	0x004005ff

080026e8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08c      	sub	sp, #48	@ 0x30
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
 80026f4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d107      	bne.n	8002710 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002704:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e0c3      	b.n	8002898 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b01      	cmp	r3, #1
 800271a:	f040 80bc 	bne.w	8002896 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002724:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	441a      	add	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272e:	429a      	cmp	r2, r3
 8002730:	d907      	bls.n	8002742 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002736:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e0aa      	b.n	8002898 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2203      	movs	r2, #3
 8002746:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2200      	movs	r2, #0
 8002750:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8002760:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	4a4e      	ldr	r2, [pc, #312]	@ (80028a0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8002768:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	4a4d      	ldr	r2, [pc, #308]	@ (80028a4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8002770:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	2200      	movs	r2, #0
 8002778:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	3380      	adds	r3, #128	@ 0x80
 80027a8:	4619      	mov	r1, r3
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	025b      	lsls	r3, r3, #9
 80027b0:	089b      	lsrs	r3, r3, #2
 80027b2:	f7fe fbe3 	bl	8000f7c <HAL_DMA_Start_IT>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d017      	beq.n	80027ec <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80027ca:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a35      	ldr	r2, [pc, #212]	@ (80028a8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80027d2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e055      	b.n	8002898 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0208 	orr.w	r2, r2, #8
 80027fa:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002800:	2b01      	cmp	r3, #1
 8002802:	d002      	beq.n	800280a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8002804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002806:	025b      	lsls	r3, r3, #9
 8002808:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	025b      	lsls	r3, r3, #9
 8002814:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002816:	2390      	movs	r3, #144	@ 0x90
 8002818:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800281a:	2302      	movs	r3, #2
 800281c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800281e:	2300      	movs	r3, #0
 8002820:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002822:	2301      	movs	r3, #1
 8002824:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f107 0210 	add.w	r2, r7, #16
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f001 fa7d 	bl	8003d30 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d90a      	bls.n	8002852 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2282      	movs	r2, #130	@ 0x82
 8002840:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002848:	4618      	mov	r0, r3
 800284a:	f001 fae1 	bl	8003e10 <SDMMC_CmdReadMultiBlock>
 800284e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002850:	e009      	b.n	8002866 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2281      	movs	r2, #129	@ 0x81
 8002856:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800285e:	4618      	mov	r0, r3
 8002860:	f001 fab4 	bl	8003dcc <SDMMC_CmdReadSingleBlock>
 8002864:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8002866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002868:	2b00      	cmp	r3, #0
 800286a:	d012      	beq.n	8002892 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8002872:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287a:	431a      	orrs	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e002      	b.n	8002898 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8002892:	2300      	movs	r3, #0
 8002894:	e000      	b.n	8002898 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8002896:	2302      	movs	r3, #2
  }
}
 8002898:	4618      	mov	r0, r3
 800289a:	3730      	adds	r7, #48	@ 0x30
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	080032b7 	.word	0x080032b7
 80028a4:	08003329 	.word	0x08003329
 80028a8:	004005ff 	.word	0x004005ff

080028ac <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08c      	sub	sp, #48	@ 0x30
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
 80028b8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d107      	bne.n	80028d4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028c8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e0c6      	b.n	8002a62 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	f040 80bf 	bne.w	8002a60 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80028e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	441a      	add	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d907      	bls.n	8002906 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028fa:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e0ad      	b.n	8002a62 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2203      	movs	r2, #3
 800290a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 021a 	orr.w	r2, r2, #26
 8002924:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292a:	4a50      	ldr	r2, [pc, #320]	@ (8002a6c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800292c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002932:	4a4f      	ldr	r2, [pc, #316]	@ (8002a70 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8002934:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293a:	2200      	movs	r2, #0
 800293c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002942:	2b01      	cmp	r3, #1
 8002944:	d002      	beq.n	800294c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8002946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002948:	025b      	lsls	r3, r3, #9
 800294a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d90a      	bls.n	8002968 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	22a0      	movs	r2, #160	@ 0xa0
 8002956:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800295e:	4618      	mov	r0, r3
 8002960:	f001 fa9a 	bl	8003e98 <SDMMC_CmdWriteMultiBlock>
 8002964:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002966:	e009      	b.n	800297c <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2290      	movs	r2, #144	@ 0x90
 800296c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002974:	4618      	mov	r0, r3
 8002976:	f001 fa6d 	bl	8003e54 <SDMMC_CmdWriteSingleBlock>
 800297a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800297c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800297e:	2b00      	cmp	r3, #0
 8002980:	d012      	beq.n	80029a8 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a3b      	ldr	r2, [pc, #236]	@ (8002a74 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8002988:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800298e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002990:	431a      	orrs	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e05c      	b.n	8002a62 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0208 	orr.w	r2, r2, #8
 80029b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029bc:	2240      	movs	r2, #64	@ 0x40
 80029be:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80029e0:	68b9      	ldr	r1, [r7, #8]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3380      	adds	r3, #128	@ 0x80
 80029e8:	461a      	mov	r2, r3
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	025b      	lsls	r3, r3, #9
 80029ee:	089b      	lsrs	r3, r3, #2
 80029f0:	f7fe fac4 	bl	8000f7c <HAL_DMA_Start_IT>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d01a      	beq.n	8002a30 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 021a 	bic.w	r2, r2, #26
 8002a08:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a19      	ldr	r2, [pc, #100]	@ (8002a74 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8002a10:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a16:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e018      	b.n	8002a62 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002a30:	f04f 33ff 	mov.w	r3, #4294967295
 8002a34:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	025b      	lsls	r3, r3, #9
 8002a3a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002a3c:	2390      	movs	r3, #144	@ 0x90
 8002a3e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8002a40:	2300      	movs	r3, #0
 8002a42:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f107 0210 	add.w	r2, r7, #16
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f001 f96a 	bl	8003d30 <SDMMC_ConfigData>

      return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e000      	b.n	8002a62 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3730      	adds	r7, #48	@ 0x30
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	0800328d 	.word	0x0800328d
 8002a70:	08003329 	.word	0x08003329
 8002a74:	004005ff 	.word	0x004005ff

08002a78 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a84:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <HAL_SD_IRQHandler+0x2e>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 ffef 	bl	8003a82 <SD_Read_IT>
 8002aa4:	e15a      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 808d 	beq.w	8002bd0 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002abe:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	4b9a      	ldr	r3, [pc, #616]	@ (8002d34 <HAL_SD_IRQHandler+0x2bc>)
 8002acc:	400b      	ands	r3, r1
 8002ace:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d039      	beq.n	8002b5e <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d104      	bne.n	8002afe <HAL_SD_IRQHandler+0x86>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f003 0320 	and.w	r3, r3, #32
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d011      	beq.n	8002b22 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f001 f9ea 	bl	8003edc <SDMMC_CmdStopTransfer>
 8002b08:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f921 	bl	8002d64 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002b2a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d104      	bne.n	8002b4e <HAL_SD_IRQHandler+0xd6>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fd fd58 	bl	8000604 <HAL_SD_RxCpltCallback>
 8002b54:	e102      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7fd fd4a 	bl	80005f0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002b5c:	e0fe      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 80f9 	beq.w	8002d5c <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f003 0320 	and.w	r3, r3, #32
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d011      	beq.n	8002b98 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f001 f9af 	bl	8003edc <SDMMC_CmdStopTransfer>
 8002b7e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d008      	beq.n	8002b98 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f8e6 	bl	8002d64 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 80dc 	bne.w	8002d5c <HAL_SD_IRQHandler+0x2e4>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 80d6 	bne.w	8002d5c <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0208 	bic.w	r2, r2, #8
 8002bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7fd fd11 	bl	80005f0 <HAL_SD_TxCpltCallback>
}
 8002bce:	e0c5      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d008      	beq.n	8002bf0 <HAL_SD_IRQHandler+0x178>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 ff9b 	bl	8003b24 <SD_Write_IT>
 8002bee:	e0b5      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf6:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80ae 	beq.w	8002d5c <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c12:	f043 0202 	orr.w	r2, r3, #2
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d005      	beq.n	8002c34 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2c:	f043 0208 	orr.w	r2, r3, #8
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c3a:	f003 0320 	and.w	r3, r3, #32
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d005      	beq.n	8002c4e <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c54:	f003 0310 	and.w	r3, r3, #16
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c60:	f043 0210 	orr.w	r2, r3, #16
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002c70:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8002c80:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f001 f928 	bl	8003edc <SDMMC_CmdStopTransfer>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c92:	431a      	orrs	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00a      	beq.n	8002cb8 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 f857 	bl	8002d64 <HAL_SD_ErrorCallback>
}
 8002cb6:	e051      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d04c      	beq.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d104      	bne.n	8002cd6 <HAL_SD_IRQHandler+0x25e>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f003 0320 	and.w	r3, r3, #32
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d011      	beq.n	8002cfa <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cda:	4a17      	ldr	r2, [pc, #92]	@ (8002d38 <HAL_SD_IRQHandler+0x2c0>)
 8002cdc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe f9aa 	bl	800103c <HAL_DMA_Abort_IT>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d036      	beq.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fb6a 	bl	80033cc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8002cf8:	e030      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d104      	bne.n	8002d0e <HAL_SD_IRQHandler+0x296>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d018      	beq.n	8002d40 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d12:	4a0a      	ldr	r2, [pc, #40]	@ (8002d3c <HAL_SD_IRQHandler+0x2c4>)
 8002d14:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe f98e 	bl	800103c <HAL_DMA_Abort_IT>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d01a      	beq.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 fb85 	bl	800343a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8002d30:	e014      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
 8002d32:	bf00      	nop
 8002d34:	ffff3ec5 	.word	0xffff3ec5
 8002d38:	080033cd 	.word	0x080033cd
 8002d3c:	0800343b 	.word	0x0800343b
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7fd fc41 	bl	80005dc <HAL_SD_AbortCallback>
}
 8002d5a:	e7ff      	b.n	8002d5c <HAL_SD_IRQHandler+0x2e4>
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d86:	0f9b      	lsrs	r3, r3, #30
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d92:	0e9b      	lsrs	r3, r3, #26
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	b2da      	uxtb	r2, r3
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002da4:	0e1b      	lsrs	r3, r3, #24
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002db6:	0c1b      	lsrs	r3, r3, #16
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dc2:	0a1b      	lsrs	r3, r3, #8
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd8:	0d1b      	lsrs	r3, r3, #20
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002de4:	0c1b      	lsrs	r3, r3, #16
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f003 030f 	and.w	r3, r3, #15
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002df6:	0bdb      	lsrs	r3, r3, #15
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e08:	0b9b      	lsrs	r3, r3, #14
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e1a:	0b5b      	lsrs	r3, r3, #13
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e2c:	0b1b      	lsrs	r3, r3, #12
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d163      	bne.n	8002f10 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e4c:	009a      	lsls	r2, r3, #2
 8002e4e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e52:	4013      	ands	r3, r2
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8002e58:	0f92      	lsrs	r2, r2, #30
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e64:	0edb      	lsrs	r3, r3, #27
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e76:	0e1b      	lsrs	r3, r3, #24
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e88:	0d5b      	lsrs	r3, r3, #21
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	f003 0307 	and.w	r3, r3, #7
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e9a:	0c9b      	lsrs	r3, r3, #18
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002eac:	0bdb      	lsrs	r3, r3, #15
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	1c5a      	adds	r2, r3, #1
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	7e1b      	ldrb	r3, [r3, #24]
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	3302      	adds	r3, #2
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002eda:	fb03 f202 	mul.w	r2, r3, r2
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	7a1b      	ldrb	r3, [r3, #8]
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	2201      	movs	r2, #1
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002efc:	0a52      	lsrs	r2, r2, #9
 8002efe:	fb03 f202 	mul.w	r2, r3, r2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f0c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f0e:	e031      	b.n	8002f74 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d11d      	bne.n	8002f54 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f1c:	041b      	lsls	r3, r3, #16
 8002f1e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f26:	0c1b      	lsrs	r3, r3, #16
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	3301      	adds	r3, #1
 8002f34:	029a      	lsls	r2, r3, #10
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f48:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f52:	e00f      	b.n	8002f74 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a58      	ldr	r2, [pc, #352]	@ (80030bc <HAL_SD_GetCardCSD+0x344>)
 8002f5a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f60:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e09d      	b.n	80030b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f78:	0b9b      	lsrs	r3, r3, #14
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f8a:	09db      	lsrs	r3, r3, #7
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f92:	b2da      	uxtb	r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fac:	0fdb      	lsrs	r3, r3, #31
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb8:	0f5b      	lsrs	r3, r3, #29
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fca:	0e9b      	lsrs	r3, r3, #26
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fdc:	0d9b      	lsrs	r3, r3, #22
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fee:	0d5b      	lsrs	r3, r3, #21
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300a:	0c1b      	lsrs	r3, r3, #16
 800300c:	b2db      	uxtb	r3, r3
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	b2da      	uxtb	r2, r3
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800301e:	0bdb      	lsrs	r3, r3, #15
 8003020:	b2db      	uxtb	r3, r3
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	b2da      	uxtb	r2, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003032:	0b9b      	lsrs	r3, r3, #14
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	b2da      	uxtb	r2, r3
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003046:	0b5b      	lsrs	r3, r3, #13
 8003048:	b2db      	uxtb	r3, r3
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	b2da      	uxtb	r2, r3
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800305a:	0b1b      	lsrs	r3, r3, #12
 800305c:	b2db      	uxtb	r3, r3
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	b2da      	uxtb	r2, r3
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800306e:	0a9b      	lsrs	r3, r3, #10
 8003070:	b2db      	uxtb	r3, r3
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	b2da      	uxtb	r2, r3
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003082:	0a1b      	lsrs	r3, r3, #8
 8003084:	b2db      	uxtb	r3, r3
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	b2da      	uxtb	r2, r3
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003096:	085b      	lsrs	r3, r3, #1
 8003098:	b2db      	uxtb	r3, r3
 800309a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	004005ff 	.word	0x004005ff

080030c0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8003118:	b5b0      	push	{r4, r5, r7, lr}
 800311a:	b08e      	sub	sp, #56	@ 0x38
 800311c:	af04      	add	r7, sp, #16
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8003122:	2300      	movs	r3, #0
 8003124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2203      	movs	r2, #3
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003134:	2b03      	cmp	r3, #3
 8003136:	d02e      	beq.n	8003196 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800313e:	d106      	bne.n	800314e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003144:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	639a      	str	r2, [r3, #56]	@ 0x38
 800314c:	e029      	b.n	80031a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003154:	d10a      	bne.n	800316c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 fb2a 	bl	80037b0 <SD_WideBus_Enable>
 800315c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	431a      	orrs	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	639a      	str	r2, [r3, #56]	@ 0x38
 800316a:	e01a      	b.n	80031a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10a      	bne.n	8003188 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fb67 	bl	8003846 <SD_WideBus_Disable>
 8003178:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	639a      	str	r2, [r3, #56]	@ 0x38
 8003186:	e00c      	b.n	80031a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800318c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	639a      	str	r2, [r3, #56]	@ 0x38
 8003194:	e005      	b.n	80031a2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800319a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00b      	beq.n	80031c2 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a26      	ldr	r2, [pc, #152]	@ (8003248 <HAL_SD_ConfigWideBusOperation+0x130>)
 80031b0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80031c0:	e01f      	b.n	8003202 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681d      	ldr	r5, [r3, #0]
 80031e8:	466c      	mov	r4, sp
 80031ea:	f107 0314 	add.w	r3, r7, #20
 80031ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80031f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031fc:	4628      	mov	r0, r5
 80031fe:	f000 fce7 	bl	8003bd0 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fdbc 	bl	8003d88 <SDMMC_CmdBlockLength>
 8003210:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00c      	beq.n	8003232 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a0a      	ldr	r2, [pc, #40]	@ (8003248 <HAL_SD_ConfigWideBusOperation+0x130>)
 800321e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800323a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800323e:	4618      	mov	r0, r3
 8003240:	3728      	adds	r7, #40	@ 0x28
 8003242:	46bd      	mov	sp, r7
 8003244:	bdb0      	pop	{r4, r5, r7, pc}
 8003246:	bf00      	nop
 8003248:	004005ff 	.word	0x004005ff

0800324c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003258:	f107 030c 	add.w	r3, r7, #12
 800325c:	4619      	mov	r1, r3
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fa7e 	bl	8003760 <SD_SendStatus>
 8003264:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d005      	beq.n	8003278 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	0a5b      	lsrs	r3, r3, #9
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003282:	693b      	ldr	r3, [r7, #16]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003298:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032a8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80032aa:	bf00      	nop
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c8:	2b82      	cmp	r3, #130	@ 0x82
 80032ca:	d111      	bne.n	80032f0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 fe03 	bl	8003edc <SDMMC_CmdStopTransfer>
 80032d6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d008      	beq.n	80032f0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	431a      	orrs	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f7ff fd3a 	bl	8002d64 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0208 	bic.w	r2, r2, #8
 80032fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003308:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f7fd f973 	bl	8000604 <HAL_SD_RxCpltCallback>
#endif
}
 800331e:	bf00      	nop
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
	...

08003328 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003334:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7fd fea2 	bl	8001080 <HAL_DMA_GetError>
 800333c:	4603      	mov	r3, r0
 800333e:	2b02      	cmp	r3, #2
 8003340:	d03e      	beq.n	80033c0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003348:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003350:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d002      	beq.n	800335e <SD_DMAError+0x36>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d12d      	bne.n	80033ba <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a19      	ldr	r2, [pc, #100]	@ (80033c8 <SD_DMAError+0xa0>)
 8003364:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8003374:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800337a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8003382:	6978      	ldr	r0, [r7, #20]
 8003384:	f7ff ff62 	bl	800324c <HAL_SD_GetCardState>
 8003388:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b06      	cmp	r3, #6
 800338e:	d002      	beq.n	8003396 <SD_DMAError+0x6e>
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2b05      	cmp	r3, #5
 8003394:	d10a      	bne.n	80033ac <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f000 fd9e 	bl	8003edc <SDMMC_CmdStopTransfer>
 80033a0:	4602      	mov	r2, r0
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a6:	431a      	orrs	r2, r3
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	2200      	movs	r2, #0
 80033b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80033ba:	6978      	ldr	r0, [r7, #20]
 80033bc:	f7ff fcd2 	bl	8002d64 <HAL_SD_ErrorCallback>
#endif
  }
}
 80033c0:	bf00      	nop
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	004005ff 	.word	0x004005ff

080033cc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f240 523a 	movw	r2, #1338	@ 0x53a
 80033e2:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f7ff ff31 	bl	800324c <HAL_SD_GetCardState>
 80033ea:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b06      	cmp	r3, #6
 80033fe:	d002      	beq.n	8003406 <SD_DMATxAbort+0x3a>
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b05      	cmp	r3, #5
 8003404:	d10a      	bne.n	800341c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4618      	mov	r0, r3
 800340c:	f000 fd66 	bl	8003edc <SDMMC_CmdStopTransfer>
 8003410:	4602      	mov	r2, r0
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003416:	431a      	orrs	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	2b00      	cmp	r3, #0
 8003422:	d103      	bne.n	800342c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f7fd f8d9 	bl	80005dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800342a:	e002      	b.n	8003432 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f7ff fc99 	bl	8002d64 <HAL_SD_ErrorCallback>
}
 8003432:	bf00      	nop
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b084      	sub	sp, #16
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003446:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003450:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f7ff fefa 	bl	800324c <HAL_SD_GetCardState>
 8003458:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b06      	cmp	r3, #6
 800346c:	d002      	beq.n	8003474 <SD_DMARxAbort+0x3a>
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b05      	cmp	r3, #5
 8003472:	d10a      	bne.n	800348a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f000 fd2f 	bl	8003edc <SDMMC_CmdStopTransfer>
 800347e:	4602      	mov	r2, r0
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003484:	431a      	orrs	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800348e:	2b00      	cmp	r3, #0
 8003490:	d103      	bne.n	800349a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f7fd f8a2 	bl	80005dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8003498:	e002      	b.n	80034a0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f7ff fc62 	bl	8002d64 <HAL_SD_ErrorCallback>
}
 80034a0:	bf00      	nop
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80034a8:	b5b0      	push	{r4, r5, r7, lr}
 80034aa:	b094      	sub	sp, #80	@ 0x50
 80034ac:	af04      	add	r7, sp, #16
 80034ae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80034b0:	2301      	movs	r3, #1
 80034b2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fbe1 	bl	8003c80 <SDMMC_GetPowerState>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d102      	bne.n	80034ca <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80034c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80034c8:	e0b8      	b.n	800363c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d02f      	beq.n	8003532 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fe0b 	bl	80040f2 <SDMMC_CmdSendCID>
 80034dc:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80034de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <SD_InitCard+0x40>
    {
      return errorstate;
 80034e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034e6:	e0a9      	b.n	800363c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2100      	movs	r1, #0
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 fc0b 	bl	8003d0a <SDMMC_GetResponse>
 80034f4:	4602      	mov	r2, r0
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2104      	movs	r1, #4
 8003500:	4618      	mov	r0, r3
 8003502:	f000 fc02 	bl	8003d0a <SDMMC_GetResponse>
 8003506:	4602      	mov	r2, r0
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2108      	movs	r1, #8
 8003512:	4618      	mov	r0, r3
 8003514:	f000 fbf9 	bl	8003d0a <SDMMC_GetResponse>
 8003518:	4602      	mov	r2, r0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	210c      	movs	r1, #12
 8003524:	4618      	mov	r0, r3
 8003526:	f000 fbf0 	bl	8003d0a <SDMMC_GetResponse>
 800352a:	4602      	mov	r2, r0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	2b03      	cmp	r3, #3
 8003538:	d00d      	beq.n	8003556 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f107 020e 	add.w	r2, r7, #14
 8003542:	4611      	mov	r1, r2
 8003544:	4618      	mov	r0, r3
 8003546:	f000 fe11 	bl	800416c <SDMMC_CmdSetRelAdd>
 800354a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800354c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <SD_InitCard+0xae>
    {
      return errorstate;
 8003552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003554:	e072      	b.n	800363c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800355a:	2b03      	cmp	r3, #3
 800355c:	d036      	beq.n	80035cc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800355e:	89fb      	ldrh	r3, [r7, #14]
 8003560:	461a      	mov	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800356e:	041b      	lsls	r3, r3, #16
 8003570:	4619      	mov	r1, r3
 8003572:	4610      	mov	r0, r2
 8003574:	f000 fddb 	bl	800412e <SDMMC_CmdSendCSD>
 8003578:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800357a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <SD_InitCard+0xdc>
    {
      return errorstate;
 8003580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003582:	e05b      	b.n	800363c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2100      	movs	r1, #0
 800358a:	4618      	mov	r0, r3
 800358c:	f000 fbbd 	bl	8003d0a <SDMMC_GetResponse>
 8003590:	4602      	mov	r2, r0
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2104      	movs	r1, #4
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fbb4 	bl	8003d0a <SDMMC_GetResponse>
 80035a2:	4602      	mov	r2, r0
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2108      	movs	r1, #8
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fbab 	bl	8003d0a <SDMMC_GetResponse>
 80035b4:	4602      	mov	r2, r0
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	210c      	movs	r1, #12
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 fba2 	bl	8003d0a <SDMMC_GetResponse>
 80035c6:	4602      	mov	r2, r0
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2104      	movs	r1, #4
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 fb99 	bl	8003d0a <SDMMC_GetResponse>
 80035d8:	4603      	mov	r3, r0
 80035da:	0d1a      	lsrs	r2, r3, #20
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80035e0:	f107 0310 	add.w	r3, r7, #16
 80035e4:	4619      	mov	r1, r3
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7ff fbc6 	bl	8002d78 <HAL_SD_GetCardCSD>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80035f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80035f6:	e021      	b.n	800363c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003600:	041b      	lsls	r3, r3, #16
 8003602:	2200      	movs	r2, #0
 8003604:	461c      	mov	r4, r3
 8003606:	4615      	mov	r5, r2
 8003608:	4622      	mov	r2, r4
 800360a:	462b      	mov	r3, r5
 800360c:	4608      	mov	r0, r1
 800360e:	f000 fc87 	bl	8003f20 <SDMMC_CmdSelDesel>
 8003612:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8003614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <SD_InitCard+0x176>
  {
    return errorstate;
 800361a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800361c:	e00e      	b.n	800363c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681d      	ldr	r5, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	466c      	mov	r4, sp
 8003626:	f103 0210 	add.w	r2, r3, #16
 800362a:	ca07      	ldmia	r2, {r0, r1, r2}
 800362c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003630:	3304      	adds	r3, #4
 8003632:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003634:	4628      	mov	r0, r5
 8003636:	f000 facb 	bl	8003bd0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3740      	adds	r7, #64	@ 0x40
 8003640:	46bd      	mov	sp, r7
 8003642:	bdb0      	pop	{r4, r5, r7, pc}

08003644 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	2300      	movs	r3, #0
 8003656:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4618      	mov	r0, r3
 800365e:	f000 fc82 	bl	8003f66 <SDMMC_CmdGoIdleState>
 8003662:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <SD_PowerON+0x2a>
  {
    return errorstate;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	e072      	b.n	8003754 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fc95 	bl	8003fa2 <SDMMC_CmdOperCond>
 8003678:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00d      	beq.n	800369c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fc6b 	bl	8003f66 <SDMMC_CmdGoIdleState>
 8003690:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d004      	beq.n	80036a2 <SD_PowerON+0x5e>
    {
      return errorstate;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	e05b      	b.n	8003754 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d137      	bne.n	800371a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2100      	movs	r1, #0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 fc95 	bl	8003fe0 <SDMMC_CmdAppCommand>
 80036b6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d02d      	beq.n	800371a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80036be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80036c2:	e047      	b.n	8003754 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2100      	movs	r1, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fc88 	bl	8003fe0 <SDMMC_CmdAppCommand>
 80036d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <SD_PowerON+0x98>
    {
      return errorstate;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	e03b      	b.n	8003754 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	491e      	ldr	r1, [pc, #120]	@ (800375c <SD_PowerON+0x118>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fc9e 	bl	8004024 <SDMMC_CmdAppOperCommand>
 80036e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80036f0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80036f4:	e02e      	b.n	8003754 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2100      	movs	r1, #0
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 fb04 	bl	8003d0a <SDMMC_GetResponse>
 8003702:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	0fdb      	lsrs	r3, r3, #31
 8003708:	2b01      	cmp	r3, #1
 800370a:	d101      	bne.n	8003710 <SD_PowerON+0xcc>
 800370c:	2301      	movs	r3, #1
 800370e:	e000      	b.n	8003712 <SD_PowerON+0xce>
 8003710:	2300      	movs	r3, #0
 8003712:	613b      	str	r3, [r7, #16]

    count++;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	3301      	adds	r3, #1
 8003718:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003720:	4293      	cmp	r3, r2
 8003722:	d802      	bhi.n	800372a <SD_PowerON+0xe6>
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0cc      	beq.n	80036c4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003730:	4293      	cmp	r3, r2
 8003732:	d902      	bls.n	800373a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003734:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003738:	e00c      	b.n	8003754 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	645a      	str	r2, [r3, #68]	@ 0x44
 800374a:	e002      	b.n	8003752 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	c1100000 	.word	0xc1100000

08003760 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003770:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003774:	e018      	b.n	80037a8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377e:	041b      	lsls	r3, r3, #16
 8003780:	4619      	mov	r1, r3
 8003782:	4610      	mov	r0, r2
 8003784:	f000 fd13 	bl	80041ae <SDMMC_CmdSendStatus>
 8003788:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	e009      	b.n	80037a8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2100      	movs	r1, #0
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fab5 	bl	8003d0a <SDMMC_GetResponse>
 80037a0:	4602      	mov	r2, r0
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80037b8:	2300      	movs	r3, #0
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2100      	movs	r1, #0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 fa9f 	bl	8003d0a <SDMMC_GetResponse>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037d6:	d102      	bne.n	80037de <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80037d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80037dc:	e02f      	b.n	800383e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80037de:	f107 030c 	add.w	r3, r7, #12
 80037e2:	4619      	mov	r1, r3
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f879 	bl	80038dc <SD_FindSCR>
 80037ea:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	e023      	b.n	800383e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d01c      	beq.n	800383a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003808:	041b      	lsls	r3, r3, #16
 800380a:	4619      	mov	r1, r3
 800380c:	4610      	mov	r0, r2
 800380e:	f000 fbe7 	bl	8003fe0 <SDMMC_CmdAppCommand>
 8003812:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	e00f      	b.n	800383e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2102      	movs	r1, #2
 8003824:	4618      	mov	r0, r3
 8003826:	f000 fc21 	bl	800406c <SDMMC_CmdBusWidth>
 800382a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	e003      	b.n	800383e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8003836:	2300      	movs	r3, #0
 8003838:	e001      	b.n	800383e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800383a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800383e:	4618      	mov	r0, r3
 8003840:	3718      	adds	r7, #24
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}

08003846 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8003846:	b580      	push	{r7, lr}
 8003848:	b086      	sub	sp, #24
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	2300      	movs	r3, #0
 8003854:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2100      	movs	r1, #0
 800385c:	4618      	mov	r0, r3
 800385e:	f000 fa54 	bl	8003d0a <SDMMC_GetResponse>
 8003862:	4603      	mov	r3, r0
 8003864:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003868:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800386c:	d102      	bne.n	8003874 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800386e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003872:	e02f      	b.n	80038d4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8003874:	f107 030c 	add.w	r3, r7, #12
 8003878:	4619      	mov	r1, r3
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f82e 	bl	80038dc <SD_FindSCR>
 8003880:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	e023      	b.n	80038d4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d01c      	beq.n	80038d0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800389e:	041b      	lsls	r3, r3, #16
 80038a0:	4619      	mov	r1, r3
 80038a2:	4610      	mov	r0, r2
 80038a4:	f000 fb9c 	bl	8003fe0 <SDMMC_CmdAppCommand>
 80038a8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	e00f      	b.n	80038d4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2100      	movs	r1, #0
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fbd6 	bl	800406c <SDMMC_CmdBusWidth>
 80038c0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	e003      	b.n	80038d4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80038cc:	2300      	movs	r3, #0
 80038ce:	e001      	b.n	80038d4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80038d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80038dc:	b590      	push	{r4, r7, lr}
 80038de:	b08f      	sub	sp, #60	@ 0x3c
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80038e6:	f7fd f98f 	bl	8000c08 <HAL_GetTick>
 80038ea:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80038f0:	2300      	movs	r3, #0
 80038f2:	60bb      	str	r3, [r7, #8]
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2108      	movs	r1, #8
 8003902:	4618      	mov	r0, r3
 8003904:	f000 fa40 	bl	8003d88 <SDMMC_CmdBlockLength>
 8003908:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800390a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <SD_FindSCR+0x38>
  {
    return errorstate;
 8003910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003912:	e0b2      	b.n	8003a7a <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391c:	041b      	lsls	r3, r3, #16
 800391e:	4619      	mov	r1, r3
 8003920:	4610      	mov	r0, r2
 8003922:	f000 fb5d 	bl	8003fe0 <SDMMC_CmdAppCommand>
 8003926:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8003928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <SD_FindSCR+0x56>
  {
    return errorstate;
 800392e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003930:	e0a3      	b.n	8003a7a <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003932:	f04f 33ff 	mov.w	r3, #4294967295
 8003936:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8003938:	2308      	movs	r3, #8
 800393a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800393c:	2330      	movs	r3, #48	@ 0x30
 800393e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003940:	2302      	movs	r3, #2
 8003942:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003944:	2300      	movs	r3, #0
 8003946:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8003948:	2301      	movs	r3, #1
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f107 0210 	add.w	r2, r7, #16
 8003954:	4611      	mov	r1, r2
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f9ea 	bl	8003d30 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fba5 	bl	80040b0 <SDMMC_CmdSendSCR>
 8003966:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8003968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396a:	2b00      	cmp	r3, #0
 800396c:	d02a      	beq.n	80039c4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800396e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003970:	e083      	b.n	8003a7a <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00f      	beq.n	80039a0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6819      	ldr	r1, [r3, #0]
 8003984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	f107 0208 	add.w	r2, r7, #8
 800398c:	18d4      	adds	r4, r2, r3
 800398e:	4608      	mov	r0, r1
 8003990:	f000 f94a 	bl	8003c28 <SDMMC_ReadFIFO>
 8003994:	4603      	mov	r3, r0
 8003996:	6023      	str	r3, [r4, #0]
      index++;
 8003998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399a:	3301      	adds	r3, #1
 800399c:	637b      	str	r3, [r7, #52]	@ 0x34
 800399e:	e006      	b.n	80039ae <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d012      	beq.n	80039d4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80039ae:	f7fd f92b 	bl	8000c08 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039bc:	d102      	bne.n	80039c4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80039be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80039c2:	e05a      	b.n	8003a7a <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039ca:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d0cf      	beq.n	8003972 <SD_FindSCR+0x96>
 80039d2:	e000      	b.n	80039d6 <SD_FindSCR+0xfa>
      break;
 80039d4:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2208      	movs	r2, #8
 80039ea:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80039ec:	2308      	movs	r3, #8
 80039ee:	e044      	b.n	8003a7a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2202      	movs	r2, #2
 8003a04:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8003a06:	2302      	movs	r3, #2
 8003a08:	e037      	b.n	8003a7a <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8003a20:	2320      	movs	r3, #32
 8003a22:	e02a      	b.n	8003a7a <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003a2c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	061a      	lsls	r2, r3, #24
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	021b      	lsls	r3, r3, #8
 8003a36:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003a3a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	0a1b      	lsrs	r3, r3, #8
 8003a40:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003a44:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	0e1b      	lsrs	r3, r3, #24
 8003a4a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4e:	601a      	str	r2, [r3, #0]
    scr++;
 8003a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a52:	3304      	adds	r3, #4
 8003a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	061a      	lsls	r2, r3, #24
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8003a62:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	0a1b      	lsrs	r3, r3, #8
 8003a68:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003a6c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	0e1b      	lsrs	r3, r3, #24
 8003a72:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a76:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	373c      	adds	r7, #60	@ 0x3c
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd90      	pop	{r4, r7, pc}

08003a82 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b086      	sub	sp, #24
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d03f      	beq.n	8003b1c <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	e033      	b.n	8003b0a <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 f8be 	bl	8003c28 <SDMMC_ReadFIFO>
 8003aac:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	0a1b      	lsrs	r3, r3, #8
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	0c1b      	lsrs	r3, r3, #16
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	0e1b      	lsrs	r3, r3, #24
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	3301      	adds	r3, #1
 8003afc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	3b01      	subs	r3, #1
 8003b02:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	3301      	adds	r3, #1
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2b07      	cmp	r3, #7
 8003b0e:	d9c8      	bls.n	8003aa2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	3718      	adds	r7, #24
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b36:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d043      	beq.n	8003bc6 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8003b3e:	2300      	movs	r3, #0
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	e037      	b.n	8003bb4 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	021a      	lsls	r2, r3, #8
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	3301      	adds	r3, #1
 8003b66:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	041a      	lsls	r2, r3, #16
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	061a      	lsls	r2, r3, #24
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60bb      	str	r3, [r7, #8]
      tmp++;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3301      	adds	r3, #1
 8003b96:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f107 0208 	add.w	r2, r7, #8
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f84a 	bl	8003c42 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b07      	cmp	r3, #7
 8003bb8:	d9c4      	bls.n	8003b44 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8003bc6:	bf00      	nop
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
	...

08003bd0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8003bd0:	b084      	sub	sp, #16
 8003bd2:	b480      	push	{r7}
 8003bd4:	b085      	sub	sp, #20
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	f107 001c 	add.w	r0, r7, #28
 8003bde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8003be6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8003be8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8003bea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8003bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8003bee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8003bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8003bf2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8003bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8003bf6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8003bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8003bfa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	4b07      	ldr	r3, [pc, #28]	@ (8003c24 <SDMMC_Init+0x54>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	b004      	add	sp, #16
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	ffff8100 	.word	0xffff8100

08003c28 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2203      	movs	r2, #3
 8003c70:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0303 	and.w	r3, r3, #3
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003cba:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8003cc0:	431a      	orrs	r2, r3
                       Command->CPSM);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8003cc6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	4b06      	ldr	r3, [pc, #24]	@ (8003cec <SDMMC_SendCommand+0x50>)
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	fffff000 	.word	0xfffff000

08003cf0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	b2db      	uxtb	r3, r3
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b085      	sub	sp, #20
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3314      	adds	r3, #20
 8003d18:	461a      	mov	r2, r3
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
}  
 8003d24:	4618      	mov	r0, r3
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003d56:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8003d5c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8003d62:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0

}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b088      	sub	sp, #32
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003d96:	2310      	movs	r3, #16
 8003d98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003d9a:	2340      	movs	r3, #64	@ 0x40
 8003d9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003da6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003da8:	f107 0308 	add.w	r3, r7, #8
 8003dac:	4619      	mov	r1, r3
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff ff74 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8003db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db8:	2110      	movs	r1, #16
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 fa1a 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003dc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003dc2:	69fb      	ldr	r3, [r7, #28]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3720      	adds	r7, #32
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8003dda:	2311      	movs	r3, #17
 8003ddc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003dde:	2340      	movs	r3, #64	@ 0x40
 8003de0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003de2:	2300      	movs	r3, #0
 8003de4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003de6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003dec:	f107 0308 	add.w	r3, r7, #8
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff ff52 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8003df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfc:	2111      	movs	r1, #17
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f9f8 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003e04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e06:	69fb      	ldr	r3, [r7, #28]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3720      	adds	r7, #32
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b088      	sub	sp, #32
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8003e1e:	2312      	movs	r3, #18
 8003e20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e22:	2340      	movs	r3, #64	@ 0x40
 8003e24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e26:	2300      	movs	r3, #0
 8003e28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e30:	f107 0308 	add.w	r3, r7, #8
 8003e34:	4619      	mov	r1, r3
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff ff30 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8003e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e40:	2112      	movs	r1, #18
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f000 f9d6 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003e48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e4a:	69fb      	ldr	r3, [r7, #28]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b088      	sub	sp, #32
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003e62:	2318      	movs	r3, #24
 8003e64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003e66:	2340      	movs	r3, #64	@ 0x40
 8003e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003e74:	f107 0308 	add.w	r3, r7, #8
 8003e78:	4619      	mov	r1, r3
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff ff0e 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8003e80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e84:	2118      	movs	r1, #24
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 f9b4 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003e8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003e8e:	69fb      	ldr	r3, [r7, #28]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3720      	adds	r7, #32
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003ea6:	2319      	movs	r3, #25
 8003ea8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003eaa:	2340      	movs	r3, #64	@ 0x40
 8003eac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003eb6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003eb8:	f107 0308 	add.w	r3, r7, #8
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff feec 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8003ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec8:	2119      	movs	r1, #25
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f992 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003ed0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003ed2:	69fb      	ldr	r3, [r7, #28]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003ee8:	230c      	movs	r3, #12
 8003eea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003eec:	2340      	movs	r3, #64	@ 0x40
 8003eee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ef4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ef8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003efa:	f107 0308 	add.w	r3, r7, #8
 8003efe:	4619      	mov	r1, r3
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff fecb 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8003f06:	4a05      	ldr	r2, [pc, #20]	@ (8003f1c <SDMMC_CmdStopTransfer+0x40>)
 8003f08:	210c      	movs	r1, #12
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f972 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003f10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f12:	69fb      	ldr	r3, [r7, #28]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	05f5e100 	.word	0x05f5e100

08003f20 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b08a      	sub	sp, #40	@ 0x28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003f30:	2307      	movs	r3, #7
 8003f32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003f34:	2340      	movs	r3, #64	@ 0x40
 8003f36:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003f3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f40:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003f42:	f107 0310 	add.w	r3, r7, #16
 8003f46:	4619      	mov	r1, r3
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f7ff fea7 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	2107      	movs	r1, #7
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 f94d 	bl	80041f4 <SDMMC_GetCmdResp1>
 8003f5a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3728      	adds	r7, #40	@ 0x28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b088      	sub	sp, #32
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003f84:	f107 0308 	add.w	r3, r7, #8
 8003f88:	4619      	mov	r1, r3
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff fe86 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 fb67 	bl	8004664 <SDMMC_GetCmdError>
 8003f96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003f98:	69fb      	ldr	r3, [r7, #28]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3720      	adds	r7, #32
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b088      	sub	sp, #32
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003faa:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8003fae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8003fb0:	2308      	movs	r3, #8
 8003fb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003fb4:	2340      	movs	r3, #64	@ 0x40
 8003fb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003fbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fc0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8003fc2:	f107 0308 	add.w	r3, r7, #8
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff fe67 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fafa 	bl	80045c8 <SDMMC_GetCmdResp7>
 8003fd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003fd6:	69fb      	ldr	r3, [r7, #28]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3720      	adds	r7, #32
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b088      	sub	sp, #32
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8003fee:	2337      	movs	r3, #55	@ 0x37
 8003ff0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8003ff2:	2340      	movs	r3, #64	@ 0x40
 8003ff4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8003ffa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ffe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004000:	f107 0308 	add.w	r3, r7, #8
 8004004:	4619      	mov	r1, r3
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7ff fe48 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800400c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004010:	2137      	movs	r1, #55	@ 0x37
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f8ee 	bl	80041f4 <SDMMC_GetCmdResp1>
 8004018:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800401a:	69fb      	ldr	r3, [r7, #28]
}
 800401c:	4618      	mov	r0, r3
 800401e:	3720      	adds	r7, #32
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b088      	sub	sp, #32
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	4b0d      	ldr	r3, [pc, #52]	@ (8004068 <SDMMC_CmdAppOperCommand+0x44>)
 8004032:	4313      	orrs	r3, r2
 8004034:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004036:	2329      	movs	r3, #41	@ 0x29
 8004038:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800403a:	2340      	movs	r3, #64	@ 0x40
 800403c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800403e:	2300      	movs	r3, #0
 8004040:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004046:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004048:	f107 0308 	add.w	r3, r7, #8
 800404c:	4619      	mov	r1, r3
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff fe24 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fa03 	bl	8004460 <SDMMC_GetCmdResp3>
 800405a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800405c:	69fb      	ldr	r3, [r7, #28]
}
 800405e:	4618      	mov	r0, r3
 8004060:	3720      	adds	r7, #32
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	80100000 	.word	0x80100000

0800406c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b088      	sub	sp, #32
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800407a:	2306      	movs	r3, #6
 800407c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800407e:	2340      	movs	r3, #64	@ 0x40
 8004080:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800408a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800408c:	f107 0308 	add.w	r3, r7, #8
 8004090:	4619      	mov	r1, r3
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7ff fe02 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8004098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409c:	2106      	movs	r1, #6
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f8a8 	bl	80041f4 <SDMMC_GetCmdResp1>
 80040a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80040a6:	69fb      	ldr	r3, [r7, #28]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3720      	adds	r7, #32
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b088      	sub	sp, #32
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80040bc:	2333      	movs	r3, #51	@ 0x33
 80040be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80040c0:	2340      	movs	r3, #64	@ 0x40
 80040c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80040c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80040ce:	f107 0308 	add.w	r3, r7, #8
 80040d2:	4619      	mov	r1, r3
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f7ff fde1 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80040da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040de:	2133      	movs	r1, #51	@ 0x33
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f887 	bl	80041f4 <SDMMC_GetCmdResp1>
 80040e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80040e8:	69fb      	ldr	r3, [r7, #28]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3720      	adds	r7, #32
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b088      	sub	sp, #32
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80040fe:	2302      	movs	r3, #2
 8004100:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004102:	23c0      	movs	r3, #192	@ 0xc0
 8004104:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004106:	2300      	movs	r3, #0
 8004108:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800410a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800410e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004110:	f107 0308 	add.w	r3, r7, #8
 8004114:	4619      	mov	r1, r3
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff fdc0 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f957 	bl	80043d0 <SDMMC_GetCmdResp2>
 8004122:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004124:	69fb      	ldr	r3, [r7, #28]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b088      	sub	sp, #32
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800413c:	2309      	movs	r3, #9
 800413e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004140:	23c0      	movs	r3, #192	@ 0xc0
 8004142:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004144:	2300      	movs	r3, #0
 8004146:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004148:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800414c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800414e:	f107 0308 	add.w	r3, r7, #8
 8004152:	4619      	mov	r1, r3
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff fda1 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f938 	bl	80043d0 <SDMMC_GetCmdResp2>
 8004160:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004162:	69fb      	ldr	r3, [r7, #28]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3720      	adds	r7, #32
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b088      	sub	sp, #32
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800417a:	2303      	movs	r3, #3
 800417c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800417e:	2340      	movs	r3, #64	@ 0x40
 8004180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800418a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800418c:	f107 0308 	add.w	r3, r7, #8
 8004190:	4619      	mov	r1, r3
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7ff fd82 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	2103      	movs	r1, #3
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f99d 	bl	80044dc <SDMMC_GetCmdResp6>
 80041a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80041a4:	69fb      	ldr	r3, [r7, #28]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3720      	adds	r7, #32
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b088      	sub	sp, #32
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80041bc:	230d      	movs	r3, #13
 80041be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80041c0:	2340      	movs	r3, #64	@ 0x40
 80041c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80041c4:	2300      	movs	r3, #0
 80041c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80041c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80041ce:	f107 0308 	add.w	r3, r7, #8
 80041d2:	4619      	mov	r1, r3
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7ff fd61 	bl	8003c9c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80041da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041de:	210d      	movs	r1, #13
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f807 	bl	80041f4 <SDMMC_GetCmdResp1>
 80041e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80041e8:	69fb      	ldr	r3, [r7, #28]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3720      	adds	r7, #32
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
	...

080041f4 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b088      	sub	sp, #32
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	460b      	mov	r3, r1
 80041fe:	607a      	str	r2, [r7, #4]
 8004200:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004202:	4b70      	ldr	r3, [pc, #448]	@ (80043c4 <SDMMC_GetCmdResp1+0x1d0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a70      	ldr	r2, [pc, #448]	@ (80043c8 <SDMMC_GetCmdResp1+0x1d4>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	0a5a      	lsrs	r2, r3, #9
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	fb02 f303 	mul.w	r3, r2, r3
 8004214:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	1e5a      	subs	r2, r3, #1
 800421a:	61fa      	str	r2, [r7, #28]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d102      	bne.n	8004226 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004220:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004224:	e0c9      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0ef      	beq.n	8004216 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1ea      	bne.n	8004216 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d004      	beq.n	8004256 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2204      	movs	r2, #4
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004252:	2304      	movs	r3, #4
 8004254:	e0b1      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d004      	beq.n	800426c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004268:	2301      	movs	r3, #1
 800426a:	e0a6      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	22c5      	movs	r2, #197	@ 0xc5
 8004270:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f7ff fd3c 	bl	8003cf0 <SDMMC_GetCommandResponse>
 8004278:	4603      	mov	r3, r0
 800427a:	461a      	mov	r2, r3
 800427c:	7afb      	ldrb	r3, [r7, #11]
 800427e:	4293      	cmp	r3, r2
 8004280:	d001      	beq.n	8004286 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004282:	2301      	movs	r3, #1
 8004284:	e099      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8004286:	2100      	movs	r1, #0
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f7ff fd3e 	bl	8003d0a <SDMMC_GetResponse>
 800428e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004290:	697a      	ldr	r2, [r7, #20]
 8004292:	4b4e      	ldr	r3, [pc, #312]	@ (80043cc <SDMMC_GetCmdResp1+0x1d8>)
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d101      	bne.n	800429e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800429a:	2300      	movs	r3, #0
 800429c:	e08d      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	da02      	bge.n	80042aa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80042a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042a8:	e087      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80042b4:	2340      	movs	r3, #64	@ 0x40
 80042b6:	e080      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	e079      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80042d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042d4:	e071      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80042e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042e4:	e069      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80042f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042f4:	e061      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004300:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004304:	e059      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004310:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004314:	e051      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004320:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004324:	e049      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004330:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004334:	e041      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d002      	beq.n	8004346 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8004340:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004344:	e039      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d002      	beq.n	8004356 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004350:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004354:	e031      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d002      	beq.n	8004366 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004360:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004364:	e029      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d002      	beq.n	8004376 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004370:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004374:	e021      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004380:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004384:	e019      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004390:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004394:	e011      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80043a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80043a4:	e009      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80043b0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80043b4:	e001      	b.n	80043ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80043b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3720      	adds	r7, #32
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000008 	.word	0x20000008
 80043c8:	10624dd3 	.word	0x10624dd3
 80043cc:	fdffe008 	.word	0xfdffe008

080043d0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80043d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004458 <SDMMC_GetCmdResp2+0x88>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a1f      	ldr	r2, [pc, #124]	@ (800445c <SDMMC_GetCmdResp2+0x8c>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	0a5b      	lsrs	r3, r3, #9
 80043e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e8:	fb02 f303 	mul.w	r3, r2, r3
 80043ec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1e5a      	subs	r2, r3, #1
 80043f2:	60fa      	str	r2, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d102      	bne.n	80043fe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80043f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80043fc:	e026      	b.n	800444c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004402:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0ef      	beq.n	80043ee <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1ea      	bne.n	80043ee <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d004      	beq.n	800442e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2204      	movs	r2, #4
 8004428:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800442a:	2304      	movs	r3, #4
 800442c:	e00e      	b.n	800444c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d004      	beq.n	8004444 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2201      	movs	r2, #1
 800443e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004440:	2301      	movs	r3, #1
 8004442:	e003      	b.n	800444c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	22c5      	movs	r2, #197	@ 0xc5
 8004448:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr
 8004458:	20000008 	.word	0x20000008
 800445c:	10624dd3 	.word	0x10624dd3

08004460 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004468:	4b1a      	ldr	r3, [pc, #104]	@ (80044d4 <SDMMC_GetCmdResp3+0x74>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a1a      	ldr	r2, [pc, #104]	@ (80044d8 <SDMMC_GetCmdResp3+0x78>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	0a5b      	lsrs	r3, r3, #9
 8004474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004478:	fb02 f303 	mul.w	r3, r2, r3
 800447c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1e5a      	subs	r2, r3, #1
 8004482:	60fa      	str	r2, [r7, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004488:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800448c:	e01b      	b.n	80044c6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004492:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0ef      	beq.n	800447e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d1ea      	bne.n	800447e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2204      	movs	r2, #4
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80044ba:	2304      	movs	r3, #4
 80044bc:	e003      	b.n	80044c6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	22c5      	movs	r2, #197	@ 0xc5
 80044c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	20000008 	.word	0x20000008
 80044d8:	10624dd3 	.word	0x10624dd3

080044dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b088      	sub	sp, #32
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	460b      	mov	r3, r1
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80044ea:	4b35      	ldr	r3, [pc, #212]	@ (80045c0 <SDMMC_GetCmdResp6+0xe4>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a35      	ldr	r2, [pc, #212]	@ (80045c4 <SDMMC_GetCmdResp6+0xe8>)
 80044f0:	fba2 2303 	umull	r2, r3, r2, r3
 80044f4:	0a5b      	lsrs	r3, r3, #9
 80044f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044fa:	fb02 f303 	mul.w	r3, r2, r3
 80044fe:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	1e5a      	subs	r2, r3, #1
 8004504:	61fa      	str	r2, [r7, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d102      	bne.n	8004510 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800450a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800450e:	e052      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004514:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800451c:	2b00      	cmp	r3, #0
 800451e:	d0ef      	beq.n	8004500 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004520:	69bb      	ldr	r3, [r7, #24]
 8004522:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1ea      	bne.n	8004500 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452e:	f003 0304 	and.w	r3, r3, #4
 8004532:	2b00      	cmp	r3, #0
 8004534:	d004      	beq.n	8004540 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2204      	movs	r2, #4
 800453a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800453c:	2304      	movs	r3, #4
 800453e:	e03a      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b00      	cmp	r3, #0
 800454a:	d004      	beq.n	8004556 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2201      	movs	r2, #1
 8004550:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004552:	2301      	movs	r3, #1
 8004554:	e02f      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f7ff fbca 	bl	8003cf0 <SDMMC_GetCommandResponse>
 800455c:	4603      	mov	r3, r0
 800455e:	461a      	mov	r2, r3
 8004560:	7afb      	ldrb	r3, [r7, #11]
 8004562:	4293      	cmp	r3, r2
 8004564:	d001      	beq.n	800456a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004566:	2301      	movs	r3, #1
 8004568:	e025      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	22c5      	movs	r2, #197	@ 0xc5
 800456e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8004570:	2100      	movs	r1, #0
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f7ff fbc9 	bl	8003d0a <SDMMC_GetResponse>
 8004578:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d106      	bne.n	8004592 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	0c1b      	lsrs	r3, r3, #16
 8004588:	b29a      	uxth	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800458e:	2300      	movs	r3, #0
 8004590:	e011      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800459c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045a0:	e009      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80045ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045b0:	e001      	b.n	80045b6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80045b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3720      	adds	r7, #32
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20000008 	.word	0x20000008
 80045c4:	10624dd3 	.word	0x10624dd3

080045c8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80045d0:	4b22      	ldr	r3, [pc, #136]	@ (800465c <SDMMC_GetCmdResp7+0x94>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a22      	ldr	r2, [pc, #136]	@ (8004660 <SDMMC_GetCmdResp7+0x98>)
 80045d6:	fba2 2303 	umull	r2, r3, r2, r3
 80045da:	0a5b      	lsrs	r3, r3, #9
 80045dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e0:	fb02 f303 	mul.w	r3, r2, r3
 80045e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	1e5a      	subs	r2, r3, #1
 80045ea:	60fa      	str	r2, [r7, #12]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d102      	bne.n	80045f6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80045f0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80045f4:	e02c      	b.n	8004650 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0ef      	beq.n	80045e6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1ea      	bne.n	80045e6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004614:	f003 0304 	and.w	r3, r3, #4
 8004618:	2b00      	cmp	r3, #0
 800461a:	d004      	beq.n	8004626 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2204      	movs	r2, #4
 8004620:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004622:	2304      	movs	r3, #4
 8004624:	e014      	b.n	8004650 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d004      	beq.n	800463c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2201      	movs	r2, #1
 8004636:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004638:	2301      	movs	r3, #1
 800463a:	e009      	b.n	8004650 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2240      	movs	r2, #64	@ 0x40
 800464c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800464e:	2300      	movs	r3, #0
  
}
 8004650:	4618      	mov	r0, r3
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	20000008 	.word	0x20000008
 8004660:	10624dd3 	.word	0x10624dd3

08004664 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800466c:	4b11      	ldr	r3, [pc, #68]	@ (80046b4 <SDMMC_GetCmdError+0x50>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a11      	ldr	r2, [pc, #68]	@ (80046b8 <SDMMC_GetCmdError+0x54>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	0a5b      	lsrs	r3, r3, #9
 8004678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467c:	fb02 f303 	mul.w	r3, r2, r3
 8004680:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	1e5a      	subs	r2, r3, #1
 8004686:	60fa      	str	r2, [r7, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800468c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004690:	e009      	b.n	80046a6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0f1      	beq.n	8004682 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	22c5      	movs	r2, #197	@ 0xc5
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3714      	adds	r7, #20
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	20000008 	.word	0x20000008
 80046b8:	10624dd3 	.word	0x10624dd3

080046bc <SD_CheckStatusWithTimeout>:

/* Private functions ---------------------------------------------------------*/

static int
SD_CheckStatusWithTimeout (uint32_t timeout)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80046c4:	f7fc faa0 	bl	8000c08 <HAL_GetTick>
 80046c8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while (HAL_GetTick() - timer < timeout)
 80046ca:	e006      	b.n	80046da <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_SDMMC_GetCardState() == SD_TRANSFER_OK)
 80046cc:	f7fb ff68 	bl	80005a0 <BSP_SD_SDMMC_GetCardState>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80046d6:	2300      	movs	r3, #0
 80046d8:	e009      	b.n	80046ee <SD_CheckStatusWithTimeout+0x32>
  while (HAL_GetTick() - timer < timeout)
 80046da:	f7fc fa95 	bl	8000c08 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d8f0      	bhi.n	80046cc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80046ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <SD_CheckStatus>:

static DSTATUS
SD_CheckStatus (BYTE lun)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8004702:	4b0b      	ldr	r3, [pc, #44]	@ (8004730 <SD_CheckStatus+0x38>)
 8004704:	2201      	movs	r2, #1
 8004706:	701a      	strb	r2, [r3, #0]

  if (BSP_SD_SDMMC_GetCardState() == MSD_OK)
 8004708:	f7fb ff4a 	bl	80005a0 <BSP_SD_SDMMC_GetCardState>
 800470c:	4603      	mov	r3, r0
 800470e:	2b00      	cmp	r3, #0
 8004710:	d107      	bne.n	8004722 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8004712:	4b07      	ldr	r3, [pc, #28]	@ (8004730 <SD_CheckStatus+0x38>)
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	b2db      	uxtb	r3, r3
 8004718:	f023 0301 	bic.w	r3, r3, #1
 800471c:	b2da      	uxtb	r2, r3
 800471e:	4b04      	ldr	r3, [pc, #16]	@ (8004730 <SD_CheckStatus+0x38>)
 8004720:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8004722:	4b03      	ldr	r3, [pc, #12]	@ (8004730 <SD_CheckStatus+0x38>)
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	b2db      	uxtb	r3, r3
}
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000011 	.word	0x20000011

08004734 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS
disk_status (BYTE pdrv /* Physical drive nmuber to identify the drive */
)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(0);
 800473e:	2000      	movs	r0, #0
 8004740:	f7ff ffda 	bl	80046f8 <SD_CheckStatus>
 8004744:	4603      	mov	r3, r0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
	...

08004750 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS
disk_initialize (BYTE pdrv /* Physical drive nmuber to identify the drive */
)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	71fb      	strb	r3, [r7, #7]
  if (BSP_SD_SDMMC_Init() == MSD_OK)
 800475a:	f7fb fecd 	bl	80004f8 <BSP_SD_SDMMC_Init>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d106      	bne.n	8004772 <disk_initialize+0x22>
  {
    Stat = SD_CheckStatus(0);
 8004764:	2000      	movs	r0, #0
 8004766:	f7ff ffc7 	bl	80046f8 <SD_CheckStatus>
 800476a:	4603      	mov	r3, r0
 800476c:	461a      	mov	r2, r3
 800476e:	4b04      	ldr	r3, [pc, #16]	@ (8004780 <disk_initialize+0x30>)
 8004770:	701a      	strb	r2, [r3, #0]
  }
  return Stat;
 8004772:	4b03      	ldr	r3, [pc, #12]	@ (8004780 <disk_initialize+0x30>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	b2db      	uxtb	r3, r3
}
 8004778:	4618      	mov	r0, r3
 800477a:	3708      	adds	r7, #8
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	20000011 	.word	0x20000011

08004784 <disk_read>:
disk_read (BYTE  pdrv,   /* Physical drive nmuber to identify the drive */
           BYTE *buff,   /* Data buffer to store read data */
           LBA_t sector, /* Start sector in LBA */
           UINT  count   /* Number of sectors to read */
)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	607a      	str	r2, [r7, #4]
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	4603      	mov	r3, r0
 8004792:	73fb      	strb	r3, [r7, #15]
  DRESULT  res = RES_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	75fb      	strb	r3, [r7, #23]

  /*
   * ensure the SDCard is ready for a new operation
   */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8004798:	f247 5030 	movw	r0, #30000	@ 0x7530
 800479c:	f7ff ff8e 	bl	80046bc <SD_CheckStatusWithTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	da01      	bge.n	80047aa <disk_read+0x26>
  {
    return res;
 80047a6:	7dfb      	ldrb	r3, [r7, #23]
 80047a8:	e03b      	b.n	8004822 <disk_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if (BSP_SD_SDMMC_ReadBlocks_DMA((uint32_t *)buff, (uint32_t)(sector), count)
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	6879      	ldr	r1, [r7, #4]
 80047ae:	68b8      	ldr	r0, [r7, #8]
 80047b0:	f7fb fec2 	bl	8000538 <BSP_SD_SDMMC_ReadBlocks_DMA>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d132      	bne.n	8004820 <disk_read+0x9c>
        == MSD_OK)
    {
      ReadStatus = 0;
 80047ba:	4b1c      	ldr	r3, [pc, #112]	@ (800482c <disk_read+0xa8>)
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80047c0:	f7fc fa22 	bl	8000c08 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]
      while ((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80047c6:	bf00      	nop
 80047c8:	4b18      	ldr	r3, [pc, #96]	@ (800482c <disk_read+0xa8>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d108      	bne.n	80047e2 <disk_read+0x5e>
 80047d0:	f7fc fa1a 	bl	8000c08 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	f247 522f 	movw	r2, #29999	@ 0x752f
 80047de:	4293      	cmp	r3, r2
 80047e0:	d9f2      	bls.n	80047c8 <disk_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80047e2:	4b12      	ldr	r3, [pc, #72]	@ (800482c <disk_read+0xa8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <disk_read+0x6c>
      {
        res = RES_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	75fb      	strb	r3, [r7, #23]
 80047ee:	e017      	b.n	8004820 <disk_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80047f0:	4b0e      	ldr	r3, [pc, #56]	@ (800482c <disk_read+0xa8>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
        timeout    = HAL_GetTick();
 80047f6:	f7fc fa07 	bl	8000c08 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

        while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80047fc:	e007      	b.n	800480e <disk_read+0x8a>
        {
          if (BSP_SD_SDMMC_GetCardState() == SD_TRANSFER_OK)
 80047fe:	f7fb fecf 	bl	80005a0 <BSP_SD_SDMMC_GetCardState>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d102      	bne.n	800480e <disk_read+0x8a>
          {
            res = RES_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	75fb      	strb	r3, [r7, #23]
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t *)alignedAddr,
                                         count * BLOCKSIZE
                                             + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800480c:	e008      	b.n	8004820 <disk_read+0x9c>
        while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800480e:	f7fc f9fb 	bl	8000c08 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	f247 522f 	movw	r2, #29999	@ 0x752f
 800481c:	4293      	cmp	r3, r2
 800481e:	d9ee      	bls.n	80047fe <disk_read+0x7a>
      res = RES_OK;
    }
  }
#endif

  return res;
 8004820:	7dfb      	ldrb	r3, [r7, #23]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	20020524 	.word	0x20020524

08004830 <disk_write>:
 * @retval DRESULT: Operation result
 */

DRESULT
disk_write (BYTE pdrv, const BYTE *buff, LBA_t sector, UINT count)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60b9      	str	r1, [r7, #8]
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	603b      	str	r3, [r7, #0]
 800483c:	4603      	mov	r3, r0
 800483e:	73fb      	strb	r3, [r7, #15]
  DRESULT  res = RES_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int     i;
#endif

  WriteStatus = 0;
 8004844:	4b24      	ldr	r3, [pc, #144]	@ (80048d8 <disk_write+0xa8>)
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800484a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800484e:	f7ff ff35 	bl	80046bc <SD_CheckStatusWithTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	da01      	bge.n	800485c <disk_write+0x2c>
  {
    return res;
 8004858:	7dfb      	ldrb	r3, [r7, #23]
 800485a:	e038      	b.n	80048ce <disk_write+0x9e>
    alignedAddr = (uint32_t)buff & ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t *)alignedAddr,
                            count * BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if (BSP_SD_SDMMC_WriteBlocks_DMA(
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	6879      	ldr	r1, [r7, #4]
 8004860:	68b8      	ldr	r0, [r7, #8]
 8004862:	f7fb fe83 	bl	800056c <BSP_SD_SDMMC_WriteBlocks_DMA>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d12f      	bne.n	80048cc <disk_write+0x9c>
            (uint32_t *)buff, (uint32_t)(sector), count)
        == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800486c:	f7fc f9cc 	bl	8000c08 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]
      while ((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8004872:	bf00      	nop
 8004874:	4b18      	ldr	r3, [pc, #96]	@ (80048d8 <disk_write+0xa8>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d108      	bne.n	800488e <disk_write+0x5e>
 800487c:	f7fc f9c4 	bl	8000c08 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	f247 522f 	movw	r2, #29999	@ 0x752f
 800488a:	4293      	cmp	r3, r2
 800488c:	d9f2      	bls.n	8004874 <disk_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800488e:	4b12      	ldr	r3, [pc, #72]	@ (80048d8 <disk_write+0xa8>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d102      	bne.n	800489c <disk_write+0x6c>
      {
        res = RES_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	75fb      	strb	r3, [r7, #23]
 800489a:	e017      	b.n	80048cc <disk_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800489c:	4b0e      	ldr	r3, [pc, #56]	@ (80048d8 <disk_write+0xa8>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
        timeout     = HAL_GetTick();
 80048a2:	f7fc f9b1 	bl	8000c08 <HAL_GetTick>
 80048a6:	6138      	str	r0, [r7, #16]

        while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80048a8:	e007      	b.n	80048ba <disk_write+0x8a>
        {
          if (BSP_SD_SDMMC_GetCardState() == SD_TRANSFER_OK)
 80048aa:	f7fb fe79 	bl	80005a0 <BSP_SD_SDMMC_GetCardState>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d102      	bne.n	80048ba <disk_write+0x8a>
          {
            res = RES_OK;
 80048b4:	2300      	movs	r3, #0
 80048b6:	75fb      	strb	r3, [r7, #23]
            break;
 80048b8:	e008      	b.n	80048cc <disk_write+0x9c>
        while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80048ba:	f7fc f9a5 	bl	8000c08 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	f247 522f 	movw	r2, #29999	@ 0x752f
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d9ee      	bls.n	80048aa <disk_write+0x7a>
    {
      res = RES_OK;
    }
  }
#endif
  return res;
 80048cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20020520 	.word	0x20020520

080048dc <disk_ioctl>:
DRESULT
disk_ioctl (BYTE  pdrv, /* Physical drive nmuber (0..) */
            BYTE  cmd,  /* Control code */
            void *buff  /* Buffer to send/receive control data */
)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08c      	sub	sp, #48	@ 0x30
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	603a      	str	r2, [r7, #0]
 80048e6:	71fb      	strb	r3, [r7, #7]
 80048e8:	460b      	mov	r3, r1
 80048ea:	71bb      	strb	r3, [r7, #6]
  DRESULT               res = RES_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_SDMMC_CardInfo CardInfo;

  if (Stat & STA_NOINIT)
 80048f2:	4b25      	ldr	r3, [pc, #148]	@ (8004988 <disk_ioctl+0xac>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <disk_ioctl+0x28>
  {
    return RES_NOTRDY;
 8004900:	2303      	movs	r3, #3
 8004902:	e03c      	b.n	800497e <disk_ioctl+0xa2>
  }

  switch (cmd)
 8004904:	79bb      	ldrb	r3, [r7, #6]
 8004906:	2b03      	cmp	r3, #3
 8004908:	d834      	bhi.n	8004974 <disk_ioctl+0x98>
 800490a:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <disk_ioctl+0x34>)
 800490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004910:	08004921 	.word	0x08004921
 8004914:	08004929 	.word	0x08004929
 8004918:	08004941 	.word	0x08004941
 800491c:	0800495b 	.word	0x0800495b
  {
    /* Make sure that no pending write process */
    case CTRL_SYNC:
      res = RES_OK;
 8004920:	2300      	movs	r3, #0
 8004922:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8004926:	e028      	b.n	800497a <disk_ioctl+0x9e>

    /* Get number of sectors on the disk (DWORD) */
    case GET_SECTOR_COUNT:
      BSP_SD_SDMMC_GetCardInfo(&CardInfo);
 8004928:	f107 030c 	add.w	r3, r7, #12
 800492c:	4618      	mov	r0, r3
 800492e:	f7fb fe47 	bl	80005c0 <BSP_SD_SDMMC_GetCardInfo>
      *(DWORD *)buff = CardInfo.LogBlockNbr;
 8004932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	601a      	str	r2, [r3, #0]
      res            = RES_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 800493e:	e01c      	b.n	800497a <disk_ioctl+0x9e>

    /* Get R/W sector size (WORD) */
    case GET_SECTOR_SIZE:
      BSP_SD_SDMMC_GetCardInfo(&CardInfo);
 8004940:	f107 030c 	add.w	r3, r7, #12
 8004944:	4618      	mov	r0, r3
 8004946:	f7fb fe3b 	bl	80005c0 <BSP_SD_SDMMC_GetCardInfo>
      *(WORD *)buff = CardInfo.LogBlockSize;
 800494a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494c:	b29a      	uxth	r2, r3
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	801a      	strh	r2, [r3, #0]
      res           = RES_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8004958:	e00f      	b.n	800497a <disk_ioctl+0x9e>

    /* Get erase block size in unit of sector (DWORD) */
    case GET_BLOCK_SIZE:
      BSP_SD_SDMMC_GetCardInfo(&CardInfo);
 800495a:	f107 030c 	add.w	r3, r7, #12
 800495e:	4618      	mov	r0, r3
 8004960:	f7fb fe2e 	bl	80005c0 <BSP_SD_SDMMC_GetCardInfo>
      *(DWORD *)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004966:	0a5a      	lsrs	r2, r3, #9
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	601a      	str	r2, [r3, #0]
      res            = RES_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8004972:	e002      	b.n	800497a <disk_ioctl+0x9e>

    default:
      res = RES_PARERR;
 8004974:	2304      	movs	r3, #4
 8004976:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800497a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800497e:	4618      	mov	r0, r3
 8004980:	3730      	adds	r7, #48	@ 0x30
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	20000011 	.word	0x20000011

0800498c <BSP_SD_SDMMC_WriteCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
BSP_SD_SDMMC_WriteCpltCallback (void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8004990:	4b03      	ldr	r3, [pc, #12]	@ (80049a0 <BSP_SD_SDMMC_WriteCpltCallback+0x14>)
 8004992:	2201      	movs	r2, #1
 8004994:	601a      	str	r2, [r3, #0]
}
 8004996:	bf00      	nop
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	20020520 	.word	0x20020520

080049a4 <BSP_SD_SDMMC_ReadCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */
void
BSP_SD_SDMMC_ReadCpltCallback (void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80049a8:	4b03      	ldr	r3, [pc, #12]	@ (80049b8 <BSP_SD_SDMMC_ReadCpltCallback+0x14>)
 80049aa:	2201      	movs	r2, #1
 80049ac:	601a      	str	r2, [r3, #0]
}
 80049ae:	bf00      	nop
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr
 80049b8:	20020524 	.word	0x20020524

080049bc <get_fattime>:
 * @param  None
 * @retval Time in DWORD
 */
__weak DWORD
get_fattime (void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  return 0;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3301      	adds	r3, #1
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80049dc:	89fb      	ldrh	r3, [r7, #14]
 80049de:	021b      	lsls	r3, r3, #8
 80049e0:	b21a      	sxth	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	b21b      	sxth	r3, r3
 80049e8:	4313      	orrs	r3, r2
 80049ea:	b21b      	sxth	r3, r3
 80049ec:	81fb      	strh	r3, [r7, #14]
	return rv;
 80049ee:	89fb      	ldrh	r3, [r7, #14]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3303      	adds	r3, #3
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	021b      	lsls	r3, r3, #8
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	3202      	adds	r2, #2
 8004a14:	7812      	ldrb	r2, [r2, #0]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	021b      	lsls	r3, r3, #8
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	3201      	adds	r2, #1
 8004a22:	7812      	ldrb	r2, [r2, #0]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	7812      	ldrb	r2, [r2, #0]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]
	return rv;
 8004a34:	68fb      	ldr	r3, [r7, #12]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8004a42:	b480      	push	{r7}
 8004a44:	b083      	sub	sp, #12
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	887a      	ldrh	r2, [r7, #2]
 8004a56:	b2d2      	uxtb	r2, r2
 8004a58:	701a      	strb	r2, [r3, #0]
 8004a5a:	887b      	ldrh	r3, [r7, #2]
 8004a5c:	0a1b      	lsrs	r3, r3, #8
 8004a5e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	607a      	str	r2, [r7, #4]
 8004a66:	887a      	ldrh	r2, [r7, #2]
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	607a      	str	r2, [r7, #4]
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	b2d2      	uxtb	r2, r2
 8004a9e:	701a      	strb	r2, [r3, #0]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	0a1b      	lsrs	r3, r3, #8
 8004aa4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	0a1b      	lsrs	r3, r3, #8
 8004ab6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	607a      	str	r2, [r7, #4]
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	701a      	strb	r2, [r3, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8004ada:	79fb      	ldrb	r3, [r7, #7]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <dbc_1st+0x14>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	e000      	b.n	8004ae6 <dbc_1st+0x16>
#endif
	return 0;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	4603      	mov	r3, r0
 8004afa:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <dbc_2nd+0x14>
 8004b02:	2300      	movs	r3, #0
 8004b04:	e000      	b.n	8004b08 <dbc_2nd+0x16>
#endif
	return 0;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	1c5a      	adds	r2, r3, #1
 8004b26:	617a      	str	r2, [r7, #20]
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 8004b2c:	8a7b      	ldrh	r3, [r7, #18]
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7ff ffcd 	bl	8004ad0 <dbc_1st>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d015      	beq.n	8004b68 <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	617a      	str	r2, [r7, #20]
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 8004b46:	7c7b      	ldrb	r3, [r7, #17]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff ffd2 	bl	8004af2 <dbc_2nd>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d102      	bne.n	8004b5a <tchar2uni+0x46>
 8004b54:	f04f 33ff 	mov.w	r3, #4294967295
 8004b58:	e01d      	b.n	8004b96 <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 8004b5a:	8a7b      	ldrh	r3, [r7, #18]
 8004b5c:	021b      	lsls	r3, r3, #8
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	7c7b      	ldrb	r3, [r7, #17]
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	4413      	add	r3, r2
 8004b66:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 8004b68:	8a7b      	ldrh	r3, [r7, #18]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00d      	beq.n	8004b8a <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 8004b6e:	8a7b      	ldrh	r3, [r7, #18]
 8004b70:	f240 3152 	movw	r1, #850	@ 0x352
 8004b74:	4618      	mov	r0, r3
 8004b76:	f002 fb57 	bl	8007228 <ff_oem2uni>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 8004b7e:	8a7b      	ldrh	r3, [r7, #18]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d102      	bne.n	8004b8a <tchar2uni+0x76>
 8004b84:	f04f 33ff 	mov.w	r3, #4294967295
 8004b88:	e005      	b.n	8004b96 <tchar2uni+0x82>
	}
	uc = wc;
 8004b8a:	8a7b      	ldrh	r3, [r7, #18]
 8004b8c:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	601a      	str	r2, [r3, #0]
	return uc;
 8004b94:	68fb      	ldr	r3, [r7, #12]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3718      	adds	r7, #24
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	791b      	ldrb	r3, [r3, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d02c      	beq.n	8004c0c <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	7858      	ldrb	r0, [r3, #1]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	f7ff fe35 	bl	8004830 <disk_write>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d11d      	bne.n	8004c08 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bda:	1ad2      	subs	r2, r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d213      	bcs.n	8004c0c <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	78db      	ldrb	r3, [r3, #3]
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d10f      	bne.n	8004c0c <sync_window+0x6e>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	7858      	ldrb	r0, [r3, #1]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	441a      	add	r2, r3
 8004c00:	2301      	movs	r3, #1
 8004c02:	f7ff fe15 	bl	8004830 <disk_write>
 8004c06:	e001      	b.n	8004c0c <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b084      	sub	sp, #16
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
 8004c1e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004c20:	2300      	movs	r3, #0
 8004c22:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d01b      	beq.n	8004c66 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7ff ffb5 	bl	8004b9e <sync_window>
 8004c34:	4603      	mov	r3, r0
 8004c36:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004c38:	7bfb      	ldrb	r3, [r7, #15]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d113      	bne.n	8004c66 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	7858      	ldrb	r0, [r3, #1]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004c48:	2301      	movs	r3, #1
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	f7ff fd9a 	bl	8004784 <disk_read>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d004      	beq.n	8004c60 <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8004c56:	f04f 33ff 	mov.w	r3, #4294967295
 8004c5a:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ff90 	bl	8004b9e <sync_window>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004c82:	7bfb      	ldrb	r3, [r7, #15]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d158      	bne.n	8004d3a <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d148      	bne.n	8004d22 <sync_fs+0xb2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	795b      	ldrb	r3, [r3, #5]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d144      	bne.n	8004d22 <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3338      	adds	r3, #56	@ 0x38
 8004c9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f002 fb90 	bl	80073c8 <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3338      	adds	r3, #56	@ 0x38
 8004cac:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8004cb0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7ff fec4 	bl	8004a42 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	3338      	adds	r3, #56	@ 0x38
 8004cbe:	4921      	ldr	r1, [pc, #132]	@ (8004d44 <sync_fs+0xd4>)
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff fed9 	bl	8004a78 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	3338      	adds	r3, #56	@ 0x38
 8004cca:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8004cce:	491e      	ldr	r1, [pc, #120]	@ (8004d48 <sync_fs+0xd8>)
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff fed1 	bl	8004a78 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	3338      	adds	r3, #56	@ 0x38
 8004cda:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	4610      	mov	r0, r2
 8004ce6:	f7ff fec7 	bl	8004a78 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3338      	adds	r3, #56	@ 0x38
 8004cee:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	f7ff febd 	bl	8004a78 <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	7858      	ldrb	r0, [r3, #1]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d16:	2301      	movs	r3, #1
 8004d18:	f7ff fd8a 	bl	8004830 <disk_write>
			fs->fsi_flag = 0;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	785b      	ldrb	r3, [r3, #1]
 8004d26:	2200      	movs	r2, #0
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fdd6 	bl	80048dc <disk_ioctl>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <sync_fs+0xca>
 8004d36:	2301      	movs	r3, #1
 8004d38:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	41615252 	.word	0x41615252
 8004d48:	61417272 	.word	0x61417272

08004d4c <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	3b02      	subs	r3, #2
 8004d5a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	3b02      	subs	r3, #2
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d301      	bcc.n	8004d6c <clst2sect+0x20>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	e008      	b.n	8004d7e <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	895b      	ldrh	r3, [r3, #10]
 8004d74:	4619      	mov	r1, r3
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	fb01 f303 	mul.w	r3, r1, r3
 8004d7c:	4413      	add	r3, r2
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b086      	sub	sp, #24
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d904      	bls.n	8004daa <get_fat+0x20>
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	69db      	ldr	r3, [r3, #28]
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d302      	bcc.n	8004db0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8004daa:	2301      	movs	r3, #1
 8004dac:	617b      	str	r3, [r7, #20]
 8004dae:	e08e      	b.n	8004ece <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004db0:	f04f 33ff 	mov.w	r3, #4294967295
 8004db4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d061      	beq.n	8004e82 <get_fat+0xf8>
 8004dbe:	2b03      	cmp	r3, #3
 8004dc0:	dc7b      	bgt.n	8004eba <get_fat+0x130>
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d002      	beq.n	8004dcc <get_fat+0x42>
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d041      	beq.n	8004e4e <get_fat+0xc4>
 8004dca:	e076      	b.n	8004eba <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	085b      	lsrs	r3, r3, #1
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	0a5b      	lsrs	r3, r3, #9
 8004de2:	4413      	add	r3, r2
 8004de4:	4619      	mov	r1, r3
 8004de6:	6938      	ldr	r0, [r7, #16]
 8004de8:	f7ff ff15 	bl	8004c16 <move_window>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d166      	bne.n	8004ec0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	1c5a      	adds	r2, r3, #1
 8004df6:	60fa      	str	r2, [r7, #12]
 8004df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004e04:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	0a5b      	lsrs	r3, r3, #9
 8004e0e:	4413      	add	r3, r2
 8004e10:	4619      	mov	r1, r3
 8004e12:	6938      	ldr	r0, [r7, #16]
 8004e14:	f7ff feff 	bl	8004c16 <move_window>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d152      	bne.n	8004ec4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4413      	add	r3, r2
 8004e28:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004e2c:	021b      	lsls	r3, r3, #8
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d002      	beq.n	8004e44 <get_fat+0xba>
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	091b      	lsrs	r3, r3, #4
 8004e42:	e002      	b.n	8004e4a <get_fat+0xc0>
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e4a:	617b      	str	r3, [r7, #20]
			break;
 8004e4c:	e03f      	b.n	8004ece <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	0a1b      	lsrs	r3, r3, #8
 8004e56:	4413      	add	r3, r2
 8004e58:	4619      	mov	r1, r3
 8004e5a:	6938      	ldr	r0, [r7, #16]
 8004e5c:	f7ff fedb 	bl	8004c16 <move_window>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d130      	bne.n	8004ec8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8004e74:	4413      	add	r3, r2
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7ff fda8 	bl	80049cc <ld_word>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	617b      	str	r3, [r7, #20]
			break;
 8004e80:	e025      	b.n	8004ece <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	09db      	lsrs	r3, r3, #7
 8004e8a:	4413      	add	r3, r2
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	6938      	ldr	r0, [r7, #16]
 8004e90:	f7ff fec1 	bl	8004c16 <move_window>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d118      	bne.n	8004ecc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8004ea8:	4413      	add	r3, r2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff fda6 	bl	80049fc <ld_dword>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004eb6:	617b      	str	r3, [r7, #20]
			break;
 8004eb8:	e009      	b.n	8004ece <get_fat+0x144>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 8004eba:	2301      	movs	r3, #1
 8004ebc:	617b      	str	r3, [r7, #20]
 8004ebe:	e006      	b.n	8004ece <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ec0:	bf00      	nop
 8004ec2:	e004      	b.n	8004ece <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ec4:	bf00      	nop
 8004ec6:	e002      	b.n	8004ece <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004ec8:	bf00      	nop
 8004eca:	e000      	b.n	8004ece <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004ecc:	bf00      	nop
		}
	}

	return val;
 8004ece:	697b      	ldr	r3, [r7, #20]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8004ed8:	b590      	push	{r4, r7, lr}
 8004eda:	b089      	sub	sp, #36	@ 0x24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	f240 80d9 	bls.w	80050a2 <put_fat+0x1ca>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	f080 80d3 	bcs.w	80050a2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	f000 8096 	beq.w	8005032 <put_fat+0x15a>
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	f300 80cb 	bgt.w	80050a2 <put_fat+0x1ca>
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d002      	beq.n	8004f16 <put_fat+0x3e>
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d06e      	beq.n	8004ff2 <put_fat+0x11a>
 8004f14:	e0c5      	b.n	80050a2 <put_fat+0x1ca>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	61bb      	str	r3, [r7, #24]
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	085b      	lsrs	r3, r3, #1
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4413      	add	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	0a5b      	lsrs	r3, r3, #9
 8004f2c:	4413      	add	r3, r2
 8004f2e:	4619      	mov	r1, r3
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f7ff fe70 	bl	8004c16 <move_window>
 8004f36:	4603      	mov	r3, r0
 8004f38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004f3a:	7ffb      	ldrb	r3, [r7, #31]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f040 80a9 	bne.w	8005094 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	1c59      	adds	r1, r3, #1
 8004f4c:	61b9      	str	r1, [r7, #24]
 8004f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f52:	4413      	add	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00d      	beq.n	8004f7c <put_fat+0xa4>
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	b25b      	sxtb	r3, r3
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	b25a      	sxtb	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	b25b      	sxtb	r3, r3
 8004f74:	4313      	orrs	r3, r2
 8004f76:	b25b      	sxtb	r3, r3
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	e001      	b.n	8004f80 <put_fat+0xa8>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	697a      	ldr	r2, [r7, #20]
 8004f82:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	0a5b      	lsrs	r3, r3, #9
 8004f92:	4413      	add	r3, r2
 8004f94:	4619      	mov	r1, r3
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f7ff fe3d 	bl	8004c16 <move_window>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004fa0:	7ffb      	ldrb	r3, [r7, #31]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d178      	bne.n	8005098 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fb2:	4413      	add	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d003      	beq.n	8004fc8 <put_fat+0xf0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	091b      	lsrs	r3, r3, #4
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	e00e      	b.n	8004fe6 <put_fat+0x10e>
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	b25b      	sxtb	r3, r3
 8004fce:	f023 030f 	bic.w	r3, r3, #15
 8004fd2:	b25a      	sxtb	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	b25b      	sxtb	r3, r3
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	b25b      	sxtb	r3, r3
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	b25b      	sxtb	r3, r3
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2201      	movs	r2, #1
 8004fee:	711a      	strb	r2, [r3, #4]
			break;
 8004ff0:	e057      	b.n	80050a2 <put_fat+0x1ca>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	0a1b      	lsrs	r3, r3, #8
 8004ffa:	4413      	add	r3, r2
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f7ff fe09 	bl	8004c16 <move_window>
 8005004:	4603      	mov	r3, r0
 8005006:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005008:	7ffb      	ldrb	r3, [r7, #31]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d146      	bne.n	800509c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800501c:	4413      	add	r3, r2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	b292      	uxth	r2, r2
 8005022:	4611      	mov	r1, r2
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff fd0c 	bl	8004a42 <st_word>
			fs->wflag = 1;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2201      	movs	r2, #1
 800502e:	711a      	strb	r2, [r3, #4]
			break;
 8005030:	e037      	b.n	80050a2 <put_fat+0x1ca>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	09db      	lsrs	r3, r3, #7
 800503a:	4413      	add	r3, r2
 800503c:	4619      	mov	r1, r3
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f7ff fde9 	bl	8004c16 <move_window>
 8005044:	4603      	mov	r3, r0
 8005046:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005048:	7ffb      	ldrb	r3, [r7, #31]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d128      	bne.n	80050a0 <put_fat+0x1c8>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005062:	4413      	add	r3, r2
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff fcc9 	bl	80049fc <ld_dword>
 800506a:	4603      	mov	r3, r0
 800506c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005070:	4323      	orrs	r3, r4
 8005072:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005082:	4413      	add	r3, r2
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff fcf6 	bl	8004a78 <st_dword>
			fs->wflag = 1;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2201      	movs	r2, #1
 8005090:	711a      	strb	r2, [r3, #4]
			break;
 8005092:	e006      	b.n	80050a2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005094:	bf00      	nop
 8005096:	e004      	b.n	80050a2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8005098:	bf00      	nop
 800509a:	e002      	b.n	80050a2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800509c:	bf00      	nop
 800509e:	e000      	b.n	80050a2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80050a0:	bf00      	nop
		}
	}
	return res;
 80050a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3724      	adds	r7, #36	@ 0x24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd90      	pop	{r4, r7, pc}

080050ac <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d904      	bls.n	80050d2 <remove_chain+0x26>
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	69db      	ldr	r3, [r3, #28]
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d301      	bcc.n	80050d6 <remove_chain+0x2a>
 80050d2:	2302      	movs	r3, #2
 80050d4:	e04b      	b.n	800516e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00c      	beq.n	80050f6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80050dc:	f04f 32ff 	mov.w	r2, #4294967295
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	69b8      	ldr	r0, [r7, #24]
 80050e4:	f7ff fef8 	bl	8004ed8 <put_fat>
 80050e8:	4603      	mov	r3, r0
 80050ea:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80050ec:	7ffb      	ldrb	r3, [r7, #31]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <remove_chain+0x4a>
 80050f2:	7ffb      	ldrb	r3, [r7, #31]
 80050f4:	e03b      	b.n	800516e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80050f6:	68b9      	ldr	r1, [r7, #8]
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f7ff fe46 	bl	8004d8a <get_fat>
 80050fe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d031      	beq.n	800516a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <remove_chain+0x64>
 800510c:	2302      	movs	r3, #2
 800510e:	e02e      	b.n	800516e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005116:	d101      	bne.n	800511c <remove_chain+0x70>
 8005118:	2301      	movs	r3, #1
 800511a:	e028      	b.n	800516e <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800511c:	2200      	movs	r2, #0
 800511e:	68b9      	ldr	r1, [r7, #8]
 8005120:	69b8      	ldr	r0, [r7, #24]
 8005122:	f7ff fed9 	bl	8004ed8 <put_fat>
 8005126:	4603      	mov	r3, r0
 8005128:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800512a:	7ffb      	ldrb	r3, [r7, #31]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <remove_chain+0x88>
 8005130:	7ffb      	ldrb	r3, [r7, #31]
 8005132:	e01c      	b.n	800516e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	695a      	ldr	r2, [r3, #20]
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	69db      	ldr	r3, [r3, #28]
 800513c:	3b02      	subs	r3, #2
 800513e:	429a      	cmp	r2, r3
 8005140:	d20b      	bcs.n	800515a <remove_chain+0xae>
			fs->free_clst++;
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	795b      	ldrb	r3, [r3, #5]
 8005150:	f043 0301 	orr.w	r3, r3, #1
 8005154:	b2da      	uxtb	r2, r3
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	429a      	cmp	r2, r3
 8005166:	d3c6      	bcc.n	80050f6 <remove_chain+0x4a>
 8005168:	e000      	b.n	800516c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800516a:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3720      	adds	r7, #32
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b088      	sub	sp, #32
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10d      	bne.n	80051a8 <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d004      	beq.n	80051a2 <create_chain+0x2c>
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d31b      	bcc.n	80051da <create_chain+0x64>
 80051a2:	2301      	movs	r3, #1
 80051a4:	61bb      	str	r3, [r7, #24]
 80051a6:	e018      	b.n	80051da <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80051a8:	6839      	ldr	r1, [r7, #0]
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff fded 	bl	8004d8a <get_fat>
 80051b0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d801      	bhi.n	80051bc <create_chain+0x46>
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0a9      	b.n	8005310 <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c2:	d101      	bne.n	80051c8 <create_chain+0x52>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	e0a3      	b.n	8005310 <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d201      	bcs.n	80051d6 <create_chain+0x60>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	e09c      	b.n	8005310 <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <create_chain+0x70>
 80051e2:	2300      	movs	r3, #0
 80051e4:	e094      	b.n	8005310 <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d129      	bne.n	8005246 <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	3301      	adds	r3, #1
 80051f6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	69fa      	ldr	r2, [r7, #28]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d301      	bcc.n	8005206 <create_chain+0x90>
 8005202:	2302      	movs	r3, #2
 8005204:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 8005206:	69f9      	ldr	r1, [r7, #28]
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f7ff fdbe 	bl	8004d8a <get_fat>
 800520e:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d003      	beq.n	800521e <create_chain+0xa8>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521c:	d101      	bne.n	8005222 <create_chain+0xac>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	e076      	b.n	8005310 <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00e      	beq.n	8005246 <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d906      	bls.n	8005242 <create_chain+0xcc>
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	429a      	cmp	r2, r3
 800523c:	d201      	bcs.n	8005242 <create_chain+0xcc>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d129      	bne.n	80052a0 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	3301      	adds	r3, #1
 8005254:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	69fa      	ldr	r2, [r7, #28]
 800525c:	429a      	cmp	r2, r3
 800525e:	d307      	bcc.n	8005270 <create_chain+0xfa>
					ncl = 2;
 8005260:	2302      	movs	r3, #2
 8005262:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 8005264:	69fa      	ldr	r2, [r7, #28]
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	429a      	cmp	r2, r3
 800526a:	d901      	bls.n	8005270 <create_chain+0xfa>
 800526c:	2300      	movs	r3, #0
 800526e:	e04f      	b.n	8005310 <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005270:	69f9      	ldr	r1, [r7, #28]
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f7ff fd89 	bl	8004d8a <get_fat>
 8005278:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00e      	beq.n	800529e <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d003      	beq.n	800528e <create_chain+0x118>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528c:	d101      	bne.n	8005292 <create_chain+0x11c>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	e03e      	b.n	8005310 <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	429a      	cmp	r2, r3
 8005298:	d1da      	bne.n	8005250 <create_chain+0xda>
 800529a:	2300      	movs	r3, #0
 800529c:	e038      	b.n	8005310 <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 800529e:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 80052a0:	f04f 32ff 	mov.w	r2, #4294967295
 80052a4:	69f9      	ldr	r1, [r7, #28]
 80052a6:	6938      	ldr	r0, [r7, #16]
 80052a8:	f7ff fe16 	bl	8004ed8 <put_fat>
 80052ac:	4603      	mov	r3, r0
 80052ae:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80052b0:	7dfb      	ldrb	r3, [r7, #23]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d109      	bne.n	80052ca <create_chain+0x154>
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d006      	beq.n	80052ca <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 80052bc:	69fa      	ldr	r2, [r7, #28]
 80052be:	6839      	ldr	r1, [r7, #0]
 80052c0:	6938      	ldr	r0, [r7, #16]
 80052c2:	f7ff fe09 	bl	8004ed8 <put_fat>
 80052c6:	4603      	mov	r3, r0
 80052c8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80052ca:	7dfb      	ldrb	r3, [r7, #23]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d116      	bne.n	80052fe <create_chain+0x188>
		fs->last_clst = ncl;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	69fa      	ldr	r2, [r7, #28]
 80052d4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	695a      	ldr	r2, [r3, #20]
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	3b02      	subs	r3, #2
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d804      	bhi.n	80052ee <create_chain+0x178>
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	1e5a      	subs	r2, r3, #1
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	795b      	ldrb	r3, [r3, #5]
 80052f2:	f043 0301 	orr.w	r3, r3, #1
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	715a      	strb	r2, [r3, #5]
 80052fc:	e007      	b.n	800530e <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d102      	bne.n	800530a <create_chain+0x194>
 8005304:	f04f 33ff 	mov.w	r3, #4294967295
 8005308:	e000      	b.n	800530c <create_chain+0x196>
 800530a:	2301      	movs	r3, #1
 800530c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800530e:	69fb      	ldr	r3, [r7, #28]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3720      	adds	r7, #32
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff fc3b 	bl	8004b9e <sync_window>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <dir_clear+0x1a>
 800532e:	2301      	movs	r3, #1
 8005330:	e036      	b.n	80053a0 <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8005332:	6839      	ldr	r1, [r7, #0]
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7ff fd09 	bl	8004d4c <clst2sect>
 800533a:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	635a      	str	r2, [r3, #52]	@ 0x34
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	3338      	adds	r3, #56	@ 0x38
 8005346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800534a:	2100      	movs	r1, #0
 800534c:	4618      	mov	r0, r3
 800534e:	f002 f83b 	bl	80073c8 <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3338      	adds	r3, #56	@ 0x38
 8005356:	60fb      	str	r3, [r7, #12]
 8005358:	2301      	movs	r3, #1
 800535a:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800535c:	2300      	movs	r3, #0
 800535e:	617b      	str	r3, [r7, #20]
 8005360:	e003      	b.n	800536a <dir_clear+0x52>
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4413      	add	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	895b      	ldrh	r3, [r3, #10]
 800536e:	461a      	mov	r2, r3
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	4293      	cmp	r3, r2
 8005374:	d20b      	bcs.n	800538e <dir_clear+0x76>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	7858      	ldrb	r0, [r3, #1]
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	441a      	add	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	68f9      	ldr	r1, [r7, #12]
 8005384:	f7ff fa54 	bl	8004830 <disk_write>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0e9      	beq.n	8005362 <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	895b      	ldrh	r3, [r3, #10]
 8005392:	461a      	mov	r2, r3
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	4293      	cmp	r3, r2
 8005398:	bf14      	ite	ne
 800539a:	2301      	movne	r3, #1
 800539c:	2300      	moveq	r3, #0
 800539e:	b2db      	uxtb	r3, r3
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3718      	adds	r7, #24
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053be:	d204      	bcs.n	80053ca <dir_sdi+0x22>
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	f003 031f 	and.w	r3, r3, #31
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <dir_sdi+0x26>
		return FR_INT_ERR;
 80053ca:	2302      	movs	r3, #2
 80053cc:	e063      	b.n	8005496 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d106      	bne.n	80053ee <dir_sdi+0x46>
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d902      	bls.n	80053ee <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ec:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10c      	bne.n	800540e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	095b      	lsrs	r3, r3, #5
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	8912      	ldrh	r2, [r2, #8]
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d301      	bcc.n	8005404 <dir_sdi+0x5c>
 8005400:	2302      	movs	r3, #2
 8005402:	e048      	b.n	8005496 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	619a      	str	r2, [r3, #24]
 800540c:	e029      	b.n	8005462 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	895b      	ldrh	r3, [r3, #10]
 8005412:	025b      	lsls	r3, r3, #9
 8005414:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005416:	e019      	b.n	800544c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6979      	ldr	r1, [r7, #20]
 800541c:	4618      	mov	r0, r3
 800541e:	f7ff fcb4 	bl	8004d8a <get_fat>
 8005422:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542a:	d101      	bne.n	8005430 <dir_sdi+0x88>
 800542c:	2301      	movs	r3, #1
 800542e:	e032      	b.n	8005496 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d904      	bls.n	8005440 <dir_sdi+0x98>
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	429a      	cmp	r2, r3
 800543e:	d301      	bcc.n	8005444 <dir_sdi+0x9c>
 8005440:	2302      	movs	r3, #2
 8005442:	e028      	b.n	8005496 <dir_sdi+0xee>
			ofs -= csz;
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800544c:	683a      	ldr	r2, [r7, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	429a      	cmp	r2, r3
 8005452:	d2e1      	bcs.n	8005418 <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 8005454:	6979      	ldr	r1, [r7, #20]
 8005456:	6938      	ldr	r0, [r7, #16]
 8005458:	f7ff fc78 	bl	8004d4c <clst2sect>
 800545c:	4602      	mov	r2, r0
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <dir_sdi+0xcc>
 8005470:	2302      	movs	r3, #2
 8005472:	e010      	b.n	8005496 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	699a      	ldr	r2, [r3, #24]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	0a5b      	lsrs	r3, r3, #9
 800547c:	441a      	add	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800548e:	441a      	add	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b086      	sub	sp, #24
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	3320      	adds	r3, #32
 80054b4:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054bc:	d302      	bcc.n	80054c4 <dir_next+0x26>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <dir_next+0x32>
 80054cc:	2304      	movs	r3, #4
 80054ce:	e078      	b.n	80055c2 <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d166      	bne.n	80055a8 <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10a      	bne.n	8005502 <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	095b      	lsrs	r3, r3, #5
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	8912      	ldrh	r2, [r2, #8]
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d357      	bcc.n	80055a8 <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	619a      	str	r2, [r3, #24]
 80054fe:	2304      	movs	r3, #4
 8005500:	e05f      	b.n	80055c2 <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	0a5b      	lsrs	r3, r3, #9
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	8952      	ldrh	r2, [r2, #10]
 800550a:	3a01      	subs	r2, #1
 800550c:	4013      	ands	r3, r2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d14a      	bne.n	80055a8 <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	4619      	mov	r1, r3
 800551a:	4610      	mov	r0, r2
 800551c:	f7ff fc35 	bl	8004d8a <get_fat>
 8005520:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d801      	bhi.n	800552c <dir_next+0x8e>
 8005528:	2302      	movs	r3, #2
 800552a:	e04a      	b.n	80055c2 <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005532:	d101      	bne.n	8005538 <dir_next+0x9a>
 8005534:	2301      	movs	r3, #1
 8005536:	e044      	b.n	80055c2 <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	69db      	ldr	r3, [r3, #28]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	429a      	cmp	r2, r3
 8005540:	d328      	bcc.n	8005594 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	619a      	str	r2, [r3, #24]
 800554e:	2304      	movs	r3, #4
 8005550:	e037      	b.n	80055c2 <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	4619      	mov	r1, r3
 800555a:	4610      	mov	r0, r2
 800555c:	f7ff fe0b 	bl	8005176 <create_chain>
 8005560:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <dir_next+0xce>
 8005568:	2307      	movs	r3, #7
 800556a:	e02a      	b.n	80055c2 <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <dir_next+0xd8>
 8005572:	2302      	movs	r3, #2
 8005574:	e025      	b.n	80055c2 <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d101      	bne.n	8005582 <dir_next+0xe4>
 800557e:	2301      	movs	r3, #1
 8005580:	e01f      	b.n	80055c2 <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8005582:	6979      	ldr	r1, [r7, #20]
 8005584:	6938      	ldr	r0, [r7, #16]
 8005586:	f7ff fec7 	bl	8005318 <dir_clear>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <dir_next+0xf6>
 8005590:	2301      	movs	r3, #1
 8005592:	e016      	b.n	80055c2 <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 800559a:	6979      	ldr	r1, [r7, #20]
 800559c:	6938      	ldr	r0, [r7, #16]
 800559e:	f7ff fbd5 	bl	8004d4c <clst2sect>
 80055a2:	4602      	mov	r2, r0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ba:	441a      	add	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	61da      	str	r2, [r3, #28]

	return FR_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b086      	sub	sp, #24
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
 80055d2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80055da:	2100      	movs	r1, #0
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7ff fee3 	bl	80053a8 <dir_sdi>
 80055e2:	4603      	mov	r3, r0
 80055e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d12b      	bne.n	8005644 <dir_alloc+0x7a>
		n = 0;
 80055ec:	2300      	movs	r3, #0
 80055ee:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	4619      	mov	r1, r3
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f7ff fb0d 	bl	8004c16 <move_window>
 80055fc:	4603      	mov	r3, r0
 80055fe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005600:	7dfb      	ldrb	r3, [r7, #23]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d11d      	bne.n	8005642 <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	2be5      	cmp	r3, #229	@ 0xe5
 800560e:	d004      	beq.n	800561a <dir_alloc+0x50>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d107      	bne.n	800562a <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	3301      	adds	r3, #1
 800561e:	613b      	str	r3, [r7, #16]
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d102      	bne.n	800562e <dir_alloc+0x64>
 8005628:	e00c      	b.n	8005644 <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 800562a:	2300      	movs	r3, #0
 800562c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 800562e:	2101      	movs	r1, #1
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff ff34 	bl	800549e <dir_next>
 8005636:	4603      	mov	r3, r0
 8005638:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800563a:	7dfb      	ldrb	r3, [r7, #23]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0d7      	beq.n	80055f0 <dir_alloc+0x26>
 8005640:	e000      	b.n	8005644 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005642:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005644:	7dfb      	ldrb	r3, [r7, #23]
 8005646:	2b04      	cmp	r3, #4
 8005648:	d101      	bne.n	800564e <dir_alloc+0x84>
 800564a:	2307      	movs	r3, #7
 800564c:	75fb      	strb	r3, [r7, #23]
	return res;
 800564e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005650:	4618      	mov	r0, r3
 8005652:	3718      	adds	r7, #24
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	331a      	adds	r3, #26
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff f9b0 	bl	80049cc <ld_word>
 800566c:	4603      	mov	r3, r0
 800566e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	2b03      	cmp	r3, #3
 8005676:	d109      	bne.n	800568c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	3314      	adds	r3, #20
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff f9a5 	bl	80049cc <ld_word>
 8005682:	4603      	mov	r3, r0
 8005684:	041b      	lsls	r3, r3, #16
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	4313      	orrs	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800568c:	68fb      	ldr	r3, [r7, #12]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b084      	sub	sp, #16
 800569a:	af00      	add	r7, sp, #0
 800569c:	60f8      	str	r0, [r7, #12]
 800569e:	60b9      	str	r1, [r7, #8]
 80056a0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	331a      	adds	r3, #26
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	b292      	uxth	r2, r2
 80056aa:	4611      	mov	r1, r2
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff f9c8 	bl	8004a42 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	2b03      	cmp	r3, #3
 80056b8:	d109      	bne.n	80056ce <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f103 0214 	add.w	r2, r3, #20
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	0c1b      	lsrs	r3, r3, #16
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	4619      	mov	r1, r3
 80056c8:	4610      	mov	r0, r2
 80056ca:	f7ff f9ba 	bl	8004a42 <st_word>
	}
}
 80056ce:	bf00      	nop
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80056d8:	b590      	push	{r4, r7, lr}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	331a      	adds	r3, #26
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff f970 	bl	80049cc <ld_word>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <cmp_lfn+0x1e>
 80056f2:	2300      	movs	r3, #0
 80056f4:	e058      	b.n	80057a8 <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056fe:	1e5a      	subs	r2, r3, #1
 8005700:	4613      	mov	r3, r2
 8005702:	005b      	lsls	r3, r3, #1
 8005704:	4413      	add	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4413      	add	r3, r2
 800570a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800570c:	2301      	movs	r3, #1
 800570e:	81fb      	strh	r3, [r7, #14]
 8005710:	2300      	movs	r3, #0
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	e032      	b.n	800577c <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8005716:	4a26      	ldr	r2, [pc, #152]	@ (80057b0 <cmp_lfn+0xd8>)
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	4413      	add	r3, r2
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	461a      	mov	r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	4413      	add	r3, r2
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff f951 	bl	80049cc <ld_word>
 800572a:	4603      	mov	r3, r0
 800572c:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800572e:	89fb      	ldrh	r3, [r7, #14]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d019      	beq.n	8005768 <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	2bff      	cmp	r3, #255	@ 0xff
 8005738:	d811      	bhi.n	800575e <cmp_lfn+0x86>
 800573a:	89bb      	ldrh	r3, [r7, #12]
 800573c:	4618      	mov	r0, r3
 800573e:	f001 fda1 	bl	8007284 <ff_wtoupper>
 8005742:	4604      	mov	r4, r0
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	617a      	str	r2, [r7, #20]
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	4413      	add	r3, r2
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	4618      	mov	r0, r3
 8005754:	f001 fd96 	bl	8007284 <ff_wtoupper>
 8005758:	4603      	mov	r3, r0
 800575a:	429c      	cmp	r4, r3
 800575c:	d001      	beq.n	8005762 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 800575e:	2300      	movs	r3, #0
 8005760:	e022      	b.n	80057a8 <cmp_lfn+0xd0>
			}
			wc = uc;
 8005762:	89bb      	ldrh	r3, [r7, #12]
 8005764:	81fb      	strh	r3, [r7, #14]
 8005766:	e006      	b.n	8005776 <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005768:	89bb      	ldrh	r3, [r7, #12]
 800576a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800576e:	4293      	cmp	r3, r2
 8005770:	d001      	beq.n	8005776 <cmp_lfn+0x9e>
 8005772:	2300      	movs	r3, #0
 8005774:	e018      	b.n	80057a8 <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	3301      	adds	r3, #1
 800577a:	613b      	str	r3, [r7, #16]
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	2b0c      	cmp	r3, #12
 8005780:	d9c9      	bls.n	8005716 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00b      	beq.n	80057a6 <cmp_lfn+0xce>
 800578e:	89fb      	ldrh	r3, [r7, #14]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d008      	beq.n	80057a6 <cmp_lfn+0xce>
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	4413      	add	r3, r2
 800579c:	881b      	ldrh	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <cmp_lfn+0xce>
 80057a2:	2300      	movs	r3, #0
 80057a4:	e000      	b.n	80057a8 <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 80057a6:	2301      	movs	r3, #1
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	371c      	adds	r7, #28
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd90      	pop	{r4, r7, pc}
 80057b0:	080074e4 	.word	0x080074e4

080057b4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	4611      	mov	r1, r2
 80057c0:	461a      	mov	r2, r3
 80057c2:	460b      	mov	r3, r1
 80057c4:	71fb      	strb	r3, [r7, #7]
 80057c6:	4613      	mov	r3, r2
 80057c8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	330d      	adds	r3, #13
 80057ce:	79ba      	ldrb	r2, [r7, #6]
 80057d0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	330b      	adds	r3, #11
 80057d6:	220f      	movs	r2, #15
 80057d8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	330c      	adds	r3, #12
 80057de:	2200      	movs	r2, #0
 80057e0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	331a      	adds	r3, #26
 80057e6:	2100      	movs	r1, #0
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff f92a 	bl	8004a42 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	1e5a      	subs	r2, r3, #1
 80057f2:	4613      	mov	r3, r2
 80057f4:	005b      	lsls	r3, r3, #1
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	4413      	add	r3, r2
 80057fc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80057fe:	2300      	movs	r3, #0
 8005800:	82fb      	strh	r3, [r7, #22]
 8005802:	2300      	movs	r3, #0
 8005804:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8005806:	8afb      	ldrh	r3, [r7, #22]
 8005808:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800580c:	4293      	cmp	r3, r2
 800580e:	d007      	beq.n	8005820 <put_lfn+0x6c>
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	61fa      	str	r2, [r7, #28]
 8005816:	005b      	lsls	r3, r3, #1
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4413      	add	r3, r2
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8005820:	4a17      	ldr	r2, [pc, #92]	@ (8005880 <put_lfn+0xcc>)
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	4413      	add	r3, r2
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	461a      	mov	r2, r3
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	4413      	add	r3, r2
 800582e:	8afa      	ldrh	r2, [r7, #22]
 8005830:	4611      	mov	r1, r2
 8005832:	4618      	mov	r0, r3
 8005834:	f7ff f905 	bl	8004a42 <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 8005838:	8afb      	ldrh	r3, [r7, #22]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d102      	bne.n	8005844 <put_lfn+0x90>
 800583e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005842:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	3301      	adds	r3, #1
 8005848:	61bb      	str	r3, [r7, #24]
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	2b0c      	cmp	r3, #12
 800584e:	d9da      	bls.n	8005806 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005850:	8afb      	ldrh	r3, [r7, #22]
 8005852:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005856:	4293      	cmp	r3, r2
 8005858:	d006      	beq.n	8005868 <put_lfn+0xb4>
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	005b      	lsls	r3, r3, #1
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	4413      	add	r3, r2
 8005862:	881b      	ldrh	r3, [r3, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d103      	bne.n	8005870 <put_lfn+0xbc>
 8005868:	79fb      	ldrb	r3, [r7, #7]
 800586a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800586e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	79fa      	ldrb	r2, [r7, #7]
 8005874:	701a      	strb	r2, [r3, #0]
}
 8005876:	bf00      	nop
 8005878:	3720      	adds	r7, #32
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	080074e4 	.word	0x080074e4

08005884 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b08c      	sub	sp, #48	@ 0x30
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
 8005890:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 8005892:	220b      	movs	r2, #11
 8005894:	68b9      	ldr	r1, [r7, #8]
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f001 fdd0 	bl	800743c <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	2b05      	cmp	r3, #5
 80058a0:	d929      	bls.n	80058f6 <gen_numname+0x72>
		sreg = seq;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 80058a6:	e020      	b.n	80058ea <gen_numname+0x66>
			wc = *lfn++;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1c9a      	adds	r2, r3, #2
 80058ac:	607a      	str	r2, [r7, #4]
 80058ae:	881b      	ldrh	r3, [r3, #0]
 80058b0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80058b2:	2300      	movs	r3, #0
 80058b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058b6:	e015      	b.n	80058e4 <gen_numname+0x60>
				sreg = (sreg << 1) + (wc & 1);
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005a      	lsls	r2, r3, #1
 80058bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	4413      	add	r3, r2
 80058c4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80058c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80058c8:	085b      	lsrs	r3, r3, #1
 80058ca:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <gen_numname+0x5a>
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	4b3c      	ldr	r3, [pc, #240]	@ (80059cc <gen_numname+0x148>)
 80058da:	4053      	eors	r3, r2
 80058dc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80058de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e0:	3301      	adds	r3, #1
 80058e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e6:	2b0f      	cmp	r3, #15
 80058e8:	d9e6      	bls.n	80058b8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1da      	bne.n	80058a8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexadecimal) */
	i = 7;
 80058f6:	2307      	movs	r3, #7
 80058f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	b2db      	uxtb	r3, r3
 8005904:	3330      	adds	r3, #48	@ 0x30
 8005906:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	091b      	lsrs	r3, r3, #4
 800590e:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 8005910:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005914:	2b39      	cmp	r3, #57	@ 0x39
 8005916:	d904      	bls.n	8005922 <gen_numname+0x9e>
 8005918:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800591c:	3307      	adds	r3, #7
 800591e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8005922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005924:	1e5a      	subs	r2, r3, #1
 8005926:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005928:	3330      	adds	r3, #48	@ 0x30
 800592a:	443b      	add	r3, r7
 800592c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005930:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 8005934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <gen_numname+0xbc>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1dc      	bne.n	80058fa <gen_numname+0x76>
	ns[i] = '~';
 8005940:	f107 0214 	add.w	r2, r7, #20
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	4413      	add	r3, r2
 8005948:	227e      	movs	r2, #126	@ 0x7e
 800594a:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800594c:	2300      	movs	r3, #0
 800594e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005950:	e014      	b.n	800597c <gen_numname+0xf8>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	4413      	add	r3, r2
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff f8b8 	bl	8004ad0 <dbc_1st>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d007      	beq.n	8005976 <gen_numname+0xf2>
			if (j == i - 1) break;
 8005966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005968:	3b01      	subs	r3, #1
 800596a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596c:	429a      	cmp	r2, r3
 800596e:	d010      	beq.n	8005992 <gen_numname+0x10e>
			j++;
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	3301      	adds	r3, #1
 8005974:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	3301      	adds	r3, #1
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
 800597c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005980:	429a      	cmp	r2, r3
 8005982:	d207      	bcs.n	8005994 <gen_numname+0x110>
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	4413      	add	r3, r2
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	2b20      	cmp	r3, #32
 800598e:	d1e0      	bne.n	8005952 <gen_numname+0xce>
 8005990:	e000      	b.n	8005994 <gen_numname+0x110>
			if (j == i - 1) break;
 8005992:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005996:	2b07      	cmp	r3, #7
 8005998:	d807      	bhi.n	80059aa <gen_numname+0x126>
 800599a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599c:	1c5a      	adds	r2, r3, #1
 800599e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80059a0:	3330      	adds	r3, #48	@ 0x30
 80059a2:	443b      	add	r3, r7
 80059a4:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80059a8:	e000      	b.n	80059ac <gen_numname+0x128>
 80059aa:	2120      	movs	r1, #32
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	1c5a      	adds	r2, r3, #1
 80059b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4413      	add	r3, r2
 80059b6:	460a      	mov	r2, r1
 80059b8:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	2b07      	cmp	r3, #7
 80059be:	d9e9      	bls.n	8005994 <gen_numname+0x110>
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	3730      	adds	r7, #48	@ 0x30
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	00011021 	.word	0x00011021

080059d0 <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80059d8:	2300      	movs	r3, #0
 80059da:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80059dc:	230b      	movs	r3, #11
 80059de:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	0852      	lsrs	r2, r2, #1
 80059e6:	01db      	lsls	r3, r3, #7
 80059e8:	4313      	orrs	r3, r2
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	1c59      	adds	r1, r3, #1
 80059f0:	6079      	str	r1, [r7, #4]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	4413      	add	r3, r2
 80059f6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	3b01      	subs	r3, #1
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1ed      	bne.n	80059e0 <sum_sfn+0x10>
	return sum;
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b086      	sub	sp, #24
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005a20:	2100      	movs	r1, #0
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f7ff fcc0 	bl	80053a8 <dir_sdi>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005a2c:	7dfb      	ldrb	r3, [r7, #23]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <dir_find+0x24>
 8005a32:	7dfb      	ldrb	r3, [r7, #23]
 8005a34:	e0a9      	b.n	8005b8a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005a36:	23ff      	movs	r3, #255	@ 0xff
 8005a38:	753b      	strb	r3, [r7, #20]
 8005a3a:	7d3b      	ldrb	r3, [r7, #20]
 8005a3c:	757b      	strb	r3, [r7, #21]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f04f 32ff 	mov.w	r2, #4294967295
 8005a44:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	6938      	ldr	r0, [r7, #16]
 8005a4e:	f7ff f8e2 	bl	8004c16 <move_window>
 8005a52:	4603      	mov	r3, r0
 8005a54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005a56:	7dfb      	ldrb	r3, [r7, #23]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f040 8090 	bne.w	8005b7e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005a66:	7dbb      	ldrb	r3, [r7, #22]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d102      	bne.n	8005a72 <dir_find+0x60>
 8005a6c:	2304      	movs	r3, #4
 8005a6e:	75fb      	strb	r3, [r7, #23]
 8005a70:	e08a      	b.n	8005b88 <dir_find+0x176>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	330b      	adds	r3, #11
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a7e:	73fb      	strb	r3, [r7, #15]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	7bfa      	ldrb	r2, [r7, #15]
 8005a84:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005a86:	7dbb      	ldrb	r3, [r7, #22]
 8005a88:	2be5      	cmp	r3, #229	@ 0xe5
 8005a8a:	d007      	beq.n	8005a9c <dir_find+0x8a>
 8005a8c:	7bfb      	ldrb	r3, [r7, #15]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <dir_find+0x98>
 8005a96:	7bfb      	ldrb	r3, [r7, #15]
 8005a98:	2b0f      	cmp	r3, #15
 8005a9a:	d006      	beq.n	8005aaa <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005a9c:	23ff      	movs	r3, #255	@ 0xff
 8005a9e:	757b      	strb	r3, [r7, #21]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005aa8:	e05e      	b.n	8005b68 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	2b0f      	cmp	r3, #15
 8005aae:	d136      	bne.n	8005b1e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d154      	bne.n	8005b68 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005abe:	7dbb      	ldrb	r3, [r7, #22]
 8005ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00d      	beq.n	8005ae4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	7b5b      	ldrb	r3, [r3, #13]
 8005ace:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005ad0:	7dbb      	ldrb	r3, [r7, #22]
 8005ad2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ad6:	75bb      	strb	r3, [r7, #22]
 8005ad8:	7dbb      	ldrb	r3, [r7, #22]
 8005ada:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691a      	ldr	r2, [r3, #16]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005ae4:	7dba      	ldrb	r2, [r7, #22]
 8005ae6:	7d7b      	ldrb	r3, [r7, #21]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d115      	bne.n	8005b18 <dir_find+0x106>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	330d      	adds	r3, #13
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	7d3a      	ldrb	r2, [r7, #20]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d10e      	bne.n	8005b18 <dir_find+0x106>
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	4619      	mov	r1, r3
 8005b04:	4610      	mov	r0, r2
 8005b06:	f7ff fde7 	bl	80056d8 <cmp_lfn>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <dir_find+0x106>
 8005b10:	7d7b      	ldrb	r3, [r7, #21]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	e000      	b.n	8005b1a <dir_find+0x108>
 8005b18:	23ff      	movs	r3, #255	@ 0xff
 8005b1a:	757b      	strb	r3, [r7, #21]
 8005b1c:	e024      	b.n	8005b68 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005b1e:	7d7b      	ldrb	r3, [r7, #21]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d109      	bne.n	8005b38 <dir_find+0x126>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff ff51 	bl	80059d0 <sum_sfn>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	461a      	mov	r2, r3
 8005b32:	7d3b      	ldrb	r3, [r7, #20]
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d024      	beq.n	8005b82 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d10a      	bne.n	8005b5c <dir_find+0x14a>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	69d8      	ldr	r0, [r3, #28]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3320      	adds	r3, #32
 8005b4e:	220b      	movs	r2, #11
 8005b50:	4619      	mov	r1, r3
 8005b52:	f001 fc29 	bl	80073a8 <memcmp>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d014      	beq.n	8005b86 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005b5c:	23ff      	movs	r3, #255	@ 0xff
 8005b5e:	757b      	strb	r3, [r7, #21]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f04f 32ff 	mov.w	r2, #4294967295
 8005b66:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005b68:	2100      	movs	r1, #0
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff fc97 	bl	800549e <dir_next>
 8005b70:	4603      	mov	r3, r0
 8005b72:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f43f af65 	beq.w	8005a46 <dir_find+0x34>
 8005b7c:	e004      	b.n	8005b88 <dir_find+0x176>
		if (res != FR_OK) break;
 8005b7e:	bf00      	nop
 8005b80:	e002      	b.n	8005b88 <dir_find+0x176>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005b82:	bf00      	nop
 8005b84:	e000      	b.n	8005b88 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005b86:	bf00      	nop

	return res;
 8005b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3718      	adds	r7, #24
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
	...

08005b94 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08c      	sub	sp, #48	@ 0x30
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	61fb      	str	r3, [r7, #28]
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005ba8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <dir_register+0x20>
 8005bb0:	2306      	movs	r3, #6
 8005bb2:	e0e0      	b.n	8005d76 <dir_register+0x1e2>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bb8:	e002      	b.n	8005bc0 <dir_register+0x2c>
 8005bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc6:	005b      	lsls	r3, r3, #1
 8005bc8:	4413      	add	r3, r2
 8005bca:	881b      	ldrh	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1f4      	bne.n	8005bba <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f103 0220 	add.w	r2, r3, #32
 8005bd6:	f107 030c 	add.w	r3, r7, #12
 8005bda:	6810      	ldr	r0, [r2, #0]
 8005bdc:	6851      	ldr	r1, [r2, #4]
 8005bde:	6892      	ldr	r2, [r2, #8]
 8005be0:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
 8005be4:	f003 0301 	and.w	r3, r3, #1
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d032      	beq.n	8005c52 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2240      	movs	r2, #64	@ 0x40
 8005bf0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		for (n = 1; n < 100; n++) {
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005bf8:	e016      	b.n	8005c28 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f103 0020 	add.w	r0, r3, #32
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	f107 010c 	add.w	r1, r7, #12
 8005c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0a:	f7ff fe3b 	bl	8005884 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7ff feff 	bl	8005a12 <dir_find>
 8005c14:	4603      	mov	r3, r0
 8005c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8005c1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8005c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c24:	3301      	adds	r3, #1
 8005c26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2a:	2b63      	cmp	r3, #99	@ 0x63
 8005c2c:	d9e5      	bls.n	8005bfa <dir_register+0x66>
 8005c2e:	e000      	b.n	8005c32 <dir_register+0x9e>
			if (res != FR_OK) break;
 8005c30:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c34:	2b64      	cmp	r3, #100	@ 0x64
 8005c36:	d101      	bne.n	8005c3c <dir_register+0xa8>
 8005c38:	2307      	movs	r3, #7
 8005c3a:	e09c      	b.n	8005d76 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d002      	beq.n	8005c4a <dir_register+0xb6>
 8005c44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c48:	e095      	b.n	8005d76 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005c4a:	7dfa      	ldrb	r2, [r7, #23]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005c52:	7dfb      	ldrb	r3, [r7, #23]
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <dir_register+0xd8>
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5e:	330c      	adds	r3, #12
 8005c60:	4a47      	ldr	r2, [pc, #284]	@ (8005d80 <dir_register+0x1ec>)
 8005c62:	fba2 2303 	umull	r2, r3, r2, r3
 8005c66:	089b      	lsrs	r3, r3, #2
 8005c68:	3301      	adds	r3, #1
 8005c6a:	e000      	b.n	8005c6e <dir_register+0xda>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 8005c70:	6a39      	ldr	r1, [r7, #32]
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7ff fca9 	bl	80055ca <dir_alloc>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 8005c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d148      	bne.n	8005d18 <dir_register+0x184>
 8005c86:	6a3b      	ldr	r3, [r7, #32]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	623b      	str	r3, [r7, #32]
 8005c8c:	6a3b      	ldr	r3, [r7, #32]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d042      	beq.n	8005d18 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	691a      	ldr	r2, [r3, #16]
 8005c96:	6a3b      	ldr	r3, [r7, #32]
 8005c98:	015b      	lsls	r3, r3, #5
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7ff fb82 	bl	80053a8 <dir_sdi>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8005caa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d132      	bne.n	8005d18 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	3320      	adds	r3, #32
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7ff fe8a 	bl	80059d0 <sum_sfn>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	69f8      	ldr	r0, [r7, #28]
 8005cc8:	f7fe ffa5 	bl	8004c16 <move_window>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8005cd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d11d      	bne.n	8005d16 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	68d8      	ldr	r0, [r3, #12]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69d9      	ldr	r1, [r3, #28]
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	7efb      	ldrb	r3, [r7, #27]
 8005ce8:	f7ff fd64 	bl	80057b4 <put_lfn>
				fs->wflag = 1;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 8005cf2:	2100      	movs	r1, #0
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f7ff fbd2 	bl	800549e <dir_next>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --n_ent);
 8005d00:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d107      	bne.n	8005d18 <dir_register+0x184>
 8005d08:	6a3b      	ldr	r3, [r7, #32]
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	623b      	str	r3, [r7, #32]
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1d5      	bne.n	8005cc0 <dir_register+0x12c>
 8005d14:	e000      	b.n	8005d18 <dir_register+0x184>
				if (res != FR_OK) break;
 8005d16:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005d18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d128      	bne.n	8005d72 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	4619      	mov	r1, r3
 8005d26:	69f8      	ldr	r0, [r7, #28]
 8005d28:	f7fe ff75 	bl	8004c16 <move_window>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8005d32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d11b      	bne.n	8005d72 <dir_register+0x1de>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	2100      	movs	r1, #0
 8005d42:	4618      	mov	r0, r3
 8005d44:	f001 fb40 	bl	80073c8 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	69d8      	ldr	r0, [r3, #28]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3320      	adds	r3, #32
 8005d50:	220b      	movs	r2, #11
 8005d52:	4619      	mov	r1, r3
 8005d54:	f001 fb72 	bl	800743c <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	330c      	adds	r3, #12
 8005d64:	f002 0218 	and.w	r2, r2, #24
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8005d72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3730      	adds	r7, #48	@ 0x30
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	4ec4ec4f 	.word	0x4ec4ec4f

08005d84 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08a      	sub	sp, #40	@ 0x28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60bb      	str	r3, [r7, #8]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	613b      	str	r3, [r7, #16]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 8005da0:	f107 0308 	add.w	r3, r7, #8
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7fe feb5 	bl	8004b14 <tchar2uni>
 8005daa:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db2:	d101      	bne.n	8005db8 <create_name+0x34>
 8005db4:	2306      	movs	r3, #6
 8005db6:	e209      	b.n	80061cc <create_name+0x448>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dbe:	d309      	bcc.n	8005dd4 <create_name+0x50>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	0c19      	lsrs	r1, r3, #16
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	617a      	str	r2, [r7, #20]
 8005dca:	005b      	lsls	r3, r3, #1
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4413      	add	r3, r2
 8005dd0:	b28a      	uxth	r2, r1
 8005dd2:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 8005dd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dda:	2b1f      	cmp	r3, #31
 8005ddc:	d920      	bls.n	8005e20 <create_name+0x9c>
 8005dde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005de0:	2b2f      	cmp	r3, #47	@ 0x2f
 8005de2:	d01d      	beq.n	8005e20 <create_name+0x9c>
 8005de4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005de6:	2b5c      	cmp	r3, #92	@ 0x5c
 8005de8:	d01a      	beq.n	8005e20 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8005dea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dec:	2b7f      	cmp	r3, #127	@ 0x7f
 8005dee:	d809      	bhi.n	8005e04 <create_name+0x80>
 8005df0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005df2:	4619      	mov	r1, r3
 8005df4:	4894      	ldr	r0, [pc, #592]	@ (8006048 <create_name+0x2c4>)
 8005df6:	f001 faef 	bl	80073d8 <strchr>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <create_name+0x80>
 8005e00:	2306      	movs	r3, #6
 8005e02:	e1e3      	b.n	80061cc <create_name+0x448>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	2bfe      	cmp	r3, #254	@ 0xfe
 8005e08:	d901      	bls.n	8005e0e <create_name+0x8a>
 8005e0a:	2306      	movs	r3, #6
 8005e0c:	e1de      	b.n	80061cc <create_name+0x448>
		lfn[di++] = wc;				/* Store the Unicode character */
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	1c5a      	adds	r2, r3, #1
 8005e12:	617a      	str	r2, [r7, #20]
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	4413      	add	r3, r2
 8005e1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e1c:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 8005e1e:	e7bf      	b.n	8005da0 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 8005e20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e22:	2b1f      	cmp	r3, #31
 8005e24:	d806      	bhi.n	8005e34 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 8005e26:	2304      	movs	r3, #4
 8005e28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8005e2c:	e014      	b.n	8005e58 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	3301      	adds	r3, #1
 8005e32:	60bb      	str	r3, [r7, #8]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	2b2f      	cmp	r3, #47	@ 0x2f
 8005e3a:	d0f8      	beq.n	8005e2e <create_name+0xaa>
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	2b5c      	cmp	r3, #92	@ 0x5c
 8005e42:	d0f4      	beq.n	8005e2e <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 8005e44:	2300      	movs	r3, #0
 8005e46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	2b1f      	cmp	r3, #31
 8005e50:	d802      	bhi.n	8005e58 <create_name+0xd4>
 8005e52:	2304      	movs	r3, #4
 8005e54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d109      	bne.n	8005e78 <create_name+0xf4>
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8005e6a:	4413      	add	r3, r2
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4413      	add	r3, r2
 8005e72:	881b      	ldrh	r3, [r3, #0]
 8005e74:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e76:	d015      	beq.n	8005ea4 <create_name+0x120>
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d14d      	bne.n	8005f1a <create_name+0x196>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8005e84:	4413      	add	r3, r2
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e90:	d143      	bne.n	8005f1a <create_name+0x196>
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4b6d      	ldr	r3, [pc, #436]	@ (800604c <create_name+0x2c8>)
 8005e96:	4413      	add	r3, r2
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	881b      	ldrh	r3, [r3, #0]
 8005ea0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ea2:	d13a      	bne.n	8005f1a <create_name+0x196>
		lfn[di] = 0;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	4413      	add	r3, r2
 8005eac:	2200      	movs	r2, #0
 8005eae:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	623b      	str	r3, [r7, #32]
 8005eb4:	e00f      	b.n	8005ed6 <create_name+0x152>
			dp->fn[i] = (i < di) ? '.' : ' ';
 8005eb6:	6a3a      	ldr	r2, [r7, #32]
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d201      	bcs.n	8005ec2 <create_name+0x13e>
 8005ebe:	212e      	movs	r1, #46	@ 0x2e
 8005ec0:	e000      	b.n	8005ec4 <create_name+0x140>
 8005ec2:	2120      	movs	r1, #32
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	4413      	add	r3, r2
 8005eca:	3320      	adds	r3, #32
 8005ecc:	460a      	mov	r2, r1
 8005ece:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 8005ed0:	6a3b      	ldr	r3, [r7, #32]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	623b      	str	r3, [r7, #32]
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	2b0a      	cmp	r3, #10
 8005eda:	d9ec      	bls.n	8005eb6 <create_name+0x132>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 8005edc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ee0:	f043 0320 	orr.w	r3, r3, #32
 8005ee4:	b2d9      	uxtb	r1, r3
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	4413      	add	r3, r2
 8005eec:	3320      	adds	r3, #32
 8005eee:	460a      	mov	r2, r1
 8005ef0:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e16a      	b.n	80061cc <create_name+0x448>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8005efc:	4413      	add	r3, r2
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4413      	add	r3, r2
 8005f04:	881b      	ldrh	r3, [r3, #0]
 8005f06:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc != ' ' && wc != '.') break;
 8005f08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f0a:	2b20      	cmp	r3, #32
 8005f0c:	d002      	beq.n	8005f14 <create_name+0x190>
 8005f0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f10:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f12:	d106      	bne.n	8005f22 <create_name+0x19e>
		di--;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1ea      	bne.n	8005ef6 <create_name+0x172>
 8005f20:	e000      	b.n	8005f24 <create_name+0x1a0>
		if (wc != ' ' && wc != '.') break;
 8005f22:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <create_name+0x1b6>
 8005f36:	2306      	movs	r3, #6
 8005f38:	e148      	b.n	80061cc <create_name+0x448>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	61bb      	str	r3, [r7, #24]
 8005f3e:	e002      	b.n	8005f46 <create_name+0x1c2>
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	3301      	adds	r3, #1
 8005f44:	61bb      	str	r3, [r7, #24]
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	005b      	lsls	r3, r3, #1
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d0f5      	beq.n	8005f40 <create_name+0x1bc>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d106      	bne.n	8005f68 <create_name+0x1e4>
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	4413      	add	r3, r2
 8005f62:	881b      	ldrh	r3, [r3, #0]
 8005f64:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f66:	d109      	bne.n	8005f7c <create_name+0x1f8>
 8005f68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f6c:	f043 0303 	orr.w	r3, r3, #3
 8005f70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 8005f74:	e002      	b.n	8005f7c <create_name+0x1f8>
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	617b      	str	r3, [r7, #20]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d009      	beq.n	8005f96 <create_name+0x212>
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8005f88:	4413      	add	r3, r2
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4413      	add	r3, r2
 8005f90:	881b      	ldrh	r3, [r3, #0]
 8005f92:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f94:	d1ef      	bne.n	8005f76 <create_name+0x1f2>

	memset(dp->fn, ' ', 11);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3320      	adds	r3, #32
 8005f9a:	220b      	movs	r2, #11
 8005f9c:	2120      	movs	r1, #32
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f001 fa12 	bl	80073c8 <memset>
	i = b = 0; ni = 8;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005faa:	2300      	movs	r3, #0
 8005fac:	623b      	str	r3, [r7, #32]
 8005fae:	2308      	movs	r3, #8
 8005fb0:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	1c5a      	adds	r2, r3, #1
 8005fb6:	61ba      	str	r2, [r7, #24]
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	881b      	ldrh	r3, [r3, #0]
 8005fc0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 8005fc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 80b7 	beq.w	8006138 <create_name+0x3b4>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 8005fca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fcc:	2b20      	cmp	r3, #32
 8005fce:	d006      	beq.n	8005fde <create_name+0x25a>
 8005fd0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fd2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005fd4:	d10a      	bne.n	8005fec <create_name+0x268>
 8005fd6:	69ba      	ldr	r2, [r7, #24]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d006      	beq.n	8005fec <create_name+0x268>
			cf |= NS_LOSS | NS_LFN;
 8005fde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005fe2:	f043 0303 	orr.w	r3, r3, #3
 8005fe6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			continue;
 8005fea:	e0a4      	b.n	8006136 <create_name+0x3b2>
		}

		if (i >= ni || si == di) {		/* End of field? */
 8005fec:	6a3a      	ldr	r2, [r7, #32]
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d203      	bcs.n	8005ffc <create_name+0x278>
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d129      	bne.n	8006050 <create_name+0x2cc>
			if (ni == 11) {				/* Name extension overflow? */
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	2b0b      	cmp	r3, #11
 8006000:	d106      	bne.n	8006010 <create_name+0x28c>
				cf |= NS_LOSS | NS_LFN;
 8006002:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006006:	f043 0303 	orr.w	r3, r3, #3
 800600a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				break;
 800600e:	e096      	b.n	800613e <create_name+0x3ba>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	429a      	cmp	r2, r3
 8006016:	d005      	beq.n	8006024 <create_name+0x2a0>
 8006018:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800601c:	f043 0303 	orr.w	r3, r3, #3
 8006020:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;						/* No name extension? */
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	429a      	cmp	r2, r3
 800602a:	f200 8087 	bhi.w	800613c <create_name+0x3b8>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	61bb      	str	r3, [r7, #24]
 8006032:	2308      	movs	r3, #8
 8006034:	623b      	str	r3, [r7, #32]
 8006036:	230b      	movs	r3, #11
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue;
 8006044:	e077      	b.n	8006136 <create_name+0x3b2>
 8006046:	bf00      	nop
 8006048:	08007480 	.word	0x08007480
 800604c:	7ffffffe 	.word	0x7ffffffe
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 8006050:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006052:	2b7f      	cmp	r3, #127	@ 0x7f
 8006054:	d918      	bls.n	8006088 <create_name+0x304>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 8006056:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800605a:	f043 0302 	orr.w	r3, r3, #2
 800605e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
			} else {		/* In DBCS cfg */
				wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
 8006062:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006064:	f240 3152 	movw	r1, #850	@ 0x352
 8006068:	4618      	mov	r0, r3
 800606a:	f001 f8a3 	bl	80071b4 <ff_uni2oem>
 800606e:	4603      	mov	r3, r0
 8006070:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
 8006072:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006078:	2b00      	cmp	r3, #0
 800607a:	d005      	beq.n	8006088 <create_name+0x304>
 800607c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800607e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006082:	4a54      	ldr	r2, [pc, #336]	@ (80061d4 <create_name+0x450>)
 8006084:	5cd3      	ldrb	r3, [r2, r3]
 8006086:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 8006088:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800608a:	2bff      	cmp	r3, #255	@ 0xff
 800608c:	d91a      	bls.n	80060c4 <create_name+0x340>
			if (i >= ni - 1) {			/* Field overflow? */
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	3b01      	subs	r3, #1
 8006092:	6a3a      	ldr	r2, [r7, #32]
 8006094:	429a      	cmp	r2, r3
 8006096:	d308      	bcc.n	80060aa <create_name+0x326>
				cf |= NS_LOSS | NS_LFN;
 8006098:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800609c:	f043 0303 	orr.w	r3, r3, #3
 80060a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				i = ni; continue;		/* Next field */
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	623b      	str	r3, [r7, #32]
 80060a8:	e045      	b.n	8006136 <create_name+0x3b2>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 80060aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060ac:	0a1b      	lsrs	r3, r3, #8
 80060ae:	b299      	uxth	r1, r3
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	623a      	str	r2, [r7, #32]
 80060b6:	b2c9      	uxtb	r1, r1
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	4413      	add	r3, r2
 80060bc:	460a      	mov	r2, r1
 80060be:	f883 2020 	strb.w	r2, [r3, #32]
 80060c2:	e02e      	b.n	8006122 <create_name+0x39e>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 80060c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d007      	beq.n	80060da <create_name+0x356>
 80060ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060cc:	4619      	mov	r1, r3
 80060ce:	4842      	ldr	r0, [pc, #264]	@ (80061d8 <create_name+0x454>)
 80060d0:	f001 f982 	bl	80073d8 <strchr>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d008      	beq.n	80060ec <create_name+0x368>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80060da:	235f      	movs	r3, #95	@ 0x5f
 80060dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80060de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80060e2:	f043 0303 	orr.w	r3, r3, #3
 80060e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80060ea:	e01a      	b.n	8006122 <create_name+0x39e>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 80060ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060ee:	2b40      	cmp	r3, #64	@ 0x40
 80060f0:	d908      	bls.n	8006104 <create_name+0x380>
 80060f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80060f4:	2b5a      	cmp	r3, #90	@ 0x5a
 80060f6:	d805      	bhi.n	8006104 <create_name+0x380>
					b |= 2;
 80060f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060fc:	f043 0302 	orr.w	r3, r3, #2
 8006100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 8006104:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006106:	2b60      	cmp	r3, #96	@ 0x60
 8006108:	d90b      	bls.n	8006122 <create_name+0x39e>
 800610a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800610c:	2b7a      	cmp	r3, #122	@ 0x7a
 800610e:	d808      	bhi.n	8006122 <create_name+0x39e>
					b |= 1; wc -= 0x20;
 8006110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800611c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800611e:	3b20      	subs	r3, #32
 8006120:	84bb      	strh	r3, [r7, #36]	@ 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	623a      	str	r2, [r7, #32]
 8006128:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800612a:	b2d1      	uxtb	r1, r2
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	4413      	add	r3, r2
 8006130:	460a      	mov	r2, r1
 8006132:	f883 2020 	strb.w	r2, [r3, #32]
		wc = lfn[si++];					/* Get an LFN character */
 8006136:	e73c      	b.n	8005fb2 <create_name+0x22e>
		if (wc == 0) break;				/* Break on end of the LFN */
 8006138:	bf00      	nop
 800613a:	e000      	b.n	800613e <create_name+0x3ba>
			if (si > di) break;						/* No name extension? */
 800613c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006144:	2be5      	cmp	r3, #229	@ 0xe5
 8006146:	d103      	bne.n	8006150 <create_name+0x3cc>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2205      	movs	r2, #5
 800614c:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	2b08      	cmp	r3, #8
 8006154:	d104      	bne.n	8006160 <create_name+0x3dc>
 8006156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800615a:	009b      	lsls	r3, r3, #2
 800615c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 8006160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006164:	f003 030c 	and.w	r3, r3, #12
 8006168:	2b0c      	cmp	r3, #12
 800616a:	d005      	beq.n	8006178 <create_name+0x3f4>
 800616c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006170:	f003 0303 	and.w	r3, r3, #3
 8006174:	2b03      	cmp	r3, #3
 8006176:	d105      	bne.n	8006184 <create_name+0x400>
 8006178:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800617c:	f043 0302 	orr.w	r3, r3, #2
 8006180:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006184:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006188:	f003 0302 	and.w	r3, r3, #2
 800618c:	2b00      	cmp	r3, #0
 800618e:	d117      	bne.n	80061c0 <create_name+0x43c>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 8006190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	2b00      	cmp	r3, #0
 800619a:	d005      	beq.n	80061a8 <create_name+0x424>
 800619c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80061a0:	f043 0310 	orr.w	r3, r3, #16
 80061a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 80061a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d005      	beq.n	80061c0 <create_name+0x43c>
 80061b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80061b8:	f043 0308 	orr.w	r3, r3, #8
 80061bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80061c6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	return FR_OK;
 80061ca:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3728      	adds	r7, #40	@ 0x28
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	080074f4 	.word	0x080074f4
 80061d8:	0800748c 	.word	0x0800748c

080061dc <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	613b      	str	r3, [r7, #16]


#if FF_FS_RPATH != 0
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	2b2f      	cmp	r3, #47	@ 0x2f
 80061f2:	d00b      	beq.n	800620c <follow_path+0x30>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	2b5c      	cmp	r3, #92	@ 0x5c
 80061fa:	d007      	beq.n	800620c <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	699a      	ldr	r2, [r3, #24]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	609a      	str	r2, [r3, #8]
 8006204:	e00d      	b.n	8006222 <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	3301      	adds	r3, #1
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	2b2f      	cmp	r3, #47	@ 0x2f
 8006212:	d0f8      	beq.n	8006206 <follow_path+0x2a>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	2b5c      	cmp	r3, #92	@ 0x5c
 800621a:	d0f4      	beq.n	8006206 <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	2b1f      	cmp	r3, #31
 8006228:	d80a      	bhi.n	8006240 <follow_path+0x64>
		dp->fn[NSFLAG] = NS_NONAME;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2280      	movs	r2, #128	@ 0x80
 800622e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 8006232:	2100      	movs	r1, #0
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff f8b7 	bl	80053a8 <dir_sdi>
 800623a:	4603      	mov	r3, r0
 800623c:	75fb      	strb	r3, [r7, #23]
 800623e:	e056      	b.n	80062ee <follow_path+0x112>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006240:	463b      	mov	r3, r7
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f7ff fd9d 	bl	8005d84 <create_name>
 800624a:	4603      	mov	r3, r0
 800624c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800624e:	7dfb      	ldrb	r3, [r7, #23]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d147      	bne.n	80062e4 <follow_path+0x108>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fbdc 	bl	8005a12 <dir_find>
 800625a:	4603      	mov	r3, r0
 800625c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006264:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 8006266:	7dfb      	ldrb	r3, [r7, #23]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d01b      	beq.n	80062a4 <follow_path+0xc8>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800626c:	7dfb      	ldrb	r3, [r7, #23]
 800626e:	2b04      	cmp	r3, #4
 8006270:	d13a      	bne.n	80062e8 <follow_path+0x10c>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8006272:	7bfb      	ldrb	r3, [r7, #15]
 8006274:	f003 0320 	and.w	r3, r3, #32
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00b      	beq.n	8006294 <follow_path+0xb8>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800627c:	7bfb      	ldrb	r3, [r7, #15]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b00      	cmp	r3, #0
 8006284:	d02c      	beq.n	80062e0 <follow_path+0x104>
						dp->fn[NSFLAG] = NS_NONAME;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2280      	movs	r2, #128	@ 0x80
 800628a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
						res = FR_OK;
 800628e:	2300      	movs	r3, #0
 8006290:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8006292:	e029      	b.n	80062e8 <follow_path+0x10c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	f003 0304 	and.w	r3, r3, #4
 800629a:	2b00      	cmp	r3, #0
 800629c:	d124      	bne.n	80062e8 <follow_path+0x10c>
 800629e:	2305      	movs	r3, #5
 80062a0:	75fb      	strb	r3, [r7, #23]
				break;
 80062a2:	e021      	b.n	80062e8 <follow_path+0x10c>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 80062a4:	7bfb      	ldrb	r3, [r7, #15]
 80062a6:	f003 0304 	and.w	r3, r3, #4
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d11e      	bne.n	80062ec <follow_path+0x110>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	799b      	ldrb	r3, [r3, #6]
 80062b2:	f003 0310 	and.w	r3, r3, #16
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d102      	bne.n	80062c0 <follow_path+0xe4>
				res = FR_NO_PATH; break;
 80062ba:	2305      	movs	r3, #5
 80062bc:	75fb      	strb	r3, [r7, #23]
 80062be:	e016      	b.n	80062ee <follow_path+0x112>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ce:	4413      	add	r3, r2
 80062d0:	4619      	mov	r1, r3
 80062d2:	6938      	ldr	r0, [r7, #16]
 80062d4:	f7ff f9c0 	bl	8005658 <ld_clust>
 80062d8:	4602      	mov	r2, r0
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	609a      	str	r2, [r3, #8]
 80062de:	e7af      	b.n	8006240 <follow_path+0x64>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80062e0:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80062e2:	e7ad      	b.n	8006240 <follow_path+0x64>
			if (res != FR_OK) break;
 80062e4:	bf00      	nop
 80062e6:	e002      	b.n	80062ee <follow_path+0x112>
				break;
 80062e8:	bf00      	nop
 80062ea:	e000      	b.n	80062ee <follow_path+0x112>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 80062ec:	bf00      	nop
			}
		}
	}

	return res;
 80062ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3718      	adds	r7, #24
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b089      	sub	sp, #36	@ 0x24
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 8006300:	f04f 33ff 	mov.w	r3, #4294967295
 8006304:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <get_ldnumber+0x22>
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	e02e      	b.n	8006378 <get_ldnumber+0x80>
	do {					/* Find a colon in the path */
		tc = *tt++;
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	1c5a      	adds	r2, r3, #1
 800631e:	61fa      	str	r2, [r7, #28]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	73fb      	strb	r3, [r7, #15]
	} while (!IsTerminator(tc) && tc != ':');
 8006324:	7bfb      	ldrb	r3, [r7, #15]
 8006326:	2b1f      	cmp	r3, #31
 8006328:	d902      	bls.n	8006330 <get_ldnumber+0x38>
 800632a:	7bfb      	ldrb	r3, [r7, #15]
 800632c:	2b3a      	cmp	r3, #58	@ 0x3a
 800632e:	d1f4      	bne.n	800631a <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	2b3a      	cmp	r3, #58	@ 0x3a
 8006334:	d11c      	bne.n	8006370 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 8006336:	2301      	movs	r3, #1
 8006338:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006340:	d90c      	bls.n	800635c <get_ldnumber+0x64>
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	2b39      	cmp	r3, #57	@ 0x39
 8006348:	d808      	bhi.n	800635c <get_ldnumber+0x64>
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	3302      	adds	r3, #2
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	429a      	cmp	r2, r3
 8006352:	d103      	bne.n	800635c <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	3b30      	subs	r3, #48	@ 0x30
 800635a:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	2b00      	cmp	r3, #0
 8006360:	dc04      	bgt.n	800636c <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	69fa      	ldr	r2, [r7, #28]
 800636a:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	e003      	b.n	8006378 <get_ldnumber+0x80>
		return vol;
	}
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
 8006370:	4b04      	ldr	r3, [pc, #16]	@ (8006384 <get_ldnumber+0x8c>)
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	617b      	str	r3, [r7, #20]
#else
	vol = 0;		/* Default drive is 0 */
#endif
	return vol;		/* Return the default drive */
 8006376:	697b      	ldr	r3, [r7, #20]
}
 8006378:	4618      	mov	r0, r3
 800637a:	3724      	adds	r7, #36	@ 0x24
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	2002052e 	.word	0x2002052e

08006388 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	711a      	strb	r2, [r3, #4]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f04f 32ff 	mov.w	r2, #4294967295
 800639e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 80063a0:	6839      	ldr	r1, [r7, #0]
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7fe fc37 	bl	8004c16 <move_window>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <check_fs+0x2a>
 80063ae:	2304      	movs	r3, #4
 80063b0:	e088      	b.n	80064c4 <check_fs+0x13c>
	sign = ld_word(fs->win + BS_55AA);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	3338      	adds	r3, #56	@ 0x38
 80063b6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7fe fb06 	bl	80049cc <ld_word>
 80063c0:	4603      	mov	r3, r0
 80063c2:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80063ca:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 80063cc:	7b7b      	ldrb	r3, [r7, #13]
 80063ce:	2beb      	cmp	r3, #235	@ 0xeb
 80063d0:	d005      	beq.n	80063de <check_fs+0x56>
 80063d2:	7b7b      	ldrb	r3, [r7, #13]
 80063d4:	2be9      	cmp	r3, #233	@ 0xe9
 80063d6:	d002      	beq.n	80063de <check_fs+0x56>
 80063d8:	7b7b      	ldrb	r3, [r7, #13]
 80063da:	2be8      	cmp	r3, #232	@ 0xe8
 80063dc:	d16a      	bne.n	80064b4 <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 80063de:	89fb      	ldrh	r3, [r7, #14]
 80063e0:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d10c      	bne.n	8006402 <check_fs+0x7a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	3338      	adds	r3, #56	@ 0x38
 80063ec:	3352      	adds	r3, #82	@ 0x52
 80063ee:	2208      	movs	r2, #8
 80063f0:	4936      	ldr	r1, [pc, #216]	@ (80064cc <check_fs+0x144>)
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 ffd8 	bl	80073a8 <memcmp>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d101      	bne.n	8006402 <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 80063fe:	2300      	movs	r3, #0
 8006400:	e060      	b.n	80064c4 <check_fs+0x13c>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	3338      	adds	r3, #56	@ 0x38
 8006406:	330b      	adds	r3, #11
 8006408:	4618      	mov	r0, r3
 800640a:	f7fe fadf 	bl	80049cc <ld_word>
 800640e:	4603      	mov	r3, r0
 8006410:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006418:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800641a:	897a      	ldrh	r2, [r7, #10]
 800641c:	897b      	ldrh	r3, [r7, #10]
 800641e:	3b01      	subs	r3, #1
 8006420:	4013      	ands	r3, r2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d146      	bne.n	80064b4 <check_fs+0x12c>
 8006426:	897b      	ldrh	r3, [r7, #10]
 8006428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800642c:	d342      	bcc.n	80064b4 <check_fs+0x12c>
 800642e:	897b      	ldrh	r3, [r7, #10]
 8006430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006434:	d83e      	bhi.n	80064b4 <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 8006436:	7b7b      	ldrb	r3, [r7, #13]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d03b      	beq.n	80064b4 <check_fs+0x12c>
 800643c:	7b7a      	ldrb	r2, [r7, #13]
 800643e:	7b7b      	ldrb	r3, [r7, #13]
 8006440:	3b01      	subs	r3, #1
 8006442:	4013      	ands	r3, r2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d135      	bne.n	80064b4 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3338      	adds	r3, #56	@ 0x38
 800644c:	330e      	adds	r3, #14
 800644e:	4618      	mov	r0, r3
 8006450:	f7fe fabc 	bl	80049cc <ld_word>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d02c      	beq.n	80064b4 <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8006460:	3b01      	subs	r3, #1
 8006462:	2b01      	cmp	r3, #1
 8006464:	d826      	bhi.n	80064b4 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	3338      	adds	r3, #56	@ 0x38
 800646a:	3311      	adds	r3, #17
 800646c:	4618      	mov	r0, r3
 800646e:	f7fe faad 	bl	80049cc <ld_word>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d01d      	beq.n	80064b4 <check_fs+0x12c>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	3338      	adds	r3, #56	@ 0x38
 800647c:	3313      	adds	r3, #19
 800647e:	4618      	mov	r0, r3
 8006480:	f7fe faa4 	bl	80049cc <ld_word>
 8006484:	4603      	mov	r3, r0
 8006486:	2b7f      	cmp	r3, #127	@ 0x7f
 8006488:	d809      	bhi.n	800649e <check_fs+0x116>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	3338      	adds	r3, #56	@ 0x38
 800648e:	3320      	adds	r3, #32
 8006490:	4618      	mov	r0, r3
 8006492:	f7fe fab3 	bl	80049fc <ld_dword>
 8006496:	4603      	mov	r3, r0
 8006498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800649c:	d30a      	bcc.n	80064b4 <check_fs+0x12c>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	3338      	adds	r3, #56	@ 0x38
 80064a2:	3316      	adds	r3, #22
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fe fa91 	bl	80049cc <ld_word>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 80064b0:	2300      	movs	r3, #0
 80064b2:	e007      	b.n	80064c4 <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 80064b4:	89fb      	ldrh	r3, [r7, #14]
 80064b6:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d101      	bne.n	80064c2 <check_fs+0x13a>
 80064be:	2302      	movs	r3, #2
 80064c0:	e000      	b.n	80064c4 <check_fs+0x13c>
 80064c2:	2303      	movs	r3, #3
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	08007494 	.word	0x08007494

080064d0 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b088      	sub	sp, #32
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 80064da:	2100      	movs	r1, #0
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff ff53 	bl	8006388 <check_fs>
 80064e2:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d007      	beq.n	80064fa <find_volume+0x2a>
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d802      	bhi.n	80064f6 <find_volume+0x26>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d101      	bne.n	80064fa <find_volume+0x2a>
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	e045      	b.n	8006586 <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
 80064fe:	e014      	b.n	800652a <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 800650e:	4413      	add	r3, r2
 8006510:	4618      	mov	r0, r3
 8006512:	f7fe fa73 	bl	80049fc <ld_dword>
 8006516:	4602      	mov	r2, r0
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	3320      	adds	r3, #32
 800651e:	443b      	add	r3, r7
 8006520:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	3301      	adds	r3, #1
 8006528:	61fb      	str	r3, [r7, #28]
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	2b03      	cmp	r3, #3
 800652e:	d9e7      	bls.n	8006500 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d002      	beq.n	800653c <find_volume+0x6c>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	3b01      	subs	r3, #1
 800653a:	e000      	b.n	800653e <find_volume+0x6e>
 800653c:	2300      	movs	r3, #0
 800653e:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	3320      	adds	r3, #32
 8006546:	443b      	add	r3, r7
 8006548:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00b      	beq.n	8006568 <find_volume+0x98>
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	3320      	adds	r3, #32
 8006556:	443b      	add	r3, r7
 8006558:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800655c:	4619      	mov	r1, r3
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff ff12 	bl	8006388 <check_fs>
 8006564:	4603      	mov	r3, r0
 8006566:	e000      	b.n	800656a <find_volume+0x9a>
 8006568:	2303      	movs	r3, #3
 800656a:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d108      	bne.n	8006584 <find_volume+0xb4>
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d905      	bls.n	8006584 <find_volume+0xb4>
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	3301      	adds	r3, #1
 800657c:	61fb      	str	r3, [r7, #28]
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	2b03      	cmp	r3, #3
 8006582:	d9dd      	bls.n	8006540 <find_volume+0x70>
	return fmt;
 8006584:	69bb      	ldr	r3, [r7, #24]
}
 8006586:	4618      	mov	r0, r3
 8006588:	3720      	adds	r7, #32
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b090      	sub	sp, #64	@ 0x40
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	4613      	mov	r3, r2
 800659c:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2200      	movs	r2, #0
 80065a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f7ff fea7 	bl	80062f8 <get_ldnumber>
 80065aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 80065ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	da01      	bge.n	80065b6 <mount_volume+0x26>
 80065b2:	230b      	movs	r3, #11
 80065b4:	e1e2      	b.n	800697c <mount_volume+0x3ec>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 80065b6:	4a9d      	ldr	r2, [pc, #628]	@ (800682c <mount_volume+0x29c>)
 80065b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065be:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 80065c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <mount_volume+0x3a>
 80065c6:	230c      	movs	r3, #12
 80065c8:	e1d8      	b.n	800697c <mount_volume+0x3ec>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	f023 0301 	bic.w	r3, r3, #1
 80065d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 80065d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d01a      	beq.n	8006616 <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 80065e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e2:	785b      	ldrb	r3, [r3, #1]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7fe f8a5 	bl	8004734 <disk_status>
 80065ea:	4603      	mov	r3, r0
 80065ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80065f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d10c      	bne.n	8006616 <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80065fc:	79fb      	ldrb	r3, [r7, #7]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d007      	beq.n	8006612 <mount_volume+0x82>
 8006602:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006606:	f003 0304 	and.w	r3, r3, #4
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 800660e:	230a      	movs	r3, #10
 8006610:	e1b4      	b.n	800697c <mount_volume+0x3ec>
			}
			return FR_OK;				/* The filesystem object is already valid */
 8006612:	2300      	movs	r3, #0
 8006614:	e1b2      	b.n	800697c <mount_volume+0x3ec>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 8006616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006618:	2200      	movs	r2, #0
 800661a:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 800661c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	4618      	mov	r0, r3
 8006622:	f7fe f895 	bl	8004750 <disk_initialize>
 8006626:	4603      	mov	r3, r0
 8006628:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800662c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b00      	cmp	r3, #0
 8006636:	d001      	beq.n	800663c <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006638:	2303      	movs	r3, #3
 800663a:	e19f      	b.n	800697c <mount_volume+0x3ec>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d007      	beq.n	8006652 <mount_volume+0xc2>
 8006642:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 800664e:	230a      	movs	r3, #10
 8006650:	e194      	b.n	800697c <mount_volume+0x3ec>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 8006652:	2100      	movs	r1, #0
 8006654:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006656:	f7ff ff3b 	bl	80064d0 <find_volume>
 800665a:	6338      	str	r0, [r7, #48]	@ 0x30
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	2b04      	cmp	r3, #4
 8006660:	d101      	bne.n	8006666 <mount_volume+0xd6>
 8006662:	2301      	movs	r3, #1
 8006664:	e18a      	b.n	800697c <mount_volume+0x3ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	2b01      	cmp	r3, #1
 800666a:	d901      	bls.n	8006670 <mount_volume+0xe0>
 800666c:	230d      	movs	r3, #13
 800666e:	e185      	b.n	800697c <mount_volume+0x3ec>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 8006670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006674:	623b      	str	r3, [r7, #32]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006678:	3338      	adds	r3, #56	@ 0x38
 800667a:	330b      	adds	r3, #11
 800667c:	4618      	mov	r0, r3
 800667e:	f7fe f9a5 	bl	80049cc <ld_word>
 8006682:	4603      	mov	r3, r0
 8006684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006688:	d001      	beq.n	800668e <mount_volume+0xfe>
 800668a:	230d      	movs	r3, #13
 800668c:	e176      	b.n	800697c <mount_volume+0x3ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800668e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006690:	3338      	adds	r3, #56	@ 0x38
 8006692:	3316      	adds	r3, #22
 8006694:	4618      	mov	r0, r3
 8006696:	f7fe f999 	bl	80049cc <ld_word>
 800669a:	4603      	mov	r3, r0
 800669c:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800669e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d106      	bne.n	80066b2 <mount_volume+0x122>
 80066a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a6:	3338      	adds	r3, #56	@ 0x38
 80066a8:	3324      	adds	r3, #36	@ 0x24
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7fe f9a6 	bl	80049fc <ld_dword>
 80066b0:	63b8      	str	r0, [r7, #56]	@ 0x38
		fs->fsize = fasize;
 80066b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066b6:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80066b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ba:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80066be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c0:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80066c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c4:	78db      	ldrb	r3, [r3, #3]
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d005      	beq.n	80066d6 <mount_volume+0x146>
 80066ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066cc:	78db      	ldrb	r3, [r3, #3]
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d001      	beq.n	80066d6 <mount_volume+0x146>
 80066d2:	230d      	movs	r3, #13
 80066d4:	e152      	b.n	800697c <mount_volume+0x3ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80066d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d8:	78db      	ldrb	r3, [r3, #3]
 80066da:	461a      	mov	r2, r3
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	fb02 f303 	mul.w	r3, r2, r3
 80066e2:	63bb      	str	r3, [r7, #56]	@ 0x38

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80066e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066ea:	461a      	mov	r2, r3
 80066ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ee:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80066f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f2:	895b      	ldrh	r3, [r3, #10]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d008      	beq.n	800670a <mount_volume+0x17a>
 80066f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fa:	895b      	ldrh	r3, [r3, #10]
 80066fc:	461a      	mov	r2, r3
 80066fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006700:	895b      	ldrh	r3, [r3, #10]
 8006702:	3b01      	subs	r3, #1
 8006704:	4013      	ands	r3, r2
 8006706:	2b00      	cmp	r3, #0
 8006708:	d001      	beq.n	800670e <mount_volume+0x17e>
 800670a:	230d      	movs	r3, #13
 800670c:	e136      	b.n	800697c <mount_volume+0x3ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	3338      	adds	r3, #56	@ 0x38
 8006712:	3311      	adds	r3, #17
 8006714:	4618      	mov	r0, r3
 8006716:	f7fe f959 	bl	80049cc <ld_word>
 800671a:	4603      	mov	r3, r0
 800671c:	461a      	mov	r2, r3
 800671e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006720:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006724:	891b      	ldrh	r3, [r3, #8]
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	b29b      	uxth	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d001      	beq.n	8006734 <mount_volume+0x1a4>
 8006730:	230d      	movs	r3, #13
 8006732:	e123      	b.n	800697c <mount_volume+0x3ec>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006736:	3338      	adds	r3, #56	@ 0x38
 8006738:	3313      	adds	r3, #19
 800673a:	4618      	mov	r0, r3
 800673c:	f7fe f946 	bl	80049cc <ld_word>
 8006740:	4603      	mov	r3, r0
 8006742:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d106      	bne.n	8006758 <mount_volume+0x1c8>
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	3338      	adds	r3, #56	@ 0x38
 800674e:	3320      	adds	r3, #32
 8006750:	4618      	mov	r0, r3
 8006752:	f7fe f953 	bl	80049fc <ld_dword>
 8006756:	63f8      	str	r0, [r7, #60]	@ 0x3c

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675a:	3338      	adds	r3, #56	@ 0x38
 800675c:	330e      	adds	r3, #14
 800675e:	4618      	mov	r0, r3
 8006760:	f7fe f934 	bl	80049cc <ld_word>
 8006764:	4603      	mov	r3, r0
 8006766:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006768:	8bfb      	ldrh	r3, [r7, #30]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <mount_volume+0x1e2>
 800676e:	230d      	movs	r3, #13
 8006770:	e104      	b.n	800697c <mount_volume+0x3ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006772:	8bfa      	ldrh	r2, [r7, #30]
 8006774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006776:	4413      	add	r3, r2
 8006778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800677a:	8912      	ldrh	r2, [r2, #8]
 800677c:	0912      	lsrs	r2, r2, #4
 800677e:	b292      	uxth	r2, r2
 8006780:	4413      	add	r3, r2
 8006782:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006784:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	429a      	cmp	r2, r3
 800678a:	d201      	bcs.n	8006790 <mount_volume+0x200>
 800678c:	230d      	movs	r3, #13
 800678e:	e0f5      	b.n	800697c <mount_volume+0x3ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006790:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006798:	8952      	ldrh	r2, [r2, #10]
 800679a:	fbb3 f3f2 	udiv	r3, r3, r2
 800679e:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <mount_volume+0x21a>
 80067a6:	230d      	movs	r3, #13
 80067a8:	e0e8      	b.n	800697c <mount_volume+0x3ec>
		fmt = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006830 <mount_volume+0x2a0>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d801      	bhi.n	80067ba <mount_volume+0x22a>
 80067b6:	2303      	movs	r3, #3
 80067b8:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d801      	bhi.n	80067c8 <mount_volume+0x238>
 80067c4:	2302      	movs	r3, #2
 80067c6:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d801      	bhi.n	80067d6 <mount_volume+0x246>
 80067d2:	2301      	movs	r3, #1
 80067d4:	633b      	str	r3, [r7, #48]	@ 0x30
		if (fmt == 0) return FR_NO_FILESYSTEM;
 80067d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d101      	bne.n	80067e0 <mount_volume+0x250>
 80067dc:	230d      	movs	r3, #13
 80067de:	e0cd      	b.n	800697c <mount_volume+0x3ec>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	1c9a      	adds	r2, r3, #2
 80067e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e6:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80067e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ea:	6a3a      	ldr	r2, [r7, #32]
 80067ec:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80067ee:	8bfa      	ldrh	r2, [r7, #30]
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	441a      	add	r2, r3
 80067f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f6:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80067f8:	6a3a      	ldr	r2, [r7, #32]
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	441a      	add	r2, r3
 80067fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006800:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8006802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006804:	2b03      	cmp	r3, #3
 8006806:	d123      	bne.n	8006850 <mount_volume+0x2c0>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800680a:	3338      	adds	r3, #56	@ 0x38
 800680c:	332a      	adds	r3, #42	@ 0x2a
 800680e:	4618      	mov	r0, r3
 8006810:	f7fe f8dc 	bl	80049cc <ld_word>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <mount_volume+0x28e>
 800681a:	230d      	movs	r3, #13
 800681c:	e0ae      	b.n	800697c <mount_volume+0x3ec>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800681e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006820:	891b      	ldrh	r3, [r3, #8]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d006      	beq.n	8006834 <mount_volume+0x2a4>
 8006826:	230d      	movs	r3, #13
 8006828:	e0a8      	b.n	800697c <mount_volume+0x3ec>
 800682a:	bf00      	nop
 800682c:	20020528 	.word	0x20020528
 8006830:	0ffffff5 	.word	0x0ffffff5
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	3338      	adds	r3, #56	@ 0x38
 8006838:	332c      	adds	r3, #44	@ 0x2c
 800683a:	4618      	mov	r0, r3
 800683c:	f7fe f8de 	bl	80049fc <ld_dword>
 8006840:	4602      	mov	r2, r0
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	637b      	str	r3, [r7, #52]	@ 0x34
 800684e:	e01e      	b.n	800688e <mount_volume+0x2fe>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8006850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006852:	891b      	ldrh	r3, [r3, #8]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <mount_volume+0x2cc>
 8006858:	230d      	movs	r3, #13
 800685a:	e08f      	b.n	800697c <mount_volume+0x3ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800685c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006862:	441a      	add	r2, r3
 8006864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006866:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686a:	2b02      	cmp	r3, #2
 800686c:	d103      	bne.n	8006876 <mount_volume+0x2e6>
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	005b      	lsls	r3, r3, #1
 8006874:	e00a      	b.n	800688c <mount_volume+0x2fc>
 8006876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006878:	69da      	ldr	r2, [r3, #28]
 800687a:	4613      	mov	r3, r2
 800687c:	005b      	lsls	r3, r3, #1
 800687e:	4413      	add	r3, r2
 8006880:	085a      	lsrs	r2, r3, #1
 8006882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800688c:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800688e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006890:	6a1a      	ldr	r2, [r3, #32]
 8006892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006894:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8006898:	0a5b      	lsrs	r3, r3, #9
 800689a:	429a      	cmp	r2, r3
 800689c:	d201      	bcs.n	80068a2 <mount_volume+0x312>
 800689e:	230d      	movs	r3, #13
 80068a0:	e06c      	b.n	800697c <mount_volume+0x3ec>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	f04f 32ff 	mov.w	r2, #4294967295
 80068a8:	615a      	str	r2, [r3, #20]
 80068aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ac:	695a      	ldr	r2, [r3, #20]
 80068ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80068b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b4:	2280      	movs	r2, #128	@ 0x80
 80068b6:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 80068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ba:	2b03      	cmp	r3, #3
 80068bc:	d149      	bne.n	8006952 <mount_volume+0x3c2>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80068be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c0:	3338      	adds	r3, #56	@ 0x38
 80068c2:	3330      	adds	r3, #48	@ 0x30
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7fe f881 	bl	80049cc <ld_word>
 80068ca:	4603      	mov	r3, r0
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d140      	bne.n	8006952 <mount_volume+0x3c2>
			&& move_window(fs, bsect + 1) == FR_OK)
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	3301      	adds	r3, #1
 80068d4:	4619      	mov	r1, r3
 80068d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068d8:	f7fe f99d 	bl	8004c16 <move_window>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d137      	bne.n	8006952 <mount_volume+0x3c2>
		{
			fs->fsi_flag = 0;
 80068e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e4:	2200      	movs	r2, #0
 80068e6:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 80068e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ea:	3338      	adds	r3, #56	@ 0x38
 80068ec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7fe f86b 	bl	80049cc <ld_word>
 80068f6:	4603      	mov	r3, r0
 80068f8:	461a      	mov	r2, r3
 80068fa:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80068fe:	429a      	cmp	r2, r3
 8006900:	d127      	bne.n	8006952 <mount_volume+0x3c2>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006904:	3338      	adds	r3, #56	@ 0x38
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe f878 	bl	80049fc <ld_dword>
 800690c:	4603      	mov	r3, r0
 800690e:	4a1d      	ldr	r2, [pc, #116]	@ (8006984 <mount_volume+0x3f4>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d11e      	bne.n	8006952 <mount_volume+0x3c2>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	3338      	adds	r3, #56	@ 0x38
 8006918:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800691c:	4618      	mov	r0, r3
 800691e:	f7fe f86d 	bl	80049fc <ld_dword>
 8006922:	4603      	mov	r3, r0
 8006924:	4a18      	ldr	r2, [pc, #96]	@ (8006988 <mount_volume+0x3f8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d113      	bne.n	8006952 <mount_volume+0x3c2>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800692a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692c:	3338      	adds	r3, #56	@ 0x38
 800692e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8006932:	4618      	mov	r0, r3
 8006934:	f7fe f862 	bl	80049fc <ld_dword>
 8006938:	4602      	mov	r2, r0
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	615a      	str	r2, [r3, #20]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800693e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006940:	3338      	adds	r3, #56	@ 0x38
 8006942:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8006946:	4618      	mov	r0, r3
 8006948:	f7fe f858 	bl	80049fc <ld_dword>
 800694c:	4602      	mov	r2, r0
 800694e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006950:	611a      	str	r2, [r3, #16]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	b2da      	uxtb	r2, r3
 8006956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006958:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800695a:	4b0c      	ldr	r3, [pc, #48]	@ (800698c <mount_volume+0x3fc>)
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	3301      	adds	r3, #1
 8006960:	b29a      	uxth	r2, r3
 8006962:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <mount_volume+0x3fc>)
 8006964:	801a      	strh	r2, [r3, #0]
 8006966:	4b09      	ldr	r3, [pc, #36]	@ (800698c <mount_volume+0x3fc>)
 8006968:	881a      	ldrh	r2, [r3, #0]
 800696a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696c:	80da      	strh	r2, [r3, #6]
#if FF_USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800696e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006970:	4a07      	ldr	r2, [pc, #28]	@ (8006990 <mount_volume+0x400>)
 8006972:	60da      	str	r2, [r3, #12]
#if FF_FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if FF_FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8006974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006976:	2200      	movs	r2, #0
 8006978:	619a      	str	r2, [r3, #24]
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif
	return FR_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3740      	adds	r7, #64	@ 0x40
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}
 8006984:	41615252 	.word	0x41615252
 8006988:	61417272 	.word	0x61417272
 800698c:	2002052c 	.word	0x2002052c
 8006990:	20020530 	.word	0x20020530

08006994 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800699e:	2309      	movs	r3, #9
 80069a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d01c      	beq.n	80069e2 <validate+0x4e>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d018      	beq.n	80069e2 <validate+0x4e>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d013      	beq.n	80069e2 <validate+0x4e>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	889a      	ldrh	r2, [r3, #4]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	88db      	ldrh	r3, [r3, #6]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d10c      	bne.n	80069e2 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	785b      	ldrb	r3, [r3, #1]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fd feb0 	bl	8004734 <disk_status>
 80069d4:	4603      	mov	r3, r0
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d101      	bne.n	80069e2 <validate+0x4e>
			res = FR_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d102      	bne.n	80069ee <validate+0x5a>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	e000      	b.n	80069f0 <validate+0x5c>
 80069ee:	2300      	movs	r3, #0
 80069f0:	683a      	ldr	r2, [r7, #0]
 80069f2:	6013      	str	r3, [r2, #0]
	return res;
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b088      	sub	sp, #32
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 8006a12:	f107 0310 	add.w	r3, r7, #16
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7ff fc6e 	bl	80062f8 <get_ldnumber>
 8006a1c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	da01      	bge.n	8006a28 <f_mount+0x28>
 8006a24:	230b      	movs	r3, #11
 8006a26:	e02e      	b.n	8006a86 <f_mount+0x86>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 8006a28:	4a19      	ldr	r2, [pc, #100]	@ (8006a90 <f_mount+0x90>)
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a30:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d007      	beq.n	8006a48 <f_mount+0x48>
		FatFs[vol] = 0;
 8006a38:	4a15      	ldr	r2, [pc, #84]	@ (8006a90 <f_mount+0x90>)
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	2100      	movs	r1, #0
 8006a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	2200      	movs	r2, #0
 8006a46:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00b      	beq.n	8006a66 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	69fa      	ldr	r2, [r7, #28]
 8006a52:	b2d2      	uxtb	r2, r2
 8006a54:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	490c      	ldr	r1, [pc, #48]	@ (8006a90 <f_mount+0x90>)
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 8006a66:	79fb      	ldrb	r3, [r7, #7]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <f_mount+0x70>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	e00a      	b.n	8006a86 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006a70:	f107 010c 	add.w	r1, r7, #12
 8006a74:	f107 0308 	add.w	r3, r7, #8
 8006a78:	2200      	movs	r2, #0
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7ff fd88 	bl	8006590 <mount_volume>
 8006a80:	4603      	mov	r3, r0
 8006a82:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3720      	adds	r7, #32
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	20020528 	.word	0x20020528

08006a94 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b098      	sub	sp, #96	@ 0x60
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <f_open+0x18>
 8006aa8:	2309      	movs	r3, #9
 8006aaa:	e177      	b.n	8006d9c <f_open+0x308>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 8006aac:	79fb      	ldrb	r3, [r7, #7]
 8006aae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ab2:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 8006ab4:	79fa      	ldrb	r2, [r7, #7]
 8006ab6:	f107 0110 	add.w	r1, r7, #16
 8006aba:	f107 0308 	add.w	r3, r7, #8
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7ff fd66 	bl	8006590 <mount_volume>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006aca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f040 815b 	bne.w	8006d8a <f_open+0x2f6>
		dj.obj.fs = fs;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	f107 0314 	add.w	r3, r7, #20
 8006ade:	4611      	mov	r1, r2
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7ff fb7b 	bl	80061dc <follow_path>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 8006aec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d107      	bne.n	8006b04 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006af4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006af8:	b25b      	sxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	da02      	bge.n	8006b04 <f_open+0x70>
				res = FR_INVALID_NAME;
 8006afe:	2306      	movs	r3, #6
 8006b00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006b04:	79fb      	ldrb	r3, [r7, #7]
 8006b06:	f003 031c 	and.w	r3, r3, #28
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d078      	beq.n	8006c00 <f_open+0x16c>
			if (res != FR_OK) {					/* No file, create new */
 8006b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d010      	beq.n	8006b38 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006b16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b1a:	2b04      	cmp	r3, #4
 8006b1c:	d107      	bne.n	8006b2e <f_open+0x9a>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8006b1e:	f107 0314 	add.w	r3, r7, #20
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7ff f836 	bl	8005b94 <dir_register>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006b2e:	79fb      	ldrb	r3, [r7, #7]
 8006b30:	f043 0308 	orr.w	r3, r3, #8
 8006b34:	71fb      	strb	r3, [r7, #7]
 8006b36:	e010      	b.n	8006b5a <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006b38:	7ebb      	ldrb	r3, [r7, #26]
 8006b3a:	f003 0311 	and.w	r3, r3, #17
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <f_open+0xb6>
					res = FR_DENIED;
 8006b42:	2307      	movs	r3, #7
 8006b44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006b48:	e007      	b.n	8006b5a <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006b4a:	79fb      	ldrb	r3, [r7, #7]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d002      	beq.n	8006b5a <f_open+0xc6>
 8006b54:	2308      	movs	r3, #8
 8006b56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 8006b5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d168      	bne.n	8006c34 <f_open+0x1a0>
 8006b62:	79fb      	ldrb	r3, [r7, #7]
 8006b64:	f003 0308 	and.w	r3, r3, #8
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d063      	beq.n	8006c34 <f_open+0x1a0>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 8006b6c:	f7fd ff26 	bl	80049bc <get_fattime>
 8006b70:	6538      	str	r0, [r7, #80]	@ 0x50
					st_dword(dj.dir + DIR_CrtTime, tm);
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	330e      	adds	r3, #14
 8006b76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7fd ff7d 	bl	8004a78 <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b80:	3316      	adds	r3, #22
 8006b82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fd ff77 	bl	8004a78 <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b8e:	4611      	mov	r1, r2
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7fe fd61 	bl	8005658 <ld_clust>
 8006b96:	64f8      	str	r0, [r7, #76]	@ 0x4c
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9a:	330b      	adds	r3, #11
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7fe fd75 	bl	8005696 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	331c      	adds	r3, #28
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7fd ff60 	bl	8004a78 <st_dword>
					fs->wflag = 1;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 8006bbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d037      	beq.n	8006c34 <f_open+0x1a0>
						sc = fs->winsect;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
						res = remove_chain(&dj.obj, cl, 0);
 8006bca:	f107 0314 	add.w	r3, r7, #20
 8006bce:	2200      	movs	r2, #0
 8006bd0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fe fa6a 	bl	80050ac <remove_chain>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006bde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d126      	bne.n	8006c34 <f_open+0x1a0>
							res = move_window(fs, sc);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fe f813 	bl	8004c16 <move_window>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006bfa:	3a01      	subs	r2, #1
 8006bfc:	611a      	str	r2, [r3, #16]
 8006bfe:	e019      	b.n	8006c34 <f_open+0x1a0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 8006c00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d115      	bne.n	8006c34 <f_open+0x1a0>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8006c08:	7ebb      	ldrb	r3, [r7, #26]
 8006c0a:	f003 0310 	and.w	r3, r3, #16
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d003      	beq.n	8006c1a <f_open+0x186>
					res = FR_NO_FILE;
 8006c12:	2304      	movs	r3, #4
 8006c14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006c18:	e00c      	b.n	8006c34 <f_open+0x1a0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 8006c1a:	79fb      	ldrb	r3, [r7, #7]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d007      	beq.n	8006c34 <f_open+0x1a0>
 8006c24:	7ebb      	ldrb	r3, [r7, #26]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <f_open+0x1a0>
						res = FR_DENIED;
 8006c2e:	2307      	movs	r3, #7
 8006c30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006c34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10f      	bne.n	8006c5c <f_open+0x1c8>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 8006c3c:	79fb      	ldrb	r3, [r7, #7]
 8006c3e:	f003 0308 	and.w	r3, r3, #8
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <f_open+0x1ba>
 8006c46:	79fb      	ldrb	r3, [r7, #7]
 8006c48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c4c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 8006c56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006c5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f040 8092 	bne.w	8006d8a <f_open+0x2f6>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c6a:	4611      	mov	r1, r2
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7fe fcf3 	bl	8005658 <ld_clust>
 8006c72:	4602      	mov	r2, r0
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7a:	331c      	adds	r3, #28
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fd febd 	bl	80049fc <ld_dword>
 8006c82:	4602      	mov	r2, r0
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	88da      	ldrh	r2, [r3, #6]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	79fa      	ldrb	r2, [r7, #7]
 8006c9a:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	3328      	adds	r3, #40	@ 0x28
 8006cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f000 fb85 	bl	80073c8 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006cbe:	79fb      	ldrb	r3, [r7, #7]
 8006cc0:	f003 0320 	and.w	r3, r3, #32
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d060      	beq.n	8006d8a <f_open+0x2f6>
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d05c      	beq.n	8006d8a <f_open+0x2f6>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	68da      	ldr	r2, [r3, #12]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	895b      	ldrh	r3, [r3, #10]
 8006cdc:	025b      	lsls	r3, r3, #9
 8006cde:	647b      	str	r3, [r7, #68]	@ 0x44
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cec:	e016      	b.n	8006d1c <f_open+0x288>
					clst = get_fat(&fp->obj, clst);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7fe f849 	bl	8004d8a <get_fat>
 8006cf8:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006cfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d802      	bhi.n	8006d06 <f_open+0x272>
 8006d00:	2302      	movs	r3, #2
 8006d02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006d06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0c:	d102      	bne.n	8006d14 <f_open+0x280>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006d14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d1c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d103      	bne.n	8006d2c <f_open+0x298>
 8006d24:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d8e0      	bhi.n	8006cee <f_open+0x25a>
				}
				fp->clust = clst;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d30:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006d32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d127      	bne.n	8006d8a <f_open+0x2f6>
 8006d3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d022      	beq.n	8006d8a <f_open+0x2f6>
					sc = clst2sect(fs, clst);
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7fd ffff 	bl	8004d4c <clst2sect>
 8006d4e:	64b8      	str	r0, [r7, #72]	@ 0x48
					if (sc == 0) {
 8006d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d103      	bne.n	8006d5e <f_open+0x2ca>
						res = FR_INT_ERR;
 8006d56:	2302      	movs	r3, #2
 8006d58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006d5c:	e015      	b.n	8006d8a <f_open+0x2f6>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d60:	0a5a      	lsrs	r2, r3, #9
 8006d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d64:	441a      	add	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	7858      	ldrb	r0, [r3, #1]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	69da      	ldr	r2, [r3, #28]
 8006d78:	2301      	movs	r3, #1
 8006d7a:	f7fd fd03 	bl	8004784 <disk_read>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <f_open+0x2f6>
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006d8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d002      	beq.n	8006d98 <f_open+0x304>
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006d98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3760      	adds	r7, #96	@ 0x60
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b08c      	sub	sp, #48	@ 0x30
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	2200      	movs	r2, #0
 8006dba:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f107 0210 	add.w	r2, r7, #16
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff fde5 	bl	8006994 <validate>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006dd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d107      	bne.n	8006de8 <f_write+0x44>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	7c5b      	ldrb	r3, [r3, #17]
 8006ddc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006de0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <f_write+0x4a>
 8006de8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006dec:	e13f      	b.n	800706e <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	7c1b      	ldrb	r3, [r3, #16]
 8006df2:	f003 0302 	and.w	r3, r3, #2
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d101      	bne.n	8006dfe <f_write+0x5a>
 8006dfa:	2307      	movs	r3, #7
 8006dfc:	e137      	b.n	800706e <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	695a      	ldr	r2, [r3, #20]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	441a      	add	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	f080 8121 	bcs.w	8007052 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	695b      	ldr	r3, [r3, #20]
 8006e14:	43db      	mvns	r3, r3
 8006e16:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8006e18:	e11b      	b.n	8007052 <f_write+0x2ae>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f040 80d7 	bne.w	8006fd6 <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	0a5b      	lsrs	r3, r3, #9
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	8952      	ldrh	r2, [r2, #10]
 8006e32:	3a01      	subs	r2, #1
 8006e34:	4013      	ands	r3, r2
 8006e36:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d137      	bne.n	8006eae <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10c      	bne.n	8006e60 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10e      	bne.n	8006e70 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2100      	movs	r1, #0
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7fe f98d 	bl	8005176 <create_chain>
 8006e5c:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006e5e:	e007      	b.n	8006e70 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	4619      	mov	r1, r3
 8006e68:	4610      	mov	r0, r2
 8006e6a:	f7fe f984 	bl	8005176 <create_chain>
 8006e6e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f000 80f2 	beq.w	800705c <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d104      	bne.n	8006e88 <f_write+0xe4>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2202      	movs	r2, #2
 8006e82:	745a      	strb	r2, [r3, #17]
 8006e84:	2302      	movs	r3, #2
 8006e86:	e0f2      	b.n	800706e <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8e:	d104      	bne.n	8006e9a <f_write+0xf6>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2201      	movs	r2, #1
 8006e94:	745a      	strb	r2, [r3, #17]
 8006e96:	2301      	movs	r3, #1
 8006e98:	e0e9      	b.n	800706e <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e9e:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d102      	bne.n	8006eae <f_write+0x10a>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eac:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	7c1b      	ldrb	r3, [r3, #16]
 8006eb2:	b25b      	sxtb	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	da18      	bge.n	8006eea <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	7858      	ldrb	r0, [r3, #1]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	69da      	ldr	r2, [r3, #28]
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	f7fd fcb2 	bl	8004830 <disk_write>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d004      	beq.n	8006edc <f_write+0x138>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	745a      	strb	r2, [r3, #17]
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0c8      	b.n	800706e <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	7c1b      	ldrb	r3, [r3, #16]
 8006ee0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ee4:	b2da      	uxtb	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	f7fd ff2a 	bl	8004d4c <clst2sect>
 8006ef8:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <f_write+0x166>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2202      	movs	r2, #2
 8006f04:	745a      	strb	r2, [r3, #17]
 8006f06:	2302      	movs	r3, #2
 8006f08:	e0b1      	b.n	800706e <f_write+0x2ca>
			sect += csect;
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	4413      	add	r3, r2
 8006f10:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	0a5b      	lsrs	r3, r3, #9
 8006f16:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d03c      	beq.n	8006f98 <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	4413      	add	r3, r2
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	8952      	ldrh	r2, [r2, #10]
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d905      	bls.n	8006f38 <f_write+0x194>
					cc = fs->csize - csect;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	895b      	ldrh	r3, [r3, #10]
 8006f30:	461a      	mov	r2, r3
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	1ad3      	subs	r3, r2, r3
 8006f36:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	7858      	ldrb	r0, [r3, #1]
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	69f9      	ldr	r1, [r7, #28]
 8006f42:	f7fd fc75 	bl	8004830 <disk_write>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d004      	beq.n	8006f56 <f_write+0x1b2>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	745a      	strb	r2, [r3, #17]
 8006f52:	2301      	movs	r3, #1
 8006f54:	e08b      	b.n	800706e <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	69da      	ldr	r2, [r3, #28]
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	1ad3      	subs	r3, r2, r3
 8006f5e:	6a3a      	ldr	r2, [r7, #32]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d915      	bls.n	8006f90 <f_write+0x1ec>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	69da      	ldr	r2, [r3, #28]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	025b      	lsls	r3, r3, #9
 8006f74:	69fa      	ldr	r2, [r7, #28]
 8006f76:	4413      	add	r3, r2
 8006f78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f7c:	4619      	mov	r1, r3
 8006f7e:	f000 fa5d 	bl	800743c <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	7c1b      	ldrb	r3, [r3, #16]
 8006f86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f8a:	b2da      	uxtb	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	025b      	lsls	r3, r3, #9
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8006f96:	e03f      	b.n	8007018 <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	69db      	ldr	r3, [r3, #28]
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d016      	beq.n	8006fd0 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	695a      	ldr	r2, [r3, #20]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d210      	bcs.n	8006fd0 <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	7858      	ldrb	r0, [r3, #1]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8006fb8:	2301      	movs	r3, #1
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	f7fd fbe2 	bl	8004784 <disk_read>
 8006fc0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d004      	beq.n	8006fd0 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	745a      	strb	r2, [r3, #17]
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e04e      	b.n	800706e <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fde:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8006fe2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8006fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d901      	bls.n	8006ff0 <f_write+0x24c>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffe:	4413      	add	r3, r2
 8007000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007002:	69f9      	ldr	r1, [r7, #28]
 8007004:	4618      	mov	r0, r3
 8007006:	f000 fa19 	bl	800743c <memcpy>
		fp->flag |= FA_DIRTY;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	7c1b      	ldrb	r3, [r3, #16]
 800700e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007012:	b2da      	uxtb	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	607b      	str	r3, [r7, #4]
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007026:	441a      	add	r2, r3
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	601a      	str	r2, [r3, #0]
 800702c:	69fa      	ldr	r2, [r7, #28]
 800702e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007030:	4413      	add	r3, r2
 8007032:	61fb      	str	r3, [r7, #28]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	695a      	ldr	r2, [r3, #20]
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	441a      	add	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	615a      	str	r2, [r3, #20]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	68da      	ldr	r2, [r3, #12]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	429a      	cmp	r2, r3
 800704a:	bf38      	it	cc
 800704c:	461a      	movcc	r2, r3
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	60da      	str	r2, [r3, #12]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	f47f aee0 	bne.w	8006e1a <f_write+0x76>
 800705a:	e000      	b.n	800705e <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800705c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	7c1b      	ldrb	r3, [r3, #16]
 8007062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007066:	b2da      	uxtb	r2, r3
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3730      	adds	r7, #48	@ 0x30
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b086      	sub	sp, #24
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f107 0208 	add.w	r2, r7, #8
 8007084:	4611      	mov	r1, r2
 8007086:	4618      	mov	r0, r3
 8007088:	f7ff fc84 	bl	8006994 <validate>
 800708c:	4603      	mov	r3, r0
 800708e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007090:	7dfb      	ldrb	r3, [r7, #23]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d168      	bne.n	8007168 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	7c1b      	ldrb	r3, [r3, #16]
 800709a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d062      	beq.n	8007168 <f_sync+0xf2>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	7c1b      	ldrb	r3, [r3, #16]
 80070a6:	b25b      	sxtb	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	da15      	bge.n	80070d8 <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	7858      	ldrb	r0, [r3, #1]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	69da      	ldr	r2, [r3, #28]
 80070ba:	2301      	movs	r3, #1
 80070bc:	f7fd fbb8 	bl	8004830 <disk_write>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <f_sync+0x54>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e04f      	b.n	800716a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	7c1b      	ldrb	r3, [r3, #16]
 80070ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80070d8:	f7fd fc70 	bl	80049bc <get_fattime>
 80070dc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	4619      	mov	r1, r3
 80070e6:	4610      	mov	r0, r2
 80070e8:	f7fd fd95 	bl	8004c16 <move_window>
 80070ec:	4603      	mov	r3, r0
 80070ee:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80070f0:	7dfb      	ldrb	r3, [r7, #23]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d138      	bne.n	8007168 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fa:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	330b      	adds	r3, #11
 8007100:	781a      	ldrb	r2, [r3, #0]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	330b      	adds	r3, #11
 8007106:	f042 0220 	orr.w	r2, r2, #32
 800710a:	b2d2      	uxtb	r2, r2
 800710c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	461a      	mov	r2, r3
 8007118:	68f9      	ldr	r1, [r7, #12]
 800711a:	f7fe fabc 	bl	8005696 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	f103 021c 	add.w	r2, r3, #28
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	4619      	mov	r1, r3
 800712a:	4610      	mov	r0, r2
 800712c:	f7fd fca4 	bl	8004a78 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	3316      	adds	r3, #22
 8007134:	6939      	ldr	r1, [r7, #16]
 8007136:	4618      	mov	r0, r3
 8007138:	f7fd fc9e 	bl	8004a78 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	3312      	adds	r3, #18
 8007140:	2100      	movs	r1, #0
 8007142:	4618      	mov	r0, r3
 8007144:	f7fd fc7d 	bl	8004a42 <st_word>
					fs->wflag = 1;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	2201      	movs	r2, #1
 800714c:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	4618      	mov	r0, r3
 8007152:	f7fd fd8d 	bl	8004c70 <sync_fs>
 8007156:	4603      	mov	r3, r0
 8007158:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	7c1b      	ldrb	r3, [r3, #16]
 800715e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007162:	b2da      	uxtb	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007168:	7dfb      	ldrb	r3, [r7, #23]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7ff ff7b 	bl	8007076 <f_sync>
 8007180:	4603      	mov	r3, r0
 8007182:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007184:	7bfb      	ldrb	r3, [r7, #15]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10e      	bne.n	80071a8 <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f107 0208 	add.w	r2, r7, #8
 8007190:	4611      	mov	r1, r2
 8007192:	4618      	mov	r0, r3
 8007194:	f7ff fbfe 	bl	8006994 <validate>
 8007198:	4603      	mov	r3, r0
 800719a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d102      	bne.n	80071a8 <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80071a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <ff_uni2oem>:
#if FF_CODE_PAGE != 0 && FF_CODE_PAGE < 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	807b      	strh	r3, [r7, #2]
	WCHAR c = 0;
 80071c0:	2300      	movs	r3, #0
 80071c2:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 80071c4:	4b17      	ldr	r3, [pc, #92]	@ (8007224 <ff_uni2oem+0x70>)
 80071c6:	60bb      	str	r3, [r7, #8]


	if (uni < 0x80) {	/* ASCII? */
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80071cc:	d802      	bhi.n	80071d4 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	81fb      	strh	r3, [r7, #14]
 80071d2:	e01f      	b.n	8007214 <ff_uni2oem+0x60>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071da:	d21b      	bcs.n	8007214 <ff_uni2oem+0x60>
 80071dc:	887b      	ldrh	r3, [r7, #2]
 80071de:	f240 3252 	movw	r2, #850	@ 0x352
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d116      	bne.n	8007214 <ff_uni2oem+0x60>
			for (c = 0; c < 0x80 && uni != p[c]; c++) ;
 80071e6:	2300      	movs	r3, #0
 80071e8:	81fb      	strh	r3, [r7, #14]
 80071ea:	e002      	b.n	80071f2 <ff_uni2oem+0x3e>
 80071ec:	89fb      	ldrh	r3, [r7, #14]
 80071ee:	3301      	adds	r3, #1
 80071f0:	81fb      	strh	r3, [r7, #14]
 80071f2:	89fb      	ldrh	r3, [r7, #14]
 80071f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80071f6:	d808      	bhi.n	800720a <ff_uni2oem+0x56>
 80071f8:	89fb      	ldrh	r3, [r7, #14]
 80071fa:	005b      	lsls	r3, r3, #1
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	4413      	add	r3, r2
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4293      	cmp	r3, r2
 8007208:	d1f0      	bne.n	80071ec <ff_uni2oem+0x38>
			c = (c + 0x80) & 0xFF;
 800720a:	89fb      	ldrh	r3, [r7, #14]
 800720c:	3380      	adds	r3, #128	@ 0x80
 800720e:	b29b      	uxth	r3, r3
 8007210:	b2db      	uxtb	r3, r3
 8007212:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007214:	89fb      	ldrh	r3, [r7, #14]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	08007574 	.word	0x08007574

08007228 <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	4603      	mov	r3, r0
 8007230:	460a      	mov	r2, r1
 8007232:	80fb      	strh	r3, [r7, #6]
 8007234:	4613      	mov	r3, r2
 8007236:	80bb      	strh	r3, [r7, #4]
	WCHAR c = 0;
 8007238:	2300      	movs	r3, #0
 800723a:	81fb      	strh	r3, [r7, #14]
	const WCHAR* p = CVTBL(uc, FF_CODE_PAGE);
 800723c:	4b0f      	ldr	r3, [pc, #60]	@ (800727c <ff_oem2uni+0x54>)
 800723e:	60bb      	str	r3, [r7, #8]


	if (oem < 0x80) {	/* ASCII? */
 8007240:	88fb      	ldrh	r3, [r7, #6]
 8007242:	2b7f      	cmp	r3, #127	@ 0x7f
 8007244:	d802      	bhi.n	800724c <ff_oem2uni+0x24>
		c = oem;
 8007246:	88fb      	ldrh	r3, [r7, #6]
 8007248:	81fb      	strh	r3, [r7, #14]
 800724a:	e00f      	b.n	800726c <ff_oem2uni+0x44>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it a valid code page? */
 800724c:	88bb      	ldrh	r3, [r7, #4]
 800724e:	f240 3252 	movw	r2, #850	@ 0x352
 8007252:	4293      	cmp	r3, r2
 8007254:	d10a      	bne.n	800726c <ff_oem2uni+0x44>
			if (oem < 0x100) c = p[oem - 0x80];
 8007256:	88fb      	ldrh	r3, [r7, #6]
 8007258:	2bff      	cmp	r3, #255	@ 0xff
 800725a:	d807      	bhi.n	800726c <ff_oem2uni+0x44>
 800725c:	88fa      	ldrh	r2, [r7, #6]
 800725e:	4b08      	ldr	r3, [pc, #32]	@ (8007280 <ff_oem2uni+0x58>)
 8007260:	4413      	add	r3, r2
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	4413      	add	r3, r2
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800726c:	89fb      	ldrh	r3, [r7, #14]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	08007574 	.word	0x08007574
 8007280:	7fffff80 	.word	0x7fffff80

08007284 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007292:	d27d      	bcs.n	8007390 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 8007298:	8a7b      	ldrh	r3, [r7, #18]
 800729a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800729e:	d201      	bcs.n	80072a4 <ff_wtoupper+0x20>
 80072a0:	4b3f      	ldr	r3, [pc, #252]	@ (80073a0 <ff_wtoupper+0x11c>)
 80072a2:	e000      	b.n	80072a6 <ff_wtoupper+0x22>
 80072a4:	4b3f      	ldr	r3, [pc, #252]	@ (80073a4 <ff_wtoupper+0x120>)
 80072a6:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	1c9a      	adds	r2, r3, #2
 80072ac:	617a      	str	r2, [r7, #20]
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 80072b2:	8a3b      	ldrh	r3, [r7, #16]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d069      	beq.n	800738c <ff_wtoupper+0x108>
 80072b8:	8a7a      	ldrh	r2, [r7, #18]
 80072ba:	8a3b      	ldrh	r3, [r7, #16]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d365      	bcc.n	800738c <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	1c9a      	adds	r2, r3, #2
 80072c4:	617a      	str	r2, [r7, #20]
 80072c6:	881b      	ldrh	r3, [r3, #0]
 80072c8:	81fb      	strh	r3, [r7, #14]
 80072ca:	89fb      	ldrh	r3, [r7, #14]
 80072cc:	0a1b      	lsrs	r3, r3, #8
 80072ce:	81bb      	strh	r3, [r7, #12]
 80072d0:	89fb      	ldrh	r3, [r7, #14]
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 80072d6:	8a7a      	ldrh	r2, [r7, #18]
 80072d8:	8a39      	ldrh	r1, [r7, #16]
 80072da:	89fb      	ldrh	r3, [r7, #14]
 80072dc:	440b      	add	r3, r1
 80072de:	429a      	cmp	r2, r3
 80072e0:	da4a      	bge.n	8007378 <ff_wtoupper+0xf4>
				switch (cmd) {
 80072e2:	89bb      	ldrh	r3, [r7, #12]
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d850      	bhi.n	800738a <ff_wtoupper+0x106>
 80072e8:	a201      	add	r2, pc, #4	@ (adr r2, 80072f0 <ff_wtoupper+0x6c>)
 80072ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ee:	bf00      	nop
 80072f0:	08007315 	.word	0x08007315
 80072f4:	08007327 	.word	0x08007327
 80072f8:	0800733d 	.word	0x0800733d
 80072fc:	08007345 	.word	0x08007345
 8007300:	0800734d 	.word	0x0800734d
 8007304:	08007355 	.word	0x08007355
 8007308:	0800735d 	.word	0x0800735d
 800730c:	08007365 	.word	0x08007365
 8007310:	0800736d 	.word	0x0800736d
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 8007314:	8a7a      	ldrh	r2, [r7, #18]
 8007316:	8a3b      	ldrh	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	697a      	ldr	r2, [r7, #20]
 800731e:	4413      	add	r3, r2
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	827b      	strh	r3, [r7, #18]
 8007324:	e027      	b.n	8007376 <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 8007326:	8a7a      	ldrh	r2, [r7, #18]
 8007328:	8a3b      	ldrh	r3, [r7, #16]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	b29b      	uxth	r3, r3
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	b29b      	uxth	r3, r3
 8007334:	8a7a      	ldrh	r2, [r7, #18]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	827b      	strh	r3, [r7, #18]
 800733a:	e01c      	b.n	8007376 <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 800733c:	8a7b      	ldrh	r3, [r7, #18]
 800733e:	3b10      	subs	r3, #16
 8007340:	827b      	strh	r3, [r7, #18]
 8007342:	e018      	b.n	8007376 <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 8007344:	8a7b      	ldrh	r3, [r7, #18]
 8007346:	3b20      	subs	r3, #32
 8007348:	827b      	strh	r3, [r7, #18]
 800734a:	e014      	b.n	8007376 <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 800734c:	8a7b      	ldrh	r3, [r7, #18]
 800734e:	3b30      	subs	r3, #48	@ 0x30
 8007350:	827b      	strh	r3, [r7, #18]
 8007352:	e010      	b.n	8007376 <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 8007354:	8a7b      	ldrh	r3, [r7, #18]
 8007356:	3b1a      	subs	r3, #26
 8007358:	827b      	strh	r3, [r7, #18]
 800735a:	e00c      	b.n	8007376 <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 800735c:	8a7b      	ldrh	r3, [r7, #18]
 800735e:	3308      	adds	r3, #8
 8007360:	827b      	strh	r3, [r7, #18]
 8007362:	e008      	b.n	8007376 <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 8007364:	8a7b      	ldrh	r3, [r7, #18]
 8007366:	3b50      	subs	r3, #80	@ 0x50
 8007368:	827b      	strh	r3, [r7, #18]
 800736a:	e004      	b.n	8007376 <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 800736c:	8a7b      	ldrh	r3, [r7, #18]
 800736e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8007372:	827b      	strh	r3, [r7, #18]
 8007374:	bf00      	nop
				}
				break;
 8007376:	e008      	b.n	800738a <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 8007378:	89bb      	ldrh	r3, [r7, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d194      	bne.n	80072a8 <ff_wtoupper+0x24>
 800737e:	89fb      	ldrh	r3, [r7, #14]
 8007380:	005b      	lsls	r3, r3, #1
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4413      	add	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 8007388:	e78e      	b.n	80072a8 <ff_wtoupper+0x24>
				break;
 800738a:	bf00      	nop
		}
		uni = uc;
 800738c:	8a7b      	ldrh	r3, [r7, #18]
 800738e:	607b      	str	r3, [r7, #4]
	}

	return uni;
 8007390:	687b      	ldr	r3, [r7, #4]
}
 8007392:	4618      	mov	r0, r3
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	08007674 	.word	0x08007674
 80073a4:	08007868 	.word	0x08007868

080073a8 <memcmp>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	3901      	subs	r1, #1
 80073ac:	4402      	add	r2, r0
 80073ae:	4290      	cmp	r0, r2
 80073b0:	d101      	bne.n	80073b6 <memcmp+0xe>
 80073b2:	2000      	movs	r0, #0
 80073b4:	e005      	b.n	80073c2 <memcmp+0x1a>
 80073b6:	7803      	ldrb	r3, [r0, #0]
 80073b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80073bc:	42a3      	cmp	r3, r4
 80073be:	d001      	beq.n	80073c4 <memcmp+0x1c>
 80073c0:	1b18      	subs	r0, r3, r4
 80073c2:	bd10      	pop	{r4, pc}
 80073c4:	3001      	adds	r0, #1
 80073c6:	e7f2      	b.n	80073ae <memcmp+0x6>

080073c8 <memset>:
 80073c8:	4402      	add	r2, r0
 80073ca:	4603      	mov	r3, r0
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d100      	bne.n	80073d2 <memset+0xa>
 80073d0:	4770      	bx	lr
 80073d2:	f803 1b01 	strb.w	r1, [r3], #1
 80073d6:	e7f9      	b.n	80073cc <memset+0x4>

080073d8 <strchr>:
 80073d8:	b2c9      	uxtb	r1, r1
 80073da:	4603      	mov	r3, r0
 80073dc:	4618      	mov	r0, r3
 80073de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073e2:	b112      	cbz	r2, 80073ea <strchr+0x12>
 80073e4:	428a      	cmp	r2, r1
 80073e6:	d1f9      	bne.n	80073dc <strchr+0x4>
 80073e8:	4770      	bx	lr
 80073ea:	2900      	cmp	r1, #0
 80073ec:	bf18      	it	ne
 80073ee:	2000      	movne	r0, #0
 80073f0:	4770      	bx	lr
	...

080073f4 <__libc_init_array>:
 80073f4:	b570      	push	{r4, r5, r6, lr}
 80073f6:	4d0d      	ldr	r5, [pc, #52]	@ (800742c <__libc_init_array+0x38>)
 80073f8:	4c0d      	ldr	r4, [pc, #52]	@ (8007430 <__libc_init_array+0x3c>)
 80073fa:	1b64      	subs	r4, r4, r5
 80073fc:	10a4      	asrs	r4, r4, #2
 80073fe:	2600      	movs	r6, #0
 8007400:	42a6      	cmp	r6, r4
 8007402:	d109      	bne.n	8007418 <__libc_init_array+0x24>
 8007404:	4d0b      	ldr	r5, [pc, #44]	@ (8007434 <__libc_init_array+0x40>)
 8007406:	4c0c      	ldr	r4, [pc, #48]	@ (8007438 <__libc_init_array+0x44>)
 8007408:	f000 f826 	bl	8007458 <_init>
 800740c:	1b64      	subs	r4, r4, r5
 800740e:	10a4      	asrs	r4, r4, #2
 8007410:	2600      	movs	r6, #0
 8007412:	42a6      	cmp	r6, r4
 8007414:	d105      	bne.n	8007422 <__libc_init_array+0x2e>
 8007416:	bd70      	pop	{r4, r5, r6, pc}
 8007418:	f855 3b04 	ldr.w	r3, [r5], #4
 800741c:	4798      	blx	r3
 800741e:	3601      	adds	r6, #1
 8007420:	e7ee      	b.n	8007400 <__libc_init_array+0xc>
 8007422:	f855 3b04 	ldr.w	r3, [r5], #4
 8007426:	4798      	blx	r3
 8007428:	3601      	adds	r6, #1
 800742a:	e7f2      	b.n	8007412 <__libc_init_array+0x1e>
 800742c:	0800792c 	.word	0x0800792c
 8007430:	0800792c 	.word	0x0800792c
 8007434:	0800792c 	.word	0x0800792c
 8007438:	08007930 	.word	0x08007930

0800743c <memcpy>:
 800743c:	440a      	add	r2, r1
 800743e:	4291      	cmp	r1, r2
 8007440:	f100 33ff 	add.w	r3, r0, #4294967295
 8007444:	d100      	bne.n	8007448 <memcpy+0xc>
 8007446:	4770      	bx	lr
 8007448:	b510      	push	{r4, lr}
 800744a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800744e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007452:	4291      	cmp	r1, r2
 8007454:	d1f9      	bne.n	800744a <memcpy+0xe>
 8007456:	bd10      	pop	{r4, pc}

08007458 <_init>:
 8007458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800745a:	bf00      	nop
 800745c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800745e:	bc08      	pop	{r3}
 8007460:	469e      	mov	lr, r3
 8007462:	4770      	bx	lr

08007464 <_fini>:
 8007464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007466:	bf00      	nop
 8007468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800746a:	bc08      	pop	{r3}
 800746c:	469e      	mov	lr, r3
 800746e:	4770      	bx	lr
