// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/29/2021 18:39:06"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module portaXor (
	in_port_A,
	in_port_B,
	out_port);
input 	in_port_A;
input 	in_port_B;
output 	out_port;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \out_port~output_o ;
wire \in_port_A~input_o ;
wire \in_port_B~input_o ;
wire \p_o|out_port~0_combout ;


cyclonev_io_obuf \out_port~output (
	.i(\p_o|out_port~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_port~output_o ),
	.obar());
// synopsys translate_off
defparam \out_port~output .bus_hold = "false";
defparam \out_port~output .open_drain_output = "false";
defparam \out_port~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \in_port_A~input (
	.i(in_port_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port_A~input_o ));
// synopsys translate_off
defparam \in_port_A~input .bus_hold = "false";
defparam \in_port_A~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_port_B~input (
	.i(in_port_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_port_B~input_o ));
// synopsys translate_off
defparam \in_port_B~input .bus_hold = "false";
defparam \in_port_B~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \p_o|out_port~0 (
// Equation(s):
// \p_o|out_port~0_combout  = !\in_port_A~input_o  $ (!\in_port_B~input_o )

	.dataa(!\in_port_A~input_o ),
	.datab(!\in_port_B~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\p_o|out_port~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \p_o|out_port~0 .extended_lut = "off";
defparam \p_o|out_port~0 .lut_mask = 64'h6666666666666666;
defparam \p_o|out_port~0 .shared_arith = "off";
// synopsys translate_on

assign out_port = \out_port~output_o ;

endmodule
