 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 10 21:41:23 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.35%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.8007 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.2051 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2666 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2666 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2667 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.3211 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.3211 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.3212 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3810 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3810 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3810 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.4231 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.4231 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.4232 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4703 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4703 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4703 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4703 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4703 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4703 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4703 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4703 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4703 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4703 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4704 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5565 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5565 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5581 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6938 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6938 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6963 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.8071 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.8071 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.8105 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9960 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9960 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9960 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9960 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9960 f
  core/be/flush (net)                                  53.5398              0.0000     3.9960 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9960 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9960 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   4.0076 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.1238 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1308 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2298 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2298 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2298 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2298 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2298 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2298 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2298 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2298 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2545 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.4125 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.4125 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4125 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.4125 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.4225 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5889 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5889 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5948 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7861 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7861 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7868 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8504 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8504 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8504 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9751 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9751 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9812 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     5.0225 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     5.0225 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   5.0225 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.1155 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.1155 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1155 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.1155 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1155 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.1155 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1155 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.1155 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1155 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.1155 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1155 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.1155 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.1250 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.2077 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.2077 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.2157 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2932 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2932 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2933 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3959 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3959 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3959 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4393 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4393 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4394 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6577 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6577 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6577 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6577 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.7094 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.8360 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8360 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8626 f
  data arrival time                                                                    5.8626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0374


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0294   0.0562   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.5694   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.5694      0.0000     2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0294    0.0000 &   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0549    0.0331     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.6873      0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.6873         0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.6873            0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0549   0.0022 &   2.8290 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0230   0.0525   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7253   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7253   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0230   0.0000 &   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0882   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9765 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1184 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1788 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1788 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1789 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2398 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2398 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2399 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.3003 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.3003 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.3004 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3597 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3597 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3597 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.4023 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.4023 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.4024 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4474 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4474 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4474 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4474 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4474 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4474 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4474 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4474 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4474 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4474 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4474 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5421 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5421 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5443 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6821 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6821 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6846 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.8024 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.8024 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8057 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9905 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9905 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9905 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9905 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9905 r
  core/be/flush (net)                                  54.2225              0.0000     3.9905 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9905 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9905 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   4.0022 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1254 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1338 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2219 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2219 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2219 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2219 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2219 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2219 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2219 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2219 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2356 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3787 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3787 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3787 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3787 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3882 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5619 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5619 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5726 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7919 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7919 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7927 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8441 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8441 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8441 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9680 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9680 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9745 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0175 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0175 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0175 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1099 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1099 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1099 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1099 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1099 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1099 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1099 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1099 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1099 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1099 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1099 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1099 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1203 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1920 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1920 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1983 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2739 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2739 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2739 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3605 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3605 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3606 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4051 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4051 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4052 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6326 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6326 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6326 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6326 r
  U3128/IN2 (AO22X1)                                              0.3543    0.0571 @   5.6897 r
  U3128/Q (AO22X1)                                                0.0673    0.1319     5.8216 r
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8216 r
  io_resp_yumi_o (out)                                            0.0673    0.0264 &   5.8480 r
  data arrival time                                                                    5.8480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0520


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0669   0.2362   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  18.7616   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   18.7616              0.0000     0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (net)            18.7616              0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.7017 f
  core/be/csr_cmd[74] (net)                            18.7616              0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (net)                   18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (net)               18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0669    0.0003 &   0.7020 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0612     0.7632 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7632 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7632 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8170 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8170 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8196 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8484 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8484 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8484 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.9049 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.9049 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.9067 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9687 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9687 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9688 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1332 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1332 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1499 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.3087 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.3087 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.3094 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3882 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3882 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3882 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4750 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4750 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4751 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5612 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5612 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5614 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6842 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6842 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6844 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7170 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7170 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7171 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7641 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7641 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7698 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8271 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8271 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8335 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8738 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8738 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8752 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.9058 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.9058 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.9058 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9410 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9410 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9410 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0437 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0437 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0437 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0773 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0773 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0774 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1322 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1324 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.2042 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2723 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3397 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4675 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0421   0.0000 &   2.7254 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0293   0.0560   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8532   0.0000   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8532      0.0000     2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0293    0.0000 &   2.7814 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0519     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9743 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1162 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1766 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1766 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1767 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2377 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2377 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2377 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2981 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2981 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2982 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3575 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3575 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3576 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.4002 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.4002 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.4002 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4452 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4452 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4452 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4452 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4452 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4452 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4452 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4452 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4452 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4452 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4453 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5399 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5399 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5422 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6800 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6800 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6824 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.8002 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.8002 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8035 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9884 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9884 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9884 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9884 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9884 r
  core/be/flush (net)                                  54.2225              0.0000     3.9884 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9884 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9884 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   4.0001 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1233 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1316 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2197 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2197 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2197 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2197 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2197 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2197 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2197 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2197 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2334 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3765 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3765 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3765 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3765 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3861 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5597 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5597 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5704 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7897 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7897 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7905 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8420 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8420 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8420 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9658 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9658 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9723 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0153 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0153 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0154 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1077 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1077 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1077 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1077 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1077 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1077 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1077 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1077 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1077 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1077 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1077 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1077 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1181 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1899 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1899 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1962 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2717 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2717 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2718 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3584 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3584 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3584 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4029 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4029 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4030 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6305 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6305 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6305 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6305 r
  U3128/IN2 (AO22X1)                                              0.3543    0.0571 @   5.6875 r
  U3128/Q (AO22X1)                                                0.0673    0.1319     5.8194 r
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8194 r
  io_resp_yumi_o (out)                                            0.0673    0.0264 &   5.8458 r
  data arrival time                                                                    5.8458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0542


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.8007 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.2051 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2666 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2666 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2667 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.3211 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.3211 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.3212 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3810 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3810 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3810 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.4231 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.4231 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.4232 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4703 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4703 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4703 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4703 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4703 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4703 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4703 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4703 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4703 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4703 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4704 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5565 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5565 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5581 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6938 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6938 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6963 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.8071 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.8071 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.8105 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9960 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9960 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9960 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9960 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9960 f
  core/be/flush (net)                                  53.5398              0.0000     3.9960 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9960 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9960 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   4.0076 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.1238 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.1238 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1308 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2298 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2298 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2298 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2298 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2298 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2298 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2298 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2298 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2545 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.4125 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.4125 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.4125 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.4125 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.4225 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5889 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5889 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5948 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7861 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7861 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7868 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8504 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8504 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8504 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9751 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9751 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9812 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     5.0225 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     5.0225 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   5.0225 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.1155 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.1155 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1155 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.1155 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1155 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.1155 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1155 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.1155 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1155 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.1155 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1155 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.1155 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.1250 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.2077 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.2077 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.2157 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2932 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2932 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2933 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3959 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3959 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3959 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4393 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4393 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4394 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6577 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6577 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6577 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6577 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.7095 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.8288 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.8288 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8442 f
  data arrival time                                                                    5.8442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0558


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.2750      0.0000     2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0472    0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0441    0.0337     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.1828         0.0000     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0441    0.0000 &   2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0592     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9715 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1738 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1738 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1739 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2349 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2349 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2350 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2953 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2953 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2954 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3548 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3548 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3548 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.3974 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.3974 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.3974 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4425 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4425 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4425 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4425 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4425 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4425 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4425 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4425 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4425 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4425 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4425 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5371 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5371 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5394 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6772 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6772 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6797 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.7974 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.7974 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8008 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9856 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9856 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9856 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9856 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9856 r
  core/be/flush (net)                                  54.2225              0.0000     3.9856 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9856 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9856 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   3.9973 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1205 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1288 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2170 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2170 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2170 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2170 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2170 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2170 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2170 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2170 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2307 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3738 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3738 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3738 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3738 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3833 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5570 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5570 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5676 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7870 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7870 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7877 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8392 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8392 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8392 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9631 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9631 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9696 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0126 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0126 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0126 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1049 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1049 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1049 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1049 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1049 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1049 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1049 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1049 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1049 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1049 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1049 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1049 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1154 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1871 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1871 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1934 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2689 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2689 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2690 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3556 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3556 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3556 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4002 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4002 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4003 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6277 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6277 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6277 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6277 r
  U3128/IN2 (AO22X1)                                              0.3543    0.0571 @   5.6848 r
  U3128/Q (AO22X1)                                                0.0673    0.1319     5.8167 r
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8167 r
  io_resp_yumi_o (out)                                            0.0673    0.0264 &   5.8430 r
  data arrival time                                                                    5.8430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0570


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0769   0.2182   0.6837 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  19.0915   0.0000   0.6837 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6837 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   19.0915              0.0000     0.6837 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.6837 r
  core/be/be_calculator/csr_cmd_o[74] (net)            19.0915              0.0000     0.6837 r
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.6837 r
  core/be/csr_cmd[74] (net)                            19.0915              0.0000     0.6837 r
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.6837 r
  core/be/be_mem/csr_cmd_i[74] (net)                   19.0915              0.0000     0.6837 r
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.6837 r
  core/be/be_mem/csr/csr_cmd_i[74] (net)               19.0915              0.0000     0.6837 r
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0769    0.0003 &   0.6839 r
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.0954    0.0711     0.7551 f
  core/be/be_mem/csr/n81 (net)                  4      13.7514              0.0000     0.7551 f
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.0954    0.0001 &   0.7551 f
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0786    0.0496     0.8048 r
  core/be/be_mem/csr/n15 (net)                  2       9.5712              0.0000     0.8048 r
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0786    0.0027 &   0.8075 r
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0411    0.0298     0.8373 f
  core/be/be_mem/csr/n8 (net)                   1       2.7736              0.0000     0.8373 f
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0411    0.0000 &   0.8373 f
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.1121    0.0516     0.8889 r
  core/be/be_mem/csr/n34 (net)                  2       7.2591              0.0000     0.8889 r
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.1121    0.0024 &   0.8913 r
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0837    0.0657     0.9570 f
  core/be/be_mem/csr/n26 (net)                  3       7.9531              0.0000     0.9570 f
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0837    0.0000 &   0.9571 f
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2857    0.1481     1.1051 r
  core/be/be_mem/csr/n1753 (net)                4      29.8172              0.0000     1.1051 r
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2857    0.0183 &   1.1234 r
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2528    0.1602 @   1.2836 f
  core/be/be_mem/csr/n1596 (net)               35     136.4453              0.0000     1.2836 f
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2530    0.0008 @   1.2844 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0459     1.3303 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3303 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3303 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4168 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4168 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4169 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.4982 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.4982 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.4984 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6121 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6121 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6123 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6423 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6423 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6424 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.6904 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.6904 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.6948 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7523 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7523 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7594 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8019 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8019 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8030 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8309 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8309 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8309 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8704 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8704 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8705 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9723 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9723 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9723 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9723 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9723 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0091 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0091 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0091 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0593 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0593 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0593 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0631 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1376 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2129 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2129 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2130 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.2876 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.2876 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.2877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.4996 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.4996 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.4997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1165 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1777 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1777 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1778 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2393 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2393 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2393 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2938 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2938 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2938 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3536 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3536 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3537 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3958 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3958 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3958 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4430 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4430 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4430 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4430 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4430 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4430 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4430 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4430 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4430 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4430 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4431 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5292 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5292 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5308 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6665 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6665 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6690 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7797 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7797 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7832 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9687 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9687 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9687 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9687 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9687 f
  core/be/flush (net)                                  53.5398              0.0000     3.9687 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9687 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9687 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9803 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0965 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1035 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2025 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2025 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2025 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2025 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2025 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2025 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2025 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2025 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2271 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3852 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3852 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3852 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3852 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3952 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5615 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5615 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5675 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7587 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7587 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7595 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8231 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8231 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8231 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9478 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9478 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9538 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9952 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9952 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9952 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0881 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0881 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0881 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0881 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0881 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0881 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0881 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0881 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0881 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0881 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0881 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0881 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0977 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1803 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1803 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1884 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2659 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2659 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2659 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3686 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3686 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3686 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4120 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4120 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4121 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6304 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6304 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6304 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6304 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.6821 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.8087 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8087 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8353 f
  data arrival time                                                                    5.8353

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0647


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.8007 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.2051 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2666 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2666 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2667 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.3211 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.3211 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.3212 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3810 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3810 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1152    0.0000 &   3.3810 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5911              0.0000     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5911              0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4558 f
  core/be/n7 (net)                                      6.5911              0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5911              0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5911              0.0000     3.4558 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4559 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0713     3.5272 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5272 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5288 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6645 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6645 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6670 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7777 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7777 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7812 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9667 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9667 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9667 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9667 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9667 f
  core/be/flush (net)                                  53.5398              0.0000     3.9667 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9667 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9667 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9783 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0945 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1015 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2005 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2005 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2005 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2005 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2005 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2005 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2005 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2005 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2251 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3832 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3832 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3832 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3832 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3932 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5595 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5595 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5655 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7567 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7567 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7575 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8211 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8211 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8211 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9458 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9458 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9518 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9932 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9932 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9932 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0861 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0861 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0861 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0861 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0861 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0861 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0861 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0861 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0861 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0861 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0861 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0861 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0957 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1783 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1783 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1863 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2639 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2639 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2639 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3666 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3666 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3666 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4100 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4100 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4101 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6284 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6284 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6284 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6284 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.6801 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.8067 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8067 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8333 f
  data arrival time                                                                    5.8333

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0667


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0669   0.2362   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  18.7616   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   18.7616              0.0000     0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (net)            18.7616              0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.7017 f
  core/be/csr_cmd[74] (net)                            18.7616              0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (net)                   18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (net)               18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0669    0.0003 &   0.7020 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0612     0.7632 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7632 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7632 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8170 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8170 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8196 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8484 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8484 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8484 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.9049 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.9049 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.9067 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9687 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9687 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9688 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1332 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1332 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1499 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.3087 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.3087 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.3094 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3882 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3882 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3882 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4750 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4750 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4751 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5612 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5612 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5614 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6842 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6842 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6844 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7170 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7170 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7171 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7641 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7641 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7698 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8271 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8271 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8335 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8738 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8738 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8752 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.9058 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.9058 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.9058 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9410 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9410 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9410 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0437 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0437 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0437 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0773 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0773 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0774 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1322 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1324 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.2042 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2723 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3397 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4675 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0421   0.0000 &   2.7254 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0259   0.0523   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.4505   0.0000   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.4505      0.0000     2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0259    0.0000 &   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0601    0.0327     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.7465      0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.7465         0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.7465            0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0601   0.0029 &   2.8133 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0568   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8215   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8215   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.8702 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0896   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1142 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1754 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1754 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1755 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2370 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2370 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2370 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2915 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2915 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2916 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3513 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3513 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3514 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3935 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3935 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3936 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4407 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4407 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4407 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4407 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4407 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4407 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4407 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4407 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4407 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4407 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4408 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5269 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5269 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5285 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6642 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6642 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6667 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7774 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7774 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7809 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9664 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9664 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9664 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9664 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9664 f
  core/be/flush (net)                                  53.5398              0.0000     3.9664 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9664 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9664 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9780 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0942 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1012 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2002 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2002 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2002 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2002 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2002 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2002 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2002 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2002 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2249 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3829 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3829 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3829 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3829 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3929 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5592 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5592 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5652 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7564 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7564 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7572 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8208 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8208 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8208 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9455 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9455 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9515 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9929 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9929 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9929 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0858 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0858 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0858 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0858 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0858 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0858 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0858 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0858 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0858 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0858 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0858 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0858 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0954 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1780 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1780 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1861 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2636 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2636 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2636 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3663 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3663 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3663 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4097 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4097 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4098 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6281 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6281 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6281 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6281 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.6798 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.8064 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8064 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8330 f
  data arrival time                                                                    5.8330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0670


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.2750      0.0000     2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0472    0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0441    0.0337     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.1828         0.0000     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0441    0.0000 &   2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0601    0.0378     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.7465      0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.7465         0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.7465            0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0601   0.0029 &   2.8120 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0568   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8215   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8215   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0896   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9675 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1129 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1741 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1741 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1742 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2356 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2356 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2357 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2901 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2901 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2902 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3500 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3500 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3500 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3922 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3922 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3922 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4394 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4394 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4394 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4394 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4394 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4394 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4394 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4394 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4394 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4394 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4394 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5255 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5255 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5272 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6629 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6629 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6653 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7761 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7761 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7795 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9650 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9650 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9650 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9650 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9650 f
  core/be/flush (net)                                  53.5398              0.0000     3.9650 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9650 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9650 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9767 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0928 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.0998 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.1988 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.1988 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1988 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.1988 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1988 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.1988 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1988 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.1988 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2235 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3816 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3816 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3816 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3816 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3916 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5579 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5579 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5638 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7551 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7551 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7558 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8194 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8194 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8194 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9442 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9442 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9502 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9915 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9915 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9916 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0845 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0845 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0845 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0845 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0845 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0845 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0845 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0845 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0845 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0845 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0845 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0845 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0940 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1767 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1767 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1847 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2622 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2622 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2623 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3649 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3649 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3650 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4084 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4084 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4085 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6267 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6267 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6267 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6267 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.6785 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.8050 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8050 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8316 f
  data arrival time                                                                    5.8316

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0684


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0481   0.2238   0.6891 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  10.4656   0.0000   0.6891 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6891 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   10.4656              0.0000     0.6891 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6891 f
  core/be/be_calculator/csr_cmd_o[68] (net)            10.4656              0.0000     0.6891 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6891 f
  core/be/csr_cmd[68] (net)                            10.4656              0.0000     0.6891 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6891 f
  core/be/be_mem/csr_cmd_i[68] (net)                   10.4656              0.0000     0.6891 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6891 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               10.4656              0.0000     0.6891 f
  core/be/be_mem/csr/U13/IN1 (NOR2X1)                             0.0481    0.0001 &   0.6892 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0577     0.7470 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7470 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7471 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8009 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8009 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8034 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8322 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8322 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8322 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.8887 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.8887 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.8905 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9525 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9525 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9526 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1170 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1170 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1337 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.2925 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.2925 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.2932 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3720 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3720 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3720 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4588 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4588 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4589 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5450 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5450 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5453 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6680 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6680 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6682 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7009 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7009 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7009 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7479 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7479 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7536 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8109 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8109 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8173 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8576 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8576 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8590 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.8896 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.8896 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.8896 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9248 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9248 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9248 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0275 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0275 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0275 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0275 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0276 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0611 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0611 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0612 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1160 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1160 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1160 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1162 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.1879 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.1879 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.1880 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2560 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2560 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2561 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5776 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5776 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0421   0.0000 &   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0293   0.0560   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8532   0.0000   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8532      0.0000     2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0293    0.0000 &   2.7652 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0519     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8171 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8669 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9581 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0241 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1000 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1604 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1604 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1605 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2215 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2215 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2215 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2819 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2819 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2820 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3414 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3414 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3414 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.3840 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.3840 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.3840 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4290 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4290 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4290 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4290 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4290 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4290 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4290 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4290 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4290 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4290 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4291 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5237 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5237 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5260 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6638 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6638 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6663 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.7840 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.7840 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.7874 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9722 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9722 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9722 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9722 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9722 r
  core/be/flush (net)                                  54.2225              0.0000     3.9722 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9722 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9722 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   3.9839 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1071 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1154 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2035 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2035 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2035 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2035 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2035 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2035 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2035 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2035 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2173 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3604 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3604 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3604 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3604 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3699 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5436 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5436 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5542 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7736 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7736 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7743 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8258 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8258 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8258 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9496 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9496 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9561 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     4.9992 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     4.9992 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   4.9992 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.0915 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.0915 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0915 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.0915 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0915 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.0915 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0915 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.0915 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0915 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.0915 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0915 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.0915 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1019 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1737 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1737 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1800 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2555 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2555 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2556 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3422 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3422 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3422 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.3868 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.3868 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.3868 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6143 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6143 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6143 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6143 r
  U3128/IN2 (AO22X1)                                              0.3543    0.0571 @   5.6714 r
  U3128/Q (AO22X1)                                                0.0673    0.1319     5.8032 r
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.8032 r
  io_resp_yumi_o (out)                                            0.0673    0.0264 &   5.8296 r
  data arrival time                                                                    5.8296

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0704


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0294   0.0562   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.5694   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.5694      0.0000     2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0294    0.0000 &   2.7937 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0549    0.0331     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.6873      0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.6873         0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.6873            0.0000     2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.6873   0.0000   2.8268 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0549   0.0022 &   2.8290 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0230   0.0525   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7253   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7253   0.0000   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0230   0.0000 &   2.8815 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0882   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9697 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9765 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0424 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1183 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1184 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1788 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1788 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1788 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1789 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2398 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2398 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2399 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.3003 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.3003 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.3004 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3597 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3597 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3597 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.4023 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.4023 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.4024 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4474 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4474 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4474 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4474 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4474 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4474 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4474 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4474 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4474 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4474 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4474 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5421 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5421 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5443 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6821 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6821 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6846 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.8024 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.8024 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8057 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9905 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9905 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9905 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9905 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9905 r
  core/be/flush (net)                                  54.2225              0.0000     3.9905 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9905 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9905 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   4.0022 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1254 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1254 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1338 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2219 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2219 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2219 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2219 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2219 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2219 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2219 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2219 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2356 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3787 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3787 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3787 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3787 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3882 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5619 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5619 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5726 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7919 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7919 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7927 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8441 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8441 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8441 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9680 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9680 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9745 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0175 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0175 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0175 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1099 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1099 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1099 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1099 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1099 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1099 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1099 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1099 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1099 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1099 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1099 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1099 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1203 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1920 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1920 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1983 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2739 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2739 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2739 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3605 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3605 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3606 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4051 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4051 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4052 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6326 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6326 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6326 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6326 r
  U3127/IN4 (OA221X1)                                             0.3543    0.0571 @   5.6897 r
  U3127/Q (OA221X1)                                               0.0549    0.1234     5.8131 r
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.8131 r
  mem_resp_yumi_o (out)                                           0.0549    0.0145 &   5.8276 r
  data arrival time                                                                    5.8276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0724


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4651     0.4651
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/CLK (DFFX1)   0.2280   0.0000   0.4651 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/Q (DFFX1)   0.1189   0.2387   0.7038 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[70] (net)     9  34.4122   0.0000   0.7038 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[70] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7038 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[70] (net)   34.4122              0.0000     0.7038 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[70] (bp_be_pipe_mem_02_0)        0.0000     0.7038 r
  core/be/be_calculator/csr_cmd_o[70] (net)            34.4122              0.0000     0.7038 r
  core/be/be_calculator/csr_cmd_o[70] (bp_be_calculator_top_02_0)           0.0000     0.7038 r
  core/be/csr_cmd[70] (net)                            34.4122              0.0000     0.7038 r
  core/be/be_mem/csr_cmd_i[70] (bp_be_mem_top_02_0)                         0.0000     0.7038 r
  core/be/be_mem/csr_cmd_i[70] (net)                   34.4122              0.0000     0.7038 r
  core/be/be_mem/csr/csr_cmd_i[70] (bp_be_csr_02_0)                         0.0000     0.7038 r
  core/be/be_mem/csr/csr_cmd_i[70] (net)               34.4122              0.0000     0.7038 r
  core/be/be_mem/csr/U50/IN2 (NOR2X0)                             0.1189    0.0029 &   0.7067 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0862     0.7929 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.7929 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.7930 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.8849 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.8849 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.8850 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9351 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9351 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9371 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     0.9989 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     0.9989 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   0.9990 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0243 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0243 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0243 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.0670 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.0670 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.0699 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1208 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1208 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1209 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.2697 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.2697 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.2728 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3209 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3209 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3209 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4074 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4074 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4075 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.4888 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.4888 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.4891 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6027 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6027 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6029 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6330 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6330 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6330 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.6810 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.6810 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.6855 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7429 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7429 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7500 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.7926 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.7926 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.7936 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8215 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8215 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8215 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8611 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8611 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8611 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9629 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9629 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9629 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9629 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9629 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     1.9997 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     1.9997 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   1.9997 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0499 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0499 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0499 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0537 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1281 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1281 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1282 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2035 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2035 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2036 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3459 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3459 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.7640 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9617 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1071 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1683 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1683 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1684 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2299 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2299 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2300 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2844 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2844 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2845 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3443 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3443 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3443 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3864 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3864 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3865 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4336 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4336 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4336 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4336 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4336 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4336 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4336 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4336 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4336 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4336 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4337 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5198 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5198 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5214 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6571 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6571 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6596 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7703 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7703 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7738 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9593 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9593 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9593 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9593 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9593 f
  core/be/flush (net)                                  53.5398              0.0000     3.9593 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9593 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9593 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9709 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0871 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.0941 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.1931 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.1931 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1931 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.1931 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1931 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.1931 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1931 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.1931 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2178 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3758 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3758 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3758 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3758 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3858 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5522 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5522 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5581 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7494 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7494 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7501 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8137 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8137 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8137 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9384 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9384 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9445 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9858 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9858 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9858 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0788 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0788 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0788 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0788 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0788 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0788 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0788 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0788 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0788 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0788 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0788 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0788 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0883 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1710 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1710 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1790 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2565 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2565 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2566 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3592 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3592 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3592 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4026 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4026 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4027 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6210 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6210 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6210 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6210 f
  U3128/IN2 (AO22X1)                                              0.3037    0.0518 @   5.6727 f
  U3128/Q (AO22X1)                                                0.0679    0.1265     5.7993 f
  io_resp_yumi_o (net)                          1       7.7874              0.0000     5.7993 f
  io_resp_yumi_o (out)                                            0.0679    0.0266 &   5.8259 f
  data arrival time                                                                    5.8259

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0741


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0669   0.2362   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  18.7616   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   18.7616              0.0000     0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (net)            18.7616              0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.7017 f
  core/be/csr_cmd[74] (net)                            18.7616              0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (net)                   18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (net)               18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0669    0.0003 &   0.7020 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0612     0.7632 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7632 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7632 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8170 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8170 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8196 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8484 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8484 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8484 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.9049 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.9049 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.9067 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9687 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9687 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9688 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1332 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1332 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1499 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.3087 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.3087 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.3094 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3882 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3882 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3882 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4750 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4750 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4751 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5612 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5612 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5614 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6842 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6842 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6844 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7170 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7170 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7171 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7641 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7641 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7698 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8271 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8271 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8335 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8738 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8738 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8752 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.9058 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.9058 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.9058 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9410 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9410 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9410 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0437 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0437 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0437 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0773 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0773 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0774 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1322 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1324 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.2042 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2723 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3397 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4675 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0421   0.0000 &   2.7254 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0293   0.0560   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8532   0.0000   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8532      0.0000     2.7813 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0293    0.0000 &   2.7814 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0519     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8332 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8830 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9675 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9743 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0402 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1161 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1162 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1766 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1766 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1766 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1767 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2377 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2377 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2377 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2981 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2981 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2982 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3575 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3575 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3576 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.4002 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.4002 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.4002 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4452 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4452 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4452 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4452 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4452 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4452 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4452 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4452 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4452 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4452 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4453 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5399 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5399 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5422 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6800 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6800 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6824 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.8002 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.8002 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8035 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9883 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9883 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9883 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9883 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9883 r
  core/be/flush (net)                                  54.2225              0.0000     3.9883 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9883 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9883 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   4.0001 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1233 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1233 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1316 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2197 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2197 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2197 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2197 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2197 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2197 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2197 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2197 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2334 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3765 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3765 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3765 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3765 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3861 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5597 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5597 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5704 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7897 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7897 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7905 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8420 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8420 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8420 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9658 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9658 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9723 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0153 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0153 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0154 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1077 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1077 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1077 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1077 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1077 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1077 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1077 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1077 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1077 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1077 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1077 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1077 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1181 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1899 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1899 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1962 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2717 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2717 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2718 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3584 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3584 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3584 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4029 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4029 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4030 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6305 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6305 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6305 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6305 r
  U3127/IN4 (OA221X1)                                             0.3543    0.0571 @   5.6876 r
  U3127/Q (OA221X1)                                               0.0549    0.1234     5.8110 r
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.8110 r
  mem_resp_yumi_o (out)                                           0.0549    0.0145 &   5.8255 r
  data arrival time                                                                    5.8255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0745


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.2750      0.0000     2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0472    0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0441    0.0337     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.1828         0.0000     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0441    0.0000 &   2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0592     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8305 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8802 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8803 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9648 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9715 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0375 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1134 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1738 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1738 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1738 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1739 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2349 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2349 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2350 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2953 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2953 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2954 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3548 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3548 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3548 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.3974 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.3974 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.3974 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4425 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4425 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4425 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4425 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4425 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4425 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4425 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4425 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4425 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4425 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4425 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5371 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5371 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5394 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6772 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6772 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6797 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.7974 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.7974 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.8008 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9856 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9856 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9856 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9856 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9856 r
  core/be/flush (net)                                  54.2225              0.0000     3.9856 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9856 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9856 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   3.9973 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1205 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1205 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1288 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2170 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2170 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2170 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2170 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2170 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2170 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2170 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2170 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2307 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3738 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3738 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3738 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3738 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3833 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5570 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5570 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5676 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7870 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7870 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7877 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8392 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8392 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8392 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9631 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9631 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9696 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     5.0126 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     5.0126 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   5.0126 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.1049 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.1049 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.1049 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.1049 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.1049 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.1049 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.1049 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.1049 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.1049 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.1049 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.1049 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.1049 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1154 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1871 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1871 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1934 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2689 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2689 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2690 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3556 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3556 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3556 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.4002 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.4002 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.4003 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6277 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6277 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6277 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6277 r
  U3127/IN4 (OA221X1)                                             0.3543    0.0571 @   5.6848 r
  U3127/Q (OA221X1)                                               0.0549    0.1234     5.8082 r
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.8082 r
  mem_resp_yumi_o (out)                                           0.0549    0.0145 &   5.8227 r
  data arrival time                                                                    5.8227

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0773


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0769   0.2182   0.6837 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  19.0915   0.0000   0.6837 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6837 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   19.0915              0.0000     0.6837 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.6837 r
  core/be/be_calculator/csr_cmd_o[74] (net)            19.0915              0.0000     0.6837 r
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.6837 r
  core/be/csr_cmd[74] (net)                            19.0915              0.0000     0.6837 r
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.6837 r
  core/be/be_mem/csr_cmd_i[74] (net)                   19.0915              0.0000     0.6837 r
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.6837 r
  core/be/be_mem/csr/csr_cmd_i[74] (net)               19.0915              0.0000     0.6837 r
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0769    0.0003 &   0.6839 r
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.0954    0.0711     0.7551 f
  core/be/be_mem/csr/n81 (net)                  4      13.7514              0.0000     0.7551 f
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.0954    0.0001 &   0.7551 f
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0786    0.0496     0.8048 r
  core/be/be_mem/csr/n15 (net)                  2       9.5712              0.0000     0.8048 r
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0786    0.0027 &   0.8075 r
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0411    0.0298     0.8373 f
  core/be/be_mem/csr/n8 (net)                   1       2.7736              0.0000     0.8373 f
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0411    0.0000 &   0.8373 f
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.1121    0.0516     0.8889 r
  core/be/be_mem/csr/n34 (net)                  2       7.2591              0.0000     0.8889 r
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.1121    0.0024 &   0.8913 r
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0837    0.0657     0.9570 f
  core/be/be_mem/csr/n26 (net)                  3       7.9531              0.0000     0.9570 f
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0837    0.0000 &   0.9571 f
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2857    0.1481     1.1051 r
  core/be/be_mem/csr/n1753 (net)                4      29.8172              0.0000     1.1051 r
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2857    0.0183 &   1.1234 r
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2528    0.1602 @   1.2836 f
  core/be/be_mem/csr/n1596 (net)               35     136.4453              0.0000     1.2836 f
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2530    0.0008 @   1.2844 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0459     1.3303 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3303 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3303 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4168 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4168 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4169 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.4982 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.4982 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.4984 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6121 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6121 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6123 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6423 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6423 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6424 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.6904 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.6904 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.6948 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7523 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7523 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7594 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8019 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8019 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8030 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8309 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8309 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8309 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8704 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8704 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8705 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9723 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9723 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9723 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9723 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9723 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0091 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0091 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0091 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0593 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0593 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0593 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0593 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0631 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1376 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2129 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2129 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2130 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.2876 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.2876 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.2877 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3553 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4272 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.4996 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.4996 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.4997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5669 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6381 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7102 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.7729 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.7734 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8279 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8280 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8808 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0407 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1164 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1165 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1777 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1777 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1777 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1778 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2393 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2393 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2393 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2938 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2938 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2938 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3536 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3536 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3537 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3958 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3958 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3958 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4430 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4430 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4430 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4430 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4430 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4430 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4430 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4430 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4430 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4430 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4431 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5292 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5292 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5308 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6665 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6665 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6690 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7797 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7797 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7832 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9687 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9687 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9687 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9687 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9687 f
  core/be/flush (net)                                  53.5398              0.0000     3.9687 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9687 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9687 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9803 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0965 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0965 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1035 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2025 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2025 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2025 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2025 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2025 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2025 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2025 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2025 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2271 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3852 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3852 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3852 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3852 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3952 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5615 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5615 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5675 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7587 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7587 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7595 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8231 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8231 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8231 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9478 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9478 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9538 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9952 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9952 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9952 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0881 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0881 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0881 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0881 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0881 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0881 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0881 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0881 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0881 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0881 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0881 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0881 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0977 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1803 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1803 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1883 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2659 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2659 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2659 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3686 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3686 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3686 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4120 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4120 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4121 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6304 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6304 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6304 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6304 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.6822 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.8015 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.8015 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8169 f
  data arrival time                                                                    5.8169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0831


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.8002 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.8007 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8553 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.9081 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9894 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0680 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1437 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1438 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.2050 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.2050 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.2051 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2666 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2666 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2667 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.3211 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.3211 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.3212 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3810 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3810 f
  core/be/be_mem/csr/U1268/IN1 (AND2X1)                           0.1152    0.0000 &   3.3810 f
  core/be/be_mem/csr/U1268/Q (AND2X1)                             0.0423    0.0748     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        2       6.5911              0.0000     3.4558 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (net)                    6.5911              0.0000     3.4558 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.4558 f
  core/be/n7 (net)                                      6.5911              0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.4558 f
  core/be/be_checker/trap_pkt_i[2] (net)                6.5911              0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.4558 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       6.5911              0.0000     3.4558 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0423    0.0000 &   3.4559 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0713     3.5272 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5272 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5288 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6645 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6645 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6670 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7777 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7777 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7812 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9667 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9667 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9667 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9667 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9667 f
  core/be/flush (net)                                  53.5398              0.0000     3.9667 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9667 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9667 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9783 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0945 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0945 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1015 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2005 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2005 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2005 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2005 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2005 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2005 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2005 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2005 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2251 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3832 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3832 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3832 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3832 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3932 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5595 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5595 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5655 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7567 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7567 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7575 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8211 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8211 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8211 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9458 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9458 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9518 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9932 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9932 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9932 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0861 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0861 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0861 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0861 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0861 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0861 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0861 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0861 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0861 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0861 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0861 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0861 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0957 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1783 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1783 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1863 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2639 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2639 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2639 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3666 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3666 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3666 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4100 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4100 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4101 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6284 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6284 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6284 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6284 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.6802 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.7995 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.7995 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8149 f
  data arrival time                                                                    5.8149

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0851


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4655     0.4655
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/CLK (DFFX1)   0.2286   0.0000   0.4655 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__74_/Q (DFFX1)   0.0669   0.2362   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (net)     5  18.7616   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[74] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (net)   18.7616              0.0000     0.7017 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[74] (bp_be_pipe_mem_02_0)        0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (net)            18.7616              0.0000     0.7017 f
  core/be/be_calculator/csr_cmd_o[74] (bp_be_calculator_top_02_0)           0.0000     0.7017 f
  core/be/csr_cmd[74] (net)                            18.7616              0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (bp_be_mem_top_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr_cmd_i[74] (net)                   18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (bp_be_csr_02_0)                         0.0000     0.7017 f
  core/be/be_mem/csr/csr_cmd_i[74] (net)               18.7616              0.0000     0.7017 f
  core/be/be_mem/csr/U13/IN2 (NOR2X1)                             0.0669    0.0003 &   0.7020 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0612     0.7632 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7632 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7632 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8170 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8170 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8196 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8484 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8484 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8484 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.9049 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.9049 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.9067 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9687 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9687 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9688 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1332 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1332 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1499 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.3087 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.3087 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.3094 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3882 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3882 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3882 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4750 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4750 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4751 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5612 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5612 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5614 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6842 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6842 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6844 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7170 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7170 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7171 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7641 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7641 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7698 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8271 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8271 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8335 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8738 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8738 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8752 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.9058 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.9058 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.9058 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9410 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9410 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9410 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0437 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0437 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0437 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0437 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0773 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0773 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0774 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1322 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1322 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1322 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1324 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.2041 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.2042 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2722 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2723 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3396 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3397 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.4004 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4675 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5331 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5938 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6597 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7253 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0421   0.0000 &   2.7254 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0259   0.0523   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.4505   0.0000   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.4505      0.0000     2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0259    0.0000 &   2.7777 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0601    0.0327     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.7465      0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.7465         0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.7465            0.0000     2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.7465   0.0000   2.8104 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0601   0.0029 &   2.8133 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0568   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8215   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8215   0.0000   2.8701 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.8702 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0896   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9598 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0384 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1141 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1142 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1754 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1754 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1754 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1755 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2370 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2370 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2370 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2915 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2915 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2916 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3513 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3513 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3514 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3935 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3935 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3936 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4407 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4407 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4407 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4407 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4407 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4407 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4407 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4407 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4407 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4407 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4408 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5269 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5269 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5285 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6642 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6642 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6667 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7774 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7774 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7809 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9664 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9664 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9664 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9664 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9664 f
  core/be/flush (net)                                  53.5398              0.0000     3.9664 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9664 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9664 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9780 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0942 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0942 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.1012 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.2002 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.2002 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2002 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.2002 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2002 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.2002 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2002 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.2002 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2249 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3829 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3829 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3829 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3829 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3929 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5592 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5592 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5652 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7564 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7564 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7572 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8208 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8208 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8208 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9455 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9455 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9515 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9929 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9929 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9929 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0858 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0858 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0858 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0858 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0858 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0858 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0858 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0858 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0858 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0858 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0858 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0858 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0954 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1780 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1780 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1861 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2636 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2636 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2636 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3663 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3663 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3663 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4097 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4097 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4098 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6281 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6281 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6281 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6281 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.6799 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.7992 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.7992 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8146 f
  data arrival time                                                                    5.8146

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0854


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0595   0.2315   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     2  15.4924   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   15.4924              0.0000     0.6970 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (net)            15.4924              0.0000     0.6970 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6970 f
  core/be/csr_cmd[73] (net)                            15.4924              0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr_cmd_i[73] (net)                   15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6970 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               15.4924              0.0000     0.6970 f
  core/be/be_mem/csr/icc_place116/INP (INVX2)                     0.0595    0.0003 &   0.6973 f
  core/be/be_mem/csr/icc_place116/ZN (INVX2)                      0.0974    0.0570 @   0.7542 r
  core/be/be_mem/csr/n1290 (net)               12      52.1968              0.0000     0.7542 r
  core/be/be_mem/csr/U50/IN1 (NOR2X0)                             0.0976    0.0011 @   0.7553 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0743     0.8296 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.8296 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.8297 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.9216 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.9216 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.9217 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9718 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9718 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9738 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     1.0356 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     1.0356 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   1.0357 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0610 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0610 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0610 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.1037 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.1037 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.1066 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1575 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1575 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1576 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.3064 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.3064 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.3095 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3576 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3576 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3576 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4441 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4441 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4442 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.5255 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.5255 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.5258 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6394 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6394 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6396 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6697 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6697 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6697 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.7177 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.7177 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.7222 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7796 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7796 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7867 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.8293 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.8293 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.8303 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8582 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8582 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8582 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8978 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8978 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8978 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9996 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9996 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9996 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9996 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     2.0364 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     2.0364 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   2.0364 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0866 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0866 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0866 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0904 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1648 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1649 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2402 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2403 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.3150 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3826 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3827 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4545 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.5270 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5942 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.2750      0.0000     2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0472    0.0000 &   2.7375 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0441    0.0337     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.1828         0.0000     2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0441    0.0000 &   2.7712 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0601    0.0378     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.7465      0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.7465         0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.7465            0.0000     2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.7465   0.0000   2.8091 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0601   0.0029 &   2.8120 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0262   0.0568   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8215   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8215   0.0000   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0262   0.0000 &   2.8688 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0896   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9675 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0370 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1128 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1129 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1741 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1741 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1741 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1742 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2356 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2356 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2357 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2901 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2901 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2902 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3500 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3500 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3500 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3922 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3922 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3922 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4394 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4394 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4394 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4394 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4394 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4394 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4394 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4394 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4394 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4394 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4394 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5255 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5255 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5272 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6629 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6629 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6653 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7761 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7761 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7795 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9650 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9650 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9650 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9650 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9650 f
  core/be/flush (net)                                  53.5398              0.0000     3.9650 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9650 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9650 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9767 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0928 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0928 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.0998 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.1988 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.1988 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1988 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.1988 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1988 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.1988 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1988 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.1988 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2235 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3816 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3816 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3816 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3816 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3916 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5579 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5579 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5638 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7551 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7551 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7558 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8194 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8194 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8194 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9442 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9442 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9502 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9915 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9915 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9916 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0845 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0845 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0845 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0845 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0845 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0845 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0845 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0845 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0845 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0845 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0845 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0845 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0940 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1767 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1767 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1847 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2622 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2622 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2623 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3649 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3649 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3650 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4084 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4084 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4085 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6267 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6267 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6267 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6267 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.6785 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.7979 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.7979 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8132 f
  data arrival time                                                                    5.8132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0868


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4654     0.4654
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2279   0.0000   0.4654 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0481   0.2238   0.6891 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  10.4656   0.0000   0.6891 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6891 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   10.4656              0.0000     0.6891 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6891 f
  core/be/be_calculator/csr_cmd_o[68] (net)            10.4656              0.0000     0.6891 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6891 f
  core/be/csr_cmd[68] (net)                            10.4656              0.0000     0.6891 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6891 f
  core/be/be_mem/csr_cmd_i[68] (net)                   10.4656              0.0000     0.6891 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6891 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               10.4656              0.0000     0.6891 f
  core/be/be_mem/csr/U13/IN1 (NOR2X1)                             0.0481    0.0001 &   0.6892 f
  core/be/be_mem/csr/U13/QN (NOR2X1)                              0.1073    0.0577     0.7470 r
  core/be/be_mem/csr/n81 (net)                  4      13.9056              0.0000     0.7470 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1073    0.0001 &   0.7471 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0785    0.0538     0.8009 f
  core/be/be_mem/csr/n15 (net)                  2       9.4524              0.0000     0.8009 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0785    0.0025 &   0.8034 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0473    0.0289     0.8322 r
  core/be/be_mem/csr/n8 (net)                   1       2.8031              0.0000     0.8322 r
  core/be/be_mem/csr/U31/IN1 (NAND2X0)                            0.0473    0.0000 &   0.8322 r
  core/be/be_mem/csr/U31/QN (NAND2X0)                             0.0978    0.0565     0.8887 f
  core/be/be_mem/csr/n34 (net)                  2       7.1402              0.0000     0.8887 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0978    0.0018 &   0.8905 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.1084    0.0620     0.9525 r
  core/be/be_mem/csr/n26 (net)                  3       8.0435              0.0000     0.9525 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.1084    0.0000 &   0.9526 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.2760    0.1644     1.1170 f
  core/be/be_mem/csr/n1753 (net)                4      29.4636              0.0000     1.1170 f
  core/be/be_mem/csr/icc_place132/INP (INVX2)                     0.2760    0.0167 &   1.1337 f
  core/be/be_mem/csr/icc_place132/ZN (INVX2)                      0.2845    0.1588 @   1.2925 r
  core/be/be_mem/csr/n1596 (net)               35     137.2162              0.0000     1.2925 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.2847    0.0008 @   1.2932 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1151    0.0788     1.3720 f
  core/be/be_mem/csr/n922 (net)                 1       3.3928              0.0000     1.3720 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1151    0.0000 &   1.3720 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1410    0.0868     1.4588 r
  core/be/be_mem/csr/n1602 (net)                3      11.6341              0.0000     1.4588 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1410    0.0001 &   1.4589 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1578    0.0861     1.5450 f
  core/be/be_mem/csr/n1587 (net)                4      16.4891              0.0000     1.5450 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1578    0.0002 &   1.5453 f
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.2013    0.1227     1.6680 r
  core/be/be_mem/csr/n1332 (net)                4      17.3823              0.0000     1.6680 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.2013    0.0002 &   1.6682 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0616    0.0327     1.7009 f
  core/be/be_mem/csr/n1275 (net)                1       4.0388              0.0000     1.7009 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0616    0.0000 &   1.7009 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0470     1.7479 r
  core/be/be_mem/csr/n1278 (net)                1       5.8291              0.0000     1.7479 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0057 &   1.7536 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0900    0.0573     1.8109 f
  core/be/be_mem/csr/n1280 (net)                1       7.2250              0.0000     1.8109 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0900    0.0065 &   1.8173 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0761    0.0402     1.8576 r
  core/be/be_mem/csr/n1285 (net)                1       6.1386              0.0000     1.8576 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0761    0.0014 &   1.8590 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0440    0.0306     1.8896 f
  core/be/be_mem/csr/n1287 (net)                1       2.5651              0.0000     1.8896 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0440    0.0000 &   1.8896 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0787    0.0352     1.9248 r
  core/be/be_mem/csr/n1295 (net)                1       2.9315              0.0000     1.9248 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0787    0.0000 &   1.9248 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0273    0.1027     2.0275 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.7914              0.0000     2.0275 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0275 f
  core/be/be_mem/csr_illegal_instr_lo (net)             3.7914              0.0000     2.0275 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0273    0.0000 &   2.0276 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0828    0.0336     2.0611 r
  core/be/be_mem/n8 (net)                       1       8.3547              0.0000     2.0611 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0828    0.0001 &   2.0612 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0810    0.0548     2.1160 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.1320   0.0000   2.1160 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.1160 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.1320              0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.1320              0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.1320             0.0000     2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.1320   0.0000   2.1160 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0810   0.0002 &   2.1162 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0483   0.0717   2.1879 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0987   0.0000   2.1879 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0483   0.0001 &   2.1880 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0486   0.0680   2.2560 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.3209   0.0000   2.2560 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0486   0.0001 &   2.2561 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0440   0.0674   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8898   0.0000   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0440   0.0000 &   2.3235 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0353   0.0607   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2337   0.0000   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0353   0.0000 &   2.3842 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0455   0.0671   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.5261   0.0000   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0455   0.0001 &   2.4513 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0417   0.0655   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9419   0.0000   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0417   0.0000 &   2.5169 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0378   0.0607   2.5776 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.3711   0.0000   2.5776 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0378   0.0000 &   2.5777 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0437   0.0659   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.6212   0.0000   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0437   0.0000 &   2.6435 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0421   0.0656   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.0883   0.0000   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0421   0.0000 &   2.7092 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0293   0.0560   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8532   0.0000   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8532      0.0000     2.7651 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0293    0.0000 &   2.7652 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0297    0.0519     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2070      0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2070         0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2070            0.0000     2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2070   0.0000   2.8170 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0297   0.0000 &   2.8171 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0259   0.0498   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.8066   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.8066   0.0000   2.8668 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0259   0.0000 &   2.8669 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0819   0.0845   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.6913   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.6913   0.0000   2.9513 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0819   0.0068 &   2.9581 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0396   0.0659   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.4028   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.4028   0.0000   3.0240 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0396   0.0000 &   3.0241 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0505   0.0759   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.1378   0.0000   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.1378        0.0000     3.0999 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0505    0.0001 &   3.1000 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0370    0.0604     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.8443        0.0000     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.8443              0.0000     3.1604 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1604 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.8443              0.0000     3.1604 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0370    0.0001 &   3.1605 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2307    0.0610     3.2215 r
  core/be/be_mem/csr/n1115 (net)                4      14.3147              0.0000     3.2215 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2307    0.0001 &   3.2215 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0959    0.0604     3.2819 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.4980              0.0000     3.2819 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0959    0.0001 &   3.2820 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1111    0.0594     3.3414 r
  core/be/be_mem/csr/n1202 (net)                3       7.4405              0.0000     3.3414 r
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1111    0.0000 &   3.3414 r
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0600    0.0426     3.3840 f
  core/be/be_mem/csr/n1204 (net)                1       4.9150              0.0000     3.3840 f
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0600    0.0000 &   3.3840 f
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0970    0.0450     3.4290 r
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.2672              0.0000     3.4290 r
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4290 r
  core/be/be_mem/trap_pkt_o[3] (net)                    5.2672              0.0000     3.4290 r
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4290 r
  core/be/trap_pkt[3] (net)                             5.2672              0.0000     3.4290 r
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4290 r
  core/be/be_checker/trap_pkt_i[3] (net)                5.2672              0.0000     3.4290 r
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4290 r
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.2672              0.0000     3.4290 r
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0970    0.0000 &   3.4291 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0509    0.0946     3.5237 r
  core/be/be_checker/director/n218 (net)        1       7.6931              0.0000     3.5237 r
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0509    0.0023 &   3.5260 r
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1731    0.1378 @   3.6638 r
  core/be/be_checker/director/n308 (net)       42     355.0738              0.0000     3.6638 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1746    0.0025 @   3.6663 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2011    0.1178     3.7840 f
  core/be/be_checker/director/n106 (net)        4      31.6497              0.0000     3.7840 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2011    0.0033 &   3.7874 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1768    0.1848 @   3.9722 r
  core/be/be_checker/director/flush_o (net)     7      54.2225              0.0000     3.9722 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9722 r
  core/be/be_checker/flush_o (net)                     54.2225              0.0000     3.9722 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9722 r
  core/be/flush (net)                                  54.2225              0.0000     3.9722 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9722 r
  core/be/be_calculator/flush_i (net)                  54.2225              0.0000     3.9722 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1769    0.0117 @   3.9839 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0949    0.1232 @   4.1071 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  50.2273       0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      50.2273              0.0000     4.1071 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0950    0.0083 @   4.1154 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.1426    0.0881     4.2035 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.2688           0.0000     4.2035 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2035 f
  core/be/be_calculator/mmu_cmd_v_o (net)              35.2688              0.0000     4.2035 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2035 f
  core/be/mmu_cmd_v (net)                              35.2688              0.0000     4.2035 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2035 f
  core/be/be_mem/mmu_cmd_v_i (net)                     35.2688              0.0000     4.2035 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1426    0.0137 &   4.2173 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1255    0.1431     4.3604 f
  core/be/be_mem/dcache_pkt_v (net)             2      34.5871              0.0000     4.3604 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3604 f
  core/be/be_mem/dcache/v_i (net)                      34.5871              0.0000     4.3604 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1255    0.0095 &   4.3699 f
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.3096    0.1737     4.5436 r
  core/be/be_mem/dcache/n664 (net)              9      46.8371              0.0000     4.5436 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.3096    0.0107 &   4.5542 r
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3074    0.2193     4.7736 f
  core/be/be_mem/dcache/n734 (net)             10      38.3003              0.0000     4.7736 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3074    0.0007 &   4.7743 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1094    0.0515     4.8258 r
  core/be/be_mem/dcache/n733 (net)              1       2.6437              0.0000     4.8258 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1094    0.0000 &   4.8258 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1444    0.1238 @   4.9496 r
  core/be/be_mem/dcache/n911 (net)             13      83.3131              0.0000     4.9496 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1444    0.0065 @   4.9561 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0644    0.0430     4.9992 f
  core/be/be_mem/dcache/n912 (net)              1       4.1387              0.0000     4.9992 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0644    0.0000 &   4.9992 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1910    0.0923     5.0915 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.0413           0.0000     5.0915 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0915 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.0413              0.0000     5.0915 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0915 r
  core/be/data_mem_pkt_ready_o (net)                   14.0413              0.0000     5.0915 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0915 r
  core/data_mem_pkt_ready_o[1] (net)                   14.0413              0.0000     5.0915 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0915 r
  data_mem_pkt_ready_lo[1] (net)                       14.0413              0.0000     5.0915 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0915 r
  uce_1__uce/data_mem_pkt_ready_i (net)                14.0413              0.0000     5.0915 r
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1910    0.0104 &   5.1019 r
  uce_1__uce/U51/QN (NAND2X0)                                     0.1894    0.0717     5.1737 f
  uce_1__uce/n19 (net)                          2       6.9081              0.0000     5.1737 f
  uce_1__uce/U52/INP (INVX0)                                      0.1894    0.0063 &   5.1800 f
  uce_1__uce/U52/ZN (INVX0)                                       0.1244    0.0755     5.2555 r
  uce_1__uce/n36 (net)                          4      11.3703              0.0000     5.2555 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1244    0.0001 &   5.2556 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0866     5.3422 r
  uce_1__uce/cache_req_complete_o (net)         2       6.2393              0.0000     5.3422 r
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.3422 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0597    0.0445     5.3868 f
  uce_1__uce/n106 (net)                         2       8.0861              0.0000     5.3868 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0597    0.0001 &   5.3868 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3492    0.2274 @   5.6143 r
  uce_1__uce/mem_resp_yumi_o (net)              3     107.0288              0.0000     5.6143 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6143 r
  mem_resp_yumi_lo[1] (net)                           107.0288              0.0000     5.6143 r
  U3127/IN4 (OA221X1)                                             0.3543    0.0571 @   5.6714 r
  U3127/Q (OA221X1)                                               0.0549    0.1234     5.7948 r
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.7948 r
  mem_resp_yumi_o (out)                                           0.0549    0.0145 &   5.8093 r
  data arrival time                                                                    5.8093

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0907


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4651     0.4651
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/CLK (DFFX1)   0.2280   0.0000   0.4651 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__70_/Q (DFFX1)   0.1189   0.2387   0.7038 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[70] (net)     9  34.4122   0.0000   0.7038 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[70] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7038 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[70] (net)   34.4122              0.0000     0.7038 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[70] (bp_be_pipe_mem_02_0)        0.0000     0.7038 r
  core/be/be_calculator/csr_cmd_o[70] (net)            34.4122              0.0000     0.7038 r
  core/be/be_calculator/csr_cmd_o[70] (bp_be_calculator_top_02_0)           0.0000     0.7038 r
  core/be/csr_cmd[70] (net)                            34.4122              0.0000     0.7038 r
  core/be/be_mem/csr_cmd_i[70] (bp_be_mem_top_02_0)                         0.0000     0.7038 r
  core/be/be_mem/csr_cmd_i[70] (net)                   34.4122              0.0000     0.7038 r
  core/be/be_mem/csr/csr_cmd_i[70] (bp_be_csr_02_0)                         0.0000     0.7038 r
  core/be/be_mem/csr/csr_cmd_i[70] (net)               34.4122              0.0000     0.7038 r
  core/be/be_mem/csr/U50/IN2 (NOR2X0)                             0.1189    0.0029 &   0.7067 r
  core/be/be_mem/csr/U50/QN (NOR2X0)                              0.1132    0.0862     0.7929 f
  core/be/be_mem/csr/n195 (net)                 3      11.2848              0.0000     0.7929 f
  core/be/be_mem/csr/U51/INP (INVX0)                              0.1132    0.0001 &   0.7930 f
  core/be/be_mem/csr/U51/ZN (INVX0)                               0.1539    0.0920     0.8849 r
  core/be/be_mem/csr/n928 (net)                 5      20.3751              0.0000     0.8849 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.1539    0.0001 &   0.8850 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0678    0.0501     0.9351 f
  core/be/be_mem/csr/n19 (net)                  1       3.1034              0.0000     0.9351 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0678    0.0020 &   0.9371 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.1101    0.0618     0.9989 r
  core/be/be_mem/csr/n83 (net)                  2       8.1435              0.0000     0.9989 r
  core/be/be_mem/csr/U156/IN1 (NOR2X2)                            0.1101    0.0000 &   0.9990 r
  core/be/be_mem/csr/U156/QN (NOR2X2)                             0.0441    0.0253     1.0243 f
  core/be/be_mem/csr/n84 (net)                  1       3.2911              0.0000     1.0243 f
  core/be/be_mem/csr/U157/IN1 (NOR2X0)                            0.0441    0.0000 &   1.0243 f
  core/be/be_mem/csr/U157/QN (NOR2X0)                             0.0807    0.0427     1.0670 r
  core/be/be_mem/csr/n86 (net)                  1       5.5049              0.0000     1.0670 r
  core/be/be_mem/csr/U159/IN1 (NOR2X0)                            0.0807    0.0029 &   1.0699 r
  core/be/be_mem/csr/U159/QN (NOR2X0)                             0.0676    0.0509     1.1208 f
  core/be/be_mem/csr/n1519 (net)                1       5.6517              0.0000     1.1208 f
  core/be/be_mem/csr/icc_place163/INP (NBUFFX4)                   0.0676    0.0001 &   1.1209 f
  core/be/be_mem/csr/icc_place163/Z (NBUFFX4)                     0.1665    0.1488 @   1.2697 f
  core/be/be_mem/csr/n1667 (net)               43     181.3774              0.0000     1.2697 f
  core/be/be_mem/csr/U1202/IN1 (NOR2X0)                           0.1678    0.0030 @   1.2728 f
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.0993    0.0481     1.3209 r
  core/be/be_mem/csr/n922 (net)                 1       3.4223              0.0000     1.3209 r
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.0993    0.0000 &   1.3209 r
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1320    0.0865     1.4074 f
  core/be/be_mem/csr/n1602 (net)                3      11.3629              0.0000     1.4074 f
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1320    0.0001 &   1.4075 f
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1568    0.0813     1.4888 r
  core/be/be_mem/csr/n1587 (net)                4      16.6801              0.0000     1.4888 r
  core/be/be_mem/csr/U1206/IN2 (NAND2X0)                          0.1568    0.0002 &   1.4891 r
  core/be/be_mem/csr/U1206/QN (NAND2X0)                           0.1803    0.1136     1.6027 f
  core/be/be_mem/csr/n1332 (net)                4      17.0667              0.0000     1.6027 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.1803    0.0002 &   1.6029 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0600    0.0301     1.6330 r
  core/be/be_mem/csr/n1275 (net)                1       4.0591              0.0000     1.6330 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0600    0.0000 &   1.6330 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1071    0.0480     1.6810 f
  core/be/be_mem/csr/n1278 (net)                1       5.7651              0.0000     1.6810 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1071    0.0045 &   1.6855 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0921    0.0574     1.7429 r
  core/be/be_mem/csr/n1280 (net)                1       7.2755              0.0000     1.7429 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0921    0.0071 &   1.7500 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0668    0.0425     1.7926 f
  core/be/be_mem/csr/n1285 (net)                1       6.0881              0.0000     1.7926 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0668    0.0011 &   1.7936 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0537    0.0279     1.8215 r
  core/be/be_mem/csr/n1287 (net)                1       2.5946              0.0000     1.8215 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0537    0.0000 &   1.8215 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0688    0.0395     1.8611 f
  core/be/be_mem/csr/n1295 (net)                1       2.9072              0.0000     1.8611 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0688    0.0000 &   1.8611 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0305    0.1018     1.9629 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       3.8419              0.0000     1.9629 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9629 r
  core/be/be_mem/csr_illegal_instr_lo (net)             3.8419              0.0000     1.9629 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0305    0.0000 &   1.9629 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.0696    0.0368     1.9997 f
  core/be/be_mem/n8 (net)                       1       8.3028              0.0000     1.9997 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.0696    0.0001 &   1.9997 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0902    0.0502     2.0499 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  26.5788   0.0000   2.0499 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0499 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    26.5788              0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   26.5788              0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  26.5788             0.0000     2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  26.5788   0.0000   2.0499 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0902   0.0038 &   2.0537 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0542   0.0744   2.1281 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.3297   0.0000   2.1281 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0542   0.0001 &   2.1282 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0545   0.0753   2.2035 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.5077   0.0000   2.2035 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0545   0.0001 &   2.2036 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0494   0.0747   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3  10.0766   0.0000   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0494   0.0000 &   2.2783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0394   0.0676   2.3459 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3613   0.0000   2.3459 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0394   0.0000 &   2.3460 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0511   0.0718   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.7571   0.0000   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0511   0.0001 &   2.4178 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0469   0.0724   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1287   0.0000   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0469   0.0000 &   2.4903 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0421   0.0672   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   6.4987   0.0000   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0421   0.0000 &   2.5575 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0487   0.0712   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.8521   0.0000   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0487   0.0000 &   2.6287 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0472   0.0720   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.2750   0.0000   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0472   0.0000 &   2.7008 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0327   0.0627   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.8732   0.0000   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.8732      0.0000     2.7635 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0327    0.0005 &   2.7640 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0325    0.0546     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2662      0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2662         0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2662            0.0000     2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2662   0.0000   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0325   0.0000 &   2.8186 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0295   0.0528   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   6.9997   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   6.9997   0.0000   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0295   0.0000 &   2.8714 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0929   0.0813   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2  25.8844   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)  25.8844   0.0000   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0929   0.0090 &   2.9617 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0429   0.0695   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.6004   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.6004   0.0000   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0429   0.0000 &   3.0313 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0565   0.0757   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  23.5471   0.0000   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  23.5471        0.0000     3.1070 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0565    0.0001 &   3.1071 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0407    0.0612     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   6.9083        0.0000     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     6.9083              0.0000     3.1683 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1683 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         6.9083              0.0000     3.1683 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0407    0.0001 &   3.1684 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1847    0.0615     3.2299 f
  core/be/be_mem/csr/n1115 (net)                4      14.0700              0.0000     3.2299 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.1847    0.0001 &   3.2300 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0935    0.0544     3.2844 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.7161              0.0000     3.2844 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0935    0.0001 &   3.2845 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1152    0.0598     3.3443 f
  core/be/be_mem/csr/n1202 (net)                3       7.3596              0.0000     3.3443 f
  core/be/be_mem/csr/U1566/INP (INVX0)                            0.1152    0.0000 &   3.3443 f
  core/be/be_mem/csr/U1566/ZN (INVX0)                             0.0695    0.0421     3.3864 r
  core/be/be_mem/csr/n1204 (net)                1       5.0024              0.0000     3.3864 r
  core/be/be_mem/csr/U1567/IN1 (NOR2X0)                           0.0695    0.0000 &   3.3865 r
  core/be/be_mem/csr/U1567/QN (NOR2X0)                            0.0973    0.0472     3.4336 f
  core/be/be_mem/csr/trap_pkt_o[3] (net)        1       5.1666              0.0000     3.4336 f
  core/be/be_mem/csr/trap_pkt_o[3] (bp_be_csr_02_0)                         0.0000     3.4336 f
  core/be/be_mem/trap_pkt_o[3] (net)                    5.1666              0.0000     3.4336 f
  core/be/be_mem/trap_pkt_o[3] (bp_be_mem_top_02_0)                         0.0000     3.4336 f
  core/be/trap_pkt[3] (net)                             5.1666              0.0000     3.4336 f
  core/be/be_checker/trap_pkt_i[3] (bp_be_checker_top_02_0)                 0.0000     3.4336 f
  core/be/be_checker/trap_pkt_i[3] (net)                5.1666              0.0000     3.4336 f
  core/be/be_checker/director/trap_pkt_i[3] (bp_be_director_02_0)           0.0000     3.4336 f
  core/be/be_checker/director/trap_pkt_i[3] (net)       5.1666              0.0000     3.4336 f
  core/be/be_checker/director/U11/IN2 (OR3X1)                     0.0973    0.0000 &   3.4337 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0447    0.0861     3.5198 f
  core/be/be_checker/director/n218 (net)        1       7.5908              0.0000     3.5198 f
  core/be/be_checker/director/icc_place22/INP (NBUFFX8)           0.0447    0.0017 &   3.5214 f
  core/be/be_checker/director/icc_place22/Z (NBUFFX8)             0.1630    0.1357 @   3.6571 f
  core/be/be_checker/director/n308 (net)       42     351.5652              0.0000     3.6571 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1646    0.0024 @   3.6596 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.2016    0.1108     3.7703 r
  core/be/be_checker/director/n106 (net)        4      31.8654              0.0000     3.7703 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.2016    0.0034 &   3.7738 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.1797    0.1855 @   3.9593 f
  core/be/be_checker/director/flush_o (net)     7      53.5398              0.0000     3.9593 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9593 f
  core/be/be_checker/flush_o (net)                     53.5398              0.0000     3.9593 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9593 f
  core/be/flush (net)                                  53.5398              0.0000     3.9593 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9593 f
  core/be/be_calculator/flush_i (net)                  53.5398              0.0000     3.9593 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.1798    0.0117 @   3.9709 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0862    0.1162 @   4.0871 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  49.8157       0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      49.8157              0.0000     4.0871 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.0863    0.0070 @   4.0941 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2024    0.0990     4.1931 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     2  35.4108           0.0000     4.1931 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1931 r
  core/be/be_calculator/mmu_cmd_v_o (net)              35.4108              0.0000     4.1931 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1931 r
  core/be/mmu_cmd_v (net)                              35.4108              0.0000     4.1931 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1931 r
  core/be/be_mem/mmu_cmd_v_i (net)                     35.4108              0.0000     4.1931 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.2024    0.0247 &   4.2178 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1284    0.1581     4.3758 r
  core/be/be_mem/dcache_pkt_v (net)             2      34.6697              0.0000     4.3758 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3758 r
  core/be/be_mem/dcache/v_i (net)                      34.6697              0.0000     4.3758 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X0)                        0.1284    0.0100 &   4.3858 r
  core/be/be_mem/dcache/U137/QN (NAND3X0)                         0.2900    0.1663     4.5522 f
  core/be/be_mem/dcache/n664 (net)              9      46.3528              0.0000     4.5522 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X0)                         0.2900    0.0059 &   4.5581 f
  core/be/be_mem/dcache/U138/QN (NOR2X0)                          0.3622    0.1913     4.7493 r
  core/be/be_mem/dcache/n734 (net)             10      38.5855              0.0000     4.7493 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.3622    0.0007 &   4.7501 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.1107    0.0636     4.8137 f
  core/be/be_mem/dcache/n733 (net)              1       2.5846              0.0000     4.8137 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.1107    0.0000 &   4.8137 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1376    0.1247 @   4.9384 f
  core/be/be_mem/dcache/n911 (net)             13      83.0538              0.0000     4.9384 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1377    0.0060 @   4.9445 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0702    0.0413     4.9858 r
  core/be/be_mem/dcache/n912 (net)              1       4.2412              0.0000     4.9858 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0702    0.0000 &   4.9858 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1837    0.0929     5.0788 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  13.8486           0.0000     5.0788 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     5.0788 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            13.8486              0.0000     5.0788 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     5.0788 f
  core/be/data_mem_pkt_ready_o (net)                   13.8486              0.0000     5.0788 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     5.0788 f
  core/data_mem_pkt_ready_o[1] (net)                   13.8486              0.0000     5.0788 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     5.0788 f
  data_mem_pkt_ready_lo[1] (net)                       13.8486              0.0000     5.0788 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     5.0788 f
  uce_1__uce/data_mem_pkt_ready_i (net)                13.8486              0.0000     5.0788 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1837    0.0095 &   5.0883 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1925    0.0827     5.1710 r
  uce_1__uce/n19 (net)                          2       6.9910              0.0000     5.1710 r
  uce_1__uce/U52/INP (INVX0)                                      0.1925    0.0080 &   5.1790 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1116    0.0775     5.2565 f
  uce_1__uce/n36 (net)                          4      11.2601              0.0000     5.2565 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1116    0.0001 &   5.2566 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0536    0.1027     5.3592 f
  uce_1__uce/cache_req_complete_o (net)         2       6.1109              0.0000     5.3592 f
  uce_1__uce/U72/INP (INVX0)                                      0.0536    0.0000 &   5.3592 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0703    0.0434     5.4026 r
  uce_1__uce/n106 (net)                         2       8.1475              0.0000     5.4026 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0703    0.0001 &   5.4027 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2964    0.2183 @   5.6210 f
  uce_1__uce/mem_resp_yumi_o (net)              3     106.9226              0.0000     5.6210 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.6210 f
  mem_resp_yumi_lo[1] (net)                           106.9226              0.0000     5.6210 f
  U3127/IN4 (OA221X1)                                             0.3037    0.0518 @   5.6728 f
  U3127/Q (OA221X1)                                               0.0582    0.1193     5.7921 f
  mem_resp_yumi_o (net)                         1       3.1523              0.0000     5.7921 f
  mem_resp_yumi_o (out)                                           0.0582    0.0154 &   5.8075 f
  data arrival time                                                                    5.8075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.8075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1789    0.2062 @   1.4696 r
  n2646 (net)                                   1      46.3440              0.0000     1.4696 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4814 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6583 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6583 r
  U1990/IN4 (NOR4X0)                                              0.3277    0.0965 @   1.7548 r
  U1990/QN (NOR4X0)                                               0.1915    0.1203     1.8752 f
  n36 (net)                                     1       3.5378              0.0000     1.8752 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.8752 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.9390 r
  n39 (net)                                     1       3.8247              0.0000     1.9390 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9390 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0411 f
  n238 (net)                                    2       6.7612              0.0000     2.0411 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   2.0412 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.1474 r
  n236 (net)                                    2      12.5826              0.0000     2.1474 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.1555 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.3747 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.3747 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.4270 f
  data arrival time                                                                    2.4270

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4730


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1789    0.2087 @   1.4664 r
  n2646 (net)                                   1      46.3440              0.0000     1.4664 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4781 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6550 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6550 r
  U1990/IN4 (NOR4X0)                                              0.3277    0.0965 @   1.7516 r
  U1990/QN (NOR4X0)                                               0.1915    0.1203     1.8719 f
  n36 (net)                                     1       3.5378              0.0000     1.8719 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.8719 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.9357 r
  n39 (net)                                     1       3.8247              0.0000     1.9357 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9357 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0378 f
  n238 (net)                                    2       6.7612              0.0000     2.0378 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   2.0379 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.1441 r
  n236 (net)                                    2      12.5826              0.0000     2.1441 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.1522 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.3714 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.3714 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.4237 f
  data arrival time                                                                    2.4237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.4237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.4763


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2415    0.2328 @   1.4962 r
  n2645 (net)                                   1      67.7491              0.0000     1.4962 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5287 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7103 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7103 r
  U1989/IN1 (NOR4X0)                                              0.2791    0.0435 @   1.7538 r
  U1989/QN (NOR4X0)                                               0.1837    0.0793     1.8331 f
  n37 (net)                                     1       4.1884              0.0000     1.8331 f
  U1991/IN2 (NAND4X0)                                             0.1837    0.0043 &   1.8373 f
  U1991/QN (NAND4X0)                                              0.1756    0.0641     1.9014 r
  n39 (net)                                     1       3.8247              0.0000     1.9014 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9014 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0035 f
  n238 (net)                                    2       6.7612              0.0000     2.0035 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   2.0036 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.1098 r
  n236 (net)                                    2      12.5826              0.0000     2.1098 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.1179 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.3371 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.3371 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.3894 f
  data arrival time                                                                    2.3894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2415    0.2354 @   1.4929 r
  n2645 (net)                                   1      67.7491              0.0000     1.4929 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5255 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7070 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7070 r
  U1989/IN1 (NOR4X0)                                              0.2791    0.0435 @   1.7506 r
  U1989/QN (NOR4X0)                                               0.1837    0.0793     1.8298 f
  n37 (net)                                     1       4.1884              0.0000     1.8298 f
  U1991/IN2 (NAND4X0)                                             0.1837    0.0043 &   1.8341 f
  U1991/QN (NAND4X0)                                              0.1756    0.0641     1.8982 r
  n39 (net)                                     1       3.8247              0.0000     1.8982 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8982 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0003 f
  n238 (net)                                    2       6.7612              0.0000     2.0003 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   2.0003 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.1065 r
  n236 (net)                                    2      12.5826              0.0000     2.1065 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.1147 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.3338 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.3338 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.3861 f
  data arrival time                                                                    2.3861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2324    0.2038 @   1.4672 f
  n2645 (net)                                   1      67.6900              0.0000     1.4672 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4984 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6754 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6754 f
  U1989/IN1 (NOR4X0)                                              0.2692    0.0427 @   1.7181 f
  U1989/QN (NOR4X0)                                               0.1883    0.0805     1.7986 r
  n37 (net)                                     1       4.1965              0.0000     1.7986 r
  U1991/IN2 (NAND4X0)                                             0.1883    0.0049 &   1.8035 r
  U1991/QN (NAND4X0)                                              0.1523    0.0537     1.8572 f
  n39 (net)                                     1       3.7400              0.0000     1.8572 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8572 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9270 r
  n238 (net)                                    2       6.8782              0.0000     1.9270 r
  U1995/IN1 (NAND2X0)                                             0.2155    0.0000 &   1.9271 r
  U1995/QN (NAND2X0)                                              0.1709    0.1144     2.0415 f
  n236 (net)                                    2      12.4420              0.0000     2.0415 f
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0495 f
  U3122/QN (NOR2X0)                                               0.4565    0.2152     2.2647 r
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2647 r
  io_cmd_v_o (out)                                                0.4565    0.0730 &   2.3378 r
  data arrival time                                                                    2.3378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2324    0.2047 @   1.4622 f
  n2645 (net)                                   1      67.6900              0.0000     1.4622 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4935 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6705 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6705 f
  U1989/IN1 (NOR4X0)                                              0.2692    0.0427 @   1.7132 f
  U1989/QN (NOR4X0)                                               0.1883    0.0805     1.7937 r
  n37 (net)                                     1       4.1965              0.0000     1.7937 r
  U1991/IN2 (NAND4X0)                                             0.1883    0.0049 &   1.7986 r
  U1991/QN (NAND4X0)                                              0.1523    0.0537     1.8523 f
  n39 (net)                                     1       3.7400              0.0000     1.8523 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8523 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9221 r
  n238 (net)                                    2       6.8782              0.0000     1.9221 r
  U1995/IN1 (NAND2X0)                                             0.2155    0.0000 &   1.9222 r
  U1995/QN (NAND2X0)                                              0.1709    0.1144     2.0365 f
  n236 (net)                                    2      12.4420              0.0000     2.0365 f
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0446 f
  U3122/QN (NOR2X0)                                               0.4565    0.2152     2.2598 r
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2598 r
  io_cmd_v_o (out)                                                0.4565    0.0730 &   2.3328 r
  data arrival time                                                                    2.3328

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5672


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)   0.0000   1.1802 r
  mem_arbiter/reqs_i[1]_hfs_netlink_517 (net)         340.4620              0.0000     1.1802 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1802 r
  mem_arbiter/enc/i[1] (net)                          340.4620              0.0000     1.1802 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1802 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             340.4620              0.0000     1.1802 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.6071    0.0748 @   1.2549 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0522    0.1475     1.4025 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.7554              0.0000     1.4025 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.4025 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.7554              0.0000     1.4025 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0522    0.0000 &   1.4025 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0372    0.0288     1.4313 f
  mem_arbiter/enc/n1 (net)                      1       3.3734              0.0000     1.4313 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0372    0.0000 &   1.4313 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.1561    0.0313     1.4625 r
  mem_arbiter/enc/o[0] (net)                    1       2.8457              0.0000     1.4625 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.4625 r
  mem_arbiter/grants_unmasked_lo[0] (net)               2.8457              0.0000     1.4625 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.1561    0.0000 &   1.4625 r
  mem_arbiter/U2/Q (AND2X1)                                       0.1100    0.1096     1.5721 r
  mem_arbiter/grants_o[0] (net)                 2      27.6049              0.0000     1.5721 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.5721 r
  fifo_yumi_li[0] (net)                                27.6049              0.0000     1.5721 r
  U1993/IN2 (NOR2X1)                                              0.1100    0.0141 &   1.5862 r
  U1993/QN (NOR2X1)                                               0.4255    0.2389 @   1.8251 f
  n237 (net)                                    2      84.6960              0.0000     1.8251 f
  U1994/INP (INVX0)                                               0.4279    0.0707 @   1.8958 f
  U1994/ZN (INVX0)                                                0.1126    0.0471     1.9429 r
  n40 (net)                                     1       2.6356              0.0000     1.9429 r
  U1995/IN2 (NAND2X0)                                             0.1126    0.0030 &   1.9458 r
  U1995/QN (NAND2X0)                                              0.1709    0.0880     2.0339 f
  n236 (net)                                    2      12.4420              0.0000     2.0339 f
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0419 f
  U3122/QN (NOR2X0)                                               0.4565    0.2152     2.2572 r
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2572 r
  io_cmd_v_o (out)                                                0.4565    0.0730 &   2.3302 r
  data arrival time                                                                    2.3302

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5698


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4653    0.3125 @   1.5588 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5588 r
  U1990/IN3 (NOR4X0)                                              0.4758    0.0878 @   1.6466 r
  U1990/QN (NOR4X0)                                               0.1915    0.1292     1.7758 f
  n36 (net)                                     1       3.5378              0.0000     1.7758 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.7758 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.8396 r
  n39 (net)                                     1       3.8247              0.0000     1.8396 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8396 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     1.9417 f
  n238 (net)                                    2       6.7612              0.0000     1.9417 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   1.9418 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.0480 r
  n236 (net)                                    2      12.5826              0.0000     2.0480 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0561 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.2753 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2753 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.3276 f
  data arrival time                                                                    2.3276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5724


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1695    0.1746 @   1.4380 f
  n2646 (net)                                   1      46.2848              0.0000     1.4380 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4488 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6257 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6257 f
  U1990/IN4 (NOR4X0)                                              0.3172    0.0926 @   1.7183 f
  U1990/QN (NOR4X0)                                               0.1899    0.0747     1.7930 r
  n36 (net)                                     1       3.6583              0.0000     1.7930 r
  U1991/IN3 (NAND4X0)                                             0.1899    0.0000 &   1.7930 r
  U1991/QN (NAND4X0)                                              0.1523    0.0527     1.8457 f
  n39 (net)                                     1       3.7400              0.0000     1.8457 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8457 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9155 r
  n238 (net)                                    2       6.8782              0.0000     1.9155 r
  U1995/IN1 (NAND2X0)                                             0.2155    0.0000 &   1.9155 r
  U1995/QN (NAND2X0)                                              0.1709    0.1144     2.0299 f
  n236 (net)                                    2      12.4420              0.0000     2.0299 f
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0380 f
  U3122/QN (NOR2X0)                                               0.4565    0.2152     2.2532 r
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2532 r
  io_cmd_v_o (out)                                                0.4565    0.0730 &   2.3262 r
  data arrival time                                                                    2.3262

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5738


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4653    0.3152 @   1.5553 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5553 r
  U1990/IN3 (NOR4X0)                                              0.4758    0.0878 @   1.6431 r
  U1990/QN (NOR4X0)                                               0.1915    0.1292     1.7723 f
  n36 (net)                                     1       3.5378              0.0000     1.7723 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.7723 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.8361 r
  n39 (net)                                     1       3.8247              0.0000     1.8361 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8361 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     1.9382 f
  n238 (net)                                    2       6.7612              0.0000     1.9382 f
  U1995/IN1 (NAND2X0)                                             0.1959    0.0000 &   1.9383 f
  U1995/QN (NAND2X0)                                              0.1709    0.1062     2.0445 r
  n236 (net)                                    2      12.5826              0.0000     2.0445 r
  U3122/IN2 (NOR2X0)                                              0.1709    0.0081 &   2.0526 r
  U3122/QN (NOR2X0)                                               0.3515    0.2192     2.2718 f
  io_cmd_v_o (net)                              1      49.0145              0.0000     2.2718 f
  io_cmd_v_o (out)                                                0.3515    0.0523 &   2.3241 f
  data arrival time                                                                    2.3241

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5759


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1789    0.2062 @   1.4696 r
  n2646 (net)                                   1      46.3440              0.0000     1.4696 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4814 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6583 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6583 r
  U1990/IN4 (NOR4X0)                                              0.3277    0.0965 @   1.7548 r
  U1990/QN (NOR4X0)                                               0.1915    0.1203     1.8752 f
  n36 (net)                                     1       3.5378              0.0000     1.8752 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.8752 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.9390 r
  n39 (net)                                     1       3.8247              0.0000     1.9390 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9390 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0411 f
  n238 (net)                                    2       6.7612              0.0000     2.0411 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   2.0412 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.1177 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.1177 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.1436 r
  data arrival time                                                                    2.1436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1789    0.2087 @   1.4664 r
  n2646 (net)                                   1      46.3440              0.0000     1.4664 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4781 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6550 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6550 r
  U1990/IN4 (NOR4X0)                                              0.3277    0.0965 @   1.7516 r
  U1990/QN (NOR4X0)                                               0.1915    0.1203     1.8719 f
  n36 (net)                                     1       3.5378              0.0000     1.8719 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.8719 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.9357 r
  n39 (net)                                     1       3.8247              0.0000     1.9357 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9357 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0378 f
  n238 (net)                                    2       6.7612              0.0000     2.0378 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   2.0379 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.1144 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.1144 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.1403 r
  data arrival time                                                                    2.1403

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7597


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2415    0.2328 @   1.4962 r
  n2645 (net)                                   1      67.7491              0.0000     1.4962 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5287 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7103 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7103 r
  U1989/IN1 (NOR4X0)                                              0.2791    0.0435 @   1.7538 r
  U1989/QN (NOR4X0)                                               0.1837    0.0793     1.8331 f
  n37 (net)                                     1       4.1884              0.0000     1.8331 f
  U1991/IN2 (NAND4X0)                                             0.1837    0.0043 &   1.8373 f
  U1991/QN (NAND4X0)                                              0.1756    0.0641     1.9014 r
  n39 (net)                                     1       3.8247              0.0000     1.9014 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.9014 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0035 f
  n238 (net)                                    2       6.7612              0.0000     2.0035 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   2.0036 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.0801 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0801 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.1060 r
  data arrival time                                                                    2.1060

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7940


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2415    0.2354 @   1.4929 r
  n2645 (net)                                   1      67.7491              0.0000     1.4929 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5255 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7070 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7070 r
  U1989/IN1 (NOR4X0)                                              0.2791    0.0435 @   1.7506 r
  U1989/QN (NOR4X0)                                               0.1837    0.0793     1.8298 f
  n37 (net)                                     1       4.1884              0.0000     1.8298 f
  U1991/IN2 (NAND4X0)                                             0.1837    0.0043 &   1.8341 f
  U1991/QN (NAND4X0)                                              0.1756    0.0641     1.8982 r
  n39 (net)                                     1       3.8247              0.0000     1.8982 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8982 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     2.0003 f
  n238 (net)                                    2       6.7612              0.0000     2.0003 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   2.0003 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.0769 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0769 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.1028 r
  data arrival time                                                                    2.1028

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7972


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2324    0.2038 @   1.4672 f
  n2645 (net)                                   1      67.6900              0.0000     1.4672 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4984 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6754 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6754 f
  U1989/IN1 (NOR4X0)                                              0.2692    0.0427 @   1.7181 f
  U1989/QN (NOR4X0)                                               0.1883    0.0805     1.7986 r
  n37 (net)                                     1       4.1965              0.0000     1.7986 r
  U1991/IN2 (NAND4X0)                                             0.1883    0.0049 &   1.8035 r
  U1991/QN (NAND4X0)                                              0.1523    0.0537     1.8572 f
  n39 (net)                                     1       3.7400              0.0000     1.8572 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8572 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9270 r
  n238 (net)                                    2       6.8782              0.0000     1.9270 r
  U3123/IN1 (NOR2X0)                                              0.2155    0.0001 &   1.9271 r
  U3123/QN (NOR2X0)                                               0.2126    0.0837     2.0108 f
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0108 f
  mem_cmd_v_o (out)                                               0.2126    0.0344 &   2.0452 f
  data arrival time                                                                    2.0452

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8548


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4653    0.3125 @   1.5588 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5588 r
  U1990/IN3 (NOR4X0)                                              0.4758    0.0878 @   1.6466 r
  U1990/QN (NOR4X0)                                               0.1915    0.1292     1.7758 f
  n36 (net)                                     1       3.5378              0.0000     1.7758 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.7758 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.8396 r
  n39 (net)                                     1       3.8247              0.0000     1.8396 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8396 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     1.9417 f
  n238 (net)                                    2       6.7612              0.0000     1.9417 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   1.9418 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.0183 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0183 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.0442 r
  data arrival time                                                                    2.0442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4653    0.3152 @   1.5553 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5553 r
  U1990/IN3 (NOR4X0)                                              0.4758    0.0878 @   1.6431 r
  U1990/QN (NOR4X0)                                               0.1915    0.1292     1.7723 f
  n36 (net)                                     1       3.5378              0.0000     1.7723 f
  U1991/IN3 (NAND4X0)                                             0.1915    0.0000 &   1.7723 f
  U1991/QN (NAND4X0)                                              0.1756    0.0638     1.8361 r
  n39 (net)                                     1       3.8247              0.0000     1.8361 r
  U1992/IN3 (NOR3X0)                                              0.1756    0.0000 &   1.8361 r
  U1992/QN (NOR3X0)                                               0.1959    0.1021     1.9382 f
  n238 (net)                                    2       6.7612              0.0000     1.9382 f
  U3123/IN1 (NOR2X0)                                              0.1959    0.0001 &   1.9383 f
  U3123/QN (NOR2X0)                                               0.1698    0.0765     2.0148 r
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0148 r
  mem_cmd_v_o (out)                                               0.1698    0.0259 &   2.0407 r
  data arrival time                                                                    2.0407

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8593


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2324    0.2047 @   1.4622 f
  n2645 (net)                                   1      67.6900              0.0000     1.4622 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4935 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6705 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6705 f
  U1989/IN1 (NOR4X0)                                              0.2692    0.0427 @   1.7132 f
  U1989/QN (NOR4X0)                                               0.1883    0.0805     1.7937 r
  n37 (net)                                     1       4.1965              0.0000     1.7937 r
  U1991/IN2 (NAND4X0)                                             0.1883    0.0049 &   1.7986 r
  U1991/QN (NAND4X0)                                              0.1523    0.0537     1.8523 f
  n39 (net)                                     1       3.7400              0.0000     1.8523 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8523 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9221 r
  n238 (net)                                    2       6.8782              0.0000     1.9221 r
  U3123/IN1 (NOR2X0)                                              0.2155    0.0001 &   1.9222 r
  U3123/QN (NOR2X0)                                               0.2126    0.0837     2.0059 f
  mem_cmd_v_o (net)                             1       8.5168              0.0000     2.0059 f
  mem_cmd_v_o (out)                                               0.2126    0.0344 &   2.0403 f
  data arrival time                                                                    2.0403

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8597


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1695    0.1746 @   1.4380 f
  n2646 (net)                                   1      46.2848              0.0000     1.4380 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4488 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6257 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6257 f
  U1990/IN4 (NOR4X0)                                              0.3172    0.0926 @   1.7183 f
  U1990/QN (NOR4X0)                                               0.1899    0.0747     1.7930 r
  n36 (net)                                     1       3.6583              0.0000     1.7930 r
  U1991/IN3 (NAND4X0)                                             0.1899    0.0000 &   1.7930 r
  U1991/QN (NAND4X0)                                              0.1523    0.0527     1.8457 f
  n39 (net)                                     1       3.7400              0.0000     1.8457 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8457 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9155 r
  n238 (net)                                    2       6.8782              0.0000     1.9155 r
  U3123/IN1 (NOR2X0)                                              0.2155    0.0001 &   1.9155 r
  U3123/QN (NOR2X0)                                               0.2126    0.0837     1.9993 f
  mem_cmd_v_o (net)                             1       8.5168              0.0000     1.9993 f
  mem_cmd_v_o (out)                                               0.2126    0.0344 &   2.0337 f
  data arrival time                                                                    2.0337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1695    0.1754 @   1.4330 f
  n2646 (net)                                   1      46.2848              0.0000     1.4330 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4439 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6207 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6207 f
  U1990/IN4 (NOR4X0)                                              0.3172    0.0926 @   1.7133 f
  U1990/QN (NOR4X0)                                               0.1899    0.0747     1.7880 r
  n36 (net)                                     1       3.6583              0.0000     1.7880 r
  U1991/IN3 (NAND4X0)                                             0.1899    0.0000 &   1.7881 r
  U1991/QN (NAND4X0)                                              0.1523    0.0527     1.8407 f
  n39 (net)                                     1       3.7400              0.0000     1.8407 f
  U1992/IN3 (NOR3X0)                                              0.1523    0.0000 &   1.8407 f
  U1992/QN (NOR3X0)                                               0.2155    0.0698     1.9105 r
  n238 (net)                                    2       6.8782              0.0000     1.9105 r
  U3123/IN1 (NOR2X0)                                              0.2155    0.0001 &   1.9106 r
  U3123/QN (NOR2X0)                                               0.2126    0.0837     1.9943 f
  mem_cmd_v_o (net)                             1       8.5168              0.0000     1.9943 f
  mem_cmd_v_o (out)                                               0.2126    0.0344 &   2.0287 f
  data arrival time                                                                    2.0287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1834/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1834/Q (MUX21X1)                                               0.5448    0.3412 @   1.5979 r
  io_cmd_o[39] (net)                            5     161.8657              0.0000     1.5979 r
  U1835/INP (NBUFFX2)                                             0.5595    0.1565 @   1.7543 r
  U1835/Z (NBUFFX2)                                               0.0563    0.1255     1.8798 r
  mem_cmd_o[39] (net)                           1       6.2358              0.0000     1.8798 r
  mem_cmd_o[39] (out)                                             0.0563    0.0025 &   1.8823 r
  data arrival time                                                                    1.8823

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0177


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  icc_place1976/S (MUX21X1)                                       0.5818    0.0732 @   1.2607 f
  icc_place1976/Q (MUX21X1)                                       0.5503    0.3379 @   1.5986 r
  io_cmd_o[53] (net)                            4     162.1246              0.0000     1.5986 r
  U1855/INP (NBUFFX2)                                             0.5690    0.1072 @   1.7057 r
  U1855/Z (NBUFFX2)                                               0.1020    0.1561 @   1.8618 r
  mem_cmd_o[53] (net)                           1      38.1087              0.0000     1.8618 r
  mem_cmd_o[53] (out)                                             0.1024    0.0190 @   1.8808 r
  data arrival time                                                                    1.8808

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0192


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1834/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1834/Q (MUX21X1)                                               0.5448    0.3439 @   1.5945 r
  io_cmd_o[39] (net)                            5     161.8657              0.0000     1.5945 r
  U1835/INP (NBUFFX2)                                             0.5595    0.1565 @   1.7510 r
  U1835/Z (NBUFFX2)                                               0.0563    0.1255     1.8764 r
  mem_cmd_o[39] (net)                           1       6.2358              0.0000     1.8764 r
  mem_cmd_o[39] (out)                                             0.0563    0.0025 &   1.8789 r
  data arrival time                                                                    1.8789

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0211


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  icc_place1976/S (MUX21X1)                                       0.6073    0.0745 @   1.2546 r
  icc_place1976/Q (MUX21X1)                                       0.5503    0.3406 @   1.5952 r
  io_cmd_o[53] (net)                            4     162.1246              0.0000     1.5952 r
  U1855/INP (NBUFFX2)                                             0.5690    0.1072 @   1.7024 r
  U1855/Z (NBUFFX2)                                               0.1020    0.1561 @   1.8585 r
  mem_cmd_o[53] (net)                           1      38.1087              0.0000     1.8585 r
  mem_cmd_o[53] (out)                                             0.1024    0.0190 @   1.8775 r
  data arrival time                                                                    1.8775

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0225


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1804/S (MUX21X1)                                               0.5825    0.0725 @   1.2600 f
  U1804/Q (MUX21X1)                                               0.5108    0.3300 @   1.5900 r
  io_cmd_o[24] (net)                            5     151.5676              0.0000     1.5900 r
  U1805/INP (NBUFFX2)                                             0.5236    0.1274 @   1.7174 r
  U1805/Z (NBUFFX2)                                               0.0839    0.1441 @   1.8615 r
  mem_cmd_o[24] (net)                           1      27.5278              0.0000     1.8615 r
  mem_cmd_o[24] (out)                                             0.0840    0.0125 @   1.8741 r
  data arrival time                                                                    1.8741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0259


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1804/S (MUX21X1)                                               0.6080    0.0737 @   1.2539 r
  U1804/Q (MUX21X1)                                               0.5108    0.3327 @   1.5866 r
  io_cmd_o[24] (net)                            5     151.5676              0.0000     1.5866 r
  U1805/INP (NBUFFX2)                                             0.5236    0.1274 @   1.7140 r
  U1805/Z (NBUFFX2)                                               0.0839    0.1441 @   1.8582 r
  mem_cmd_o[24] (net)                           1      27.5278              0.0000     1.8582 r
  mem_cmd_o[24] (out)                                             0.0840    0.0125 @   1.8707 r
  data arrival time                                                                    1.8707

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0293


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1806/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1806/Q (MUX21X1)                                               0.2532    0.2376 @   1.5010 r
  n2648 (net)                                   1      71.6066              0.0000     1.5010 r
  icc_place1899/INP (NBUFFX2)                                     0.2557    0.0265 @   1.5275 r
  icc_place1899/Z (NBUFFX2)                                       0.2943    0.1913 @   1.7188 r
  mem_cmd_o[25] (net)                           6     167.8699              0.0000     1.7188 r
  icc_place1982/INP (NBUFFX2)                                     0.3055    0.0494 @   1.7682 r
  icc_place1982/Z (NBUFFX2)                                       0.0465    0.0998     1.8681 r
  io_cmd_o[25] (net)                            1       7.8122              0.0000     1.8681 r
  io_cmd_o[25] (out)                                              0.0465    0.0002 &   1.8683 r
  data arrival time                                                                    1.8683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0317


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1806/S (MUX21X1)                                               0.6079    0.0774 @   1.2576 r
  U1806/Q (MUX21X1)                                               0.2532    0.2402 @   1.4977 r
  n2648 (net)                                   1      71.6066              0.0000     1.4977 r
  icc_place1899/INP (NBUFFX2)                                     0.2557    0.0265 @   1.5242 r
  icc_place1899/Z (NBUFFX2)                                       0.2943    0.1913 @   1.7156 r
  mem_cmd_o[25] (net)                           6     167.8699              0.0000     1.7156 r
  icc_place1982/INP (NBUFFX2)                                     0.3055    0.0494 @   1.7650 r
  icc_place1982/Z (NBUFFX2)                                       0.0465    0.0998     1.8648 r
  io_cmd_o[25] (net)                            1       7.8122              0.0000     1.8648 r
  io_cmd_o[25] (out)                                              0.0465    0.0002 &   1.8650 r
  data arrival time                                                                    1.8650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1760/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1760/Q (MUX21X1)                                               0.4594    0.3137 @   1.5746 r
  io_cmd_o[1] (net)                             4     136.2970              0.0000     1.5746 r
  U1761/INP (NBUFFX2)                                             0.4687    0.1108 @   1.6855 r
  U1761/Z (NBUFFX2)                                               0.1094    0.1519 @   1.8374 r
  mem_cmd_o[1] (net)                            1      46.3277              0.0000     1.8374 r
  mem_cmd_o[1] (out)                                              0.1102    0.0236 @   1.8609 r
  data arrival time                                                                    1.8609

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0391


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1789    0.2062 @   1.4696 r
  n2646 (net)                                   1      46.3440              0.0000     1.4696 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4814 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6583 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6583 r
  icc_place1980/INP (NBUFFX2)                                     0.3298    0.1044 @   1.7627 r
  icc_place1980/Z (NBUFFX2)                                       0.0417    0.0971     1.8598 r
  io_cmd_o[35] (net)                            1       3.0292              0.0000     1.8598 r
  io_cmd_o[35] (out)                                              0.0417    0.0000 &   1.8599 r
  data arrival time                                                                    1.8599

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0401


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1760/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1760/Q (MUX21X1)                                               0.4594    0.3164 @   1.5713 r
  io_cmd_o[1] (net)                             4     136.2970              0.0000     1.5713 r
  U1761/INP (NBUFFX2)                                             0.4687    0.1108 @   1.6821 r
  U1761/Z (NBUFFX2)                                               0.1094    0.1519 @   1.8340 r
  mem_cmd_o[1] (net)                            1      46.3277              0.0000     1.8340 r
  mem_cmd_o[1] (out)                                              0.1102    0.0236 @   1.8576 r
  data arrival time                                                                    1.8576

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0424


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1789    0.2087 @   1.4664 r
  n2646 (net)                                   1      46.3440              0.0000     1.4664 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4781 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6550 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6550 r
  icc_place1980/INP (NBUFFX2)                                     0.3298    0.1044 @   1.7594 r
  icc_place1980/Z (NBUFFX2)                                       0.0417    0.0971     1.8565 r
  io_cmd_o[35] (net)                            1       3.0292              0.0000     1.8565 r
  io_cmd_o[35] (out)                                              0.0417    0.0000 &   1.8566 r
  data arrival time                                                                    1.8566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1818/S (MUX21X1)                                               0.5800    0.0595 @   1.2470 f
  U1818/Q (MUX21X1)                                               0.5220    0.3293 @   1.5763 r
  io_cmd_o[31] (net)                            4     153.7003              0.0000     1.5763 r
  U1819/INP (NBUFFX2)                                             0.5366    0.1053 @   1.6816 r
  U1819/Z (NBUFFX2)                                               0.1271    0.1649 @   1.8464 r
  mem_cmd_o[31] (net)                           1      55.1868              0.0000     1.8464 r
  mem_cmd_o[31] (out)                                             0.1284    0.0098 @   1.8562 r
  data arrival time                                                                    1.8562

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0438


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1818/S (MUX21X1)                                               0.6055    0.0606 @   1.2408 r
  U1818/Q (MUX21X1)                                               0.5220    0.3320 @   1.5727 r
  io_cmd_o[31] (net)                            4     153.7003              0.0000     1.5727 r
  U1819/INP (NBUFFX2)                                             0.5366    0.1053 @   1.6781 r
  U1819/Z (NBUFFX2)                                               0.1271    0.1649 @   1.8429 r
  mem_cmd_o[31] (net)                           1      55.1868              0.0000     1.8429 r
  mem_cmd_o[31] (out)                                             0.1284    0.0098 @   1.8527 r
  data arrival time                                                                    1.8527

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0473


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2415    0.2328 @   1.4962 r
  n2645 (net)                                   1      67.7491              0.0000     1.4962 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5287 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7103 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7103 r
  icc_place1979/INP (NBUFFX2)                                     0.2783    0.0392 @   1.7495 r
  icc_place1979/Z (NBUFFX2)                                       0.0405    0.0926     1.8421 r
  io_cmd_o[36] (net)                            1       4.0907              0.0000     1.8421 r
  io_cmd_o[36] (out)                                              0.0405    0.0001 &   1.8421 r
  data arrival time                                                                    1.8421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2415    0.2354 @   1.4929 r
  n2645 (net)                                   1      67.7491              0.0000     1.4929 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5255 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7070 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7070 r
  icc_place1979/INP (NBUFFX2)                                     0.2783    0.0392 @   1.7462 r
  icc_place1979/Z (NBUFFX2)                                       0.0405    0.0926     1.8388 r
  io_cmd_o[36] (net)                            1       4.0907              0.0000     1.8388 r
  io_cmd_o[36] (out)                                              0.0405    0.0001 &   1.8389 r
  data arrival time                                                                    1.8389

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0611


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1834/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1834/Q (MUX21X1)                                               0.5263    0.3259 @   1.5825 f
  io_cmd_o[39] (net)                            5     161.4584              0.0000     1.5825 f
  U1835/INP (NBUFFX2)                                             0.5414    0.1512 @   1.7337 f
  U1835/Z (NBUFFX2)                                               0.0490    0.0941     1.8278 f
  mem_cmd_o[39] (net)                           1       6.2358              0.0000     1.8278 f
  mem_cmd_o[39] (out)                                             0.0490    0.0022 &   1.8299 f
  data arrival time                                                                    1.8299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  icc_place1976/S (MUX21X1)                                       0.5818    0.0732 @   1.2607 f
  icc_place1976/Q (MUX21X1)                                       0.5322    0.3223 @   1.5830 f
  io_cmd_o[53] (net)                            4     161.8999              0.0000     1.5830 f
  U1855/INP (NBUFFX2)                                             0.5536    0.1053 @   1.6883 f
  U1855/Z (NBUFFX2)                                               0.0936    0.1249 @   1.8132 f
  mem_cmd_o[53] (net)                           1      38.1087              0.0000     1.8132 f
  mem_cmd_o[53] (out)                                             0.0941    0.0164 @   1.8296 f
  data arrival time                                                                    1.8296

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0704


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1834/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1834/Q (MUX21X1)                                               0.5263    0.3269 @   1.5775 f
  io_cmd_o[39] (net)                            5     161.4584              0.0000     1.5775 f
  U1835/INP (NBUFFX2)                                             0.5414    0.1512 @   1.7286 f
  U1835/Z (NBUFFX2)                                               0.0490    0.0941     1.8227 f
  mem_cmd_o[39] (net)                           1       6.2358              0.0000     1.8227 f
  mem_cmd_o[39] (out)                                             0.0490    0.0022 &   1.8249 f
  data arrival time                                                                    1.8249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  icc_place1976/S (MUX21X1)                                       0.6073    0.0745 @   1.2546 r
  icc_place1976/Q (MUX21X1)                                       0.5322    0.3233 @   1.5780 f
  io_cmd_o[53] (net)                            4     161.8999              0.0000     1.5780 f
  U1855/INP (NBUFFX2)                                             0.5536    0.1053 @   1.6833 f
  U1855/Z (NBUFFX2)                                               0.0936    0.1249 @   1.8082 f
  mem_cmd_o[53] (net)                           1      38.1087              0.0000     1.8082 f
  mem_cmd_o[53] (out)                                             0.0941    0.0164 @   1.8246 f
  data arrival time                                                                    1.8246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1804/S (MUX21X1)                                               0.5825    0.0725 @   1.2600 f
  U1804/Q (MUX21X1)                                               0.4936    0.3133 @   1.5732 f
  io_cmd_o[24] (net)                            5     151.2523              0.0000     1.5732 f
  U1805/INP (NBUFFX2)                                             0.5068    0.1233 @   1.6966 f
  U1805/Z (NBUFFX2)                                               0.0762    0.1148 @   1.8114 f
  mem_cmd_o[24] (net)                           1      27.5278              0.0000     1.8114 f
  mem_cmd_o[24] (out)                                             0.0763    0.0116 @   1.8229 f
  data arrival time                                                                    1.8229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1804/S (MUX21X1)                                               0.6080    0.0737 @   1.2539 r
  U1804/Q (MUX21X1)                                               0.4936    0.3143 @   1.5682 f
  io_cmd_o[24] (net)                            5     151.2523              0.0000     1.5682 f
  U1805/INP (NBUFFX2)                                             0.5068    0.1233 @   1.6915 f
  U1805/Z (NBUFFX2)                                               0.0762    0.1148 @   1.8063 f
  mem_cmd_o[24] (net)                           1      27.5278              0.0000     1.8063 f
  mem_cmd_o[24] (out)                                             0.0763    0.0116 @   1.8179 f
  data arrival time                                                                    1.8179

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0821


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1806/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1806/Q (MUX21X1)                                               0.2447    0.2092 @   1.4726 f
  n2648 (net)                                   1      71.5474              0.0000     1.4726 f
  icc_place1899/INP (NBUFFX2)                                     0.2464    0.0255 @   1.4981 f
  icc_place1899/Z (NBUFFX2)                                       0.2833    0.1870 @   1.6851 f
  mem_cmd_o[25] (net)                           6     167.5263              0.0000     1.6851 f
  icc_place1982/INP (NBUFFX2)                                     0.2949    0.0475 @   1.7326 f
  icc_place1982/Z (NBUFFX2)                                       0.0408    0.0828     1.8154 f
  io_cmd_o[25] (net)                            1       7.8122              0.0000     1.8154 f
  io_cmd_o[25] (out)                                              0.0408    0.0002 &   1.8156 f
  data arrival time                                                                    1.8156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1789    0.2062 @   1.4696 r
  n2646 (net)                                   1      46.3440              0.0000     1.4696 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4814 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6583 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6583 r
  mem_cmd_o[35] (out)                                             0.3333    0.1540 @   1.8123 r
  data arrival time                                                                    1.8123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1812/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1812/Q (MUX21X1)                                               0.1315    0.1869     1.4503 r
  n2647 (net)                                   1      31.8393              0.0000     1.4503 r
  icc_place1898/INP (NBUFFX2)                                     0.1315    0.0214 &   1.4717 r
  icc_place1898/Z (NBUFFX2)                                       0.2835    0.1587 @   1.6304 r
  mem_cmd_o[28] (net)                           4     160.3156              0.0000     1.6304 r
  icc_place1981/INP (NBUFFX2)                                     0.3088    0.0826 @   1.7130 r
  icc_place1981/Z (NBUFFX2)                                       0.0411    0.0952     1.8083 r
  io_cmd_o[28] (net)                            1       3.4258              0.0000     1.8083 r
  io_cmd_o[28] (out)                                              0.0411    0.0024 &   1.8106 r
  data arrival time                                                                    1.8106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1806/S (MUX21X1)                                               0.6079    0.0774 @   1.2576 r
  U1806/Q (MUX21X1)                                               0.2447    0.2101 @   1.4677 f
  n2648 (net)                                   1      71.5474              0.0000     1.4677 f
  icc_place1899/INP (NBUFFX2)                                     0.2464    0.0255 @   1.4932 f
  icc_place1899/Z (NBUFFX2)                                       0.2833    0.1870 @   1.6802 f
  mem_cmd_o[25] (net)                           6     167.5263              0.0000     1.6802 f
  icc_place1982/INP (NBUFFX2)                                     0.2949    0.0475 @   1.7277 f
  icc_place1982/Z (NBUFFX2)                                       0.0408    0.0828     1.8105 f
  io_cmd_o[25] (net)                            1       7.8122              0.0000     1.8105 f
  io_cmd_o[25] (out)                                              0.0408    0.0002 &   1.8106 f
  data arrival time                                                                    1.8106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1789    0.2087 @   1.4664 r
  n2646 (net)                                   1      46.3440              0.0000     1.4664 r
  icc_place1897/INP (NBUFFX2)                                     0.1793    0.0118 @   1.4781 r
  icc_place1897/Z (NBUFFX2)                                       0.3068    0.1769 @   1.6550 r
  mem_cmd_o[35] (net)                           5     175.4961              0.0000     1.6550 r
  mem_cmd_o[35] (out)                                             0.3333    0.1540 @   1.8090 r
  data arrival time                                                                    1.8090

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0910


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1760/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1760/Q (MUX21X1)                                               0.4440    0.2951 @   1.5560 f
  io_cmd_o[1] (net)                             4     136.0723              0.0000     1.5560 f
  U1761/INP (NBUFFX2)                                             0.4535    0.1062 @   1.6622 f
  U1761/Z (NBUFFX2)                                               0.1006    0.1265 @   1.7888 f
  mem_cmd_o[1] (net)                            1      46.3277              0.0000     1.7888 f
  mem_cmd_o[1] (out)                                              0.1015    0.0200 @   1.8088 f
  data arrival time                                                                    1.8088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1818/S (MUX21X1)                                               0.5800    0.0595 @   1.2470 f
  U1818/Q (MUX21X1)                                               0.5048    0.3127 @   1.5597 f
  io_cmd_o[31] (net)                            4     153.4756              0.0000     1.5597 f
  U1819/INP (NBUFFX2)                                             0.5218    0.1029 @   1.6626 f
  U1819/Z (NBUFFX2)                                               0.1170    0.1360 @   1.7987 f
  mem_cmd_o[31] (net)                           1      55.1868              0.0000     1.7987 f
  mem_cmd_o[31] (out)                                             0.1184    0.0098 @   1.8084 f
  data arrival time                                                                    1.8084

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0916


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1812/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1812/Q (MUX21X1)                                               0.1315    0.1894     1.4469 r
  n2647 (net)                                   1      31.8393              0.0000     1.4469 r
  icc_place1898/INP (NBUFFX2)                                     0.1315    0.0214 &   1.4683 r
  icc_place1898/Z (NBUFFX2)                                       0.2835    0.1587 @   1.6270 r
  mem_cmd_o[28] (net)                           4     160.3156              0.0000     1.6270 r
  icc_place1981/INP (NBUFFX2)                                     0.3088    0.0826 @   1.7096 r
  icc_place1981/Z (NBUFFX2)                                       0.0411    0.0952     1.8049 r
  io_cmd_o[28] (net)                            1       3.4258              0.0000     1.8049 r
  io_cmd_o[28] (out)                                              0.0411    0.0024 &   1.8073 r
  data arrival time                                                                    1.8073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1695    0.1746 @   1.4380 f
  n2646 (net)                                   1      46.2848              0.0000     1.4380 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4488 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6257 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6257 f
  icc_place1980/INP (NBUFFX2)                                     0.3193    0.1004 @   1.7260 f
  icc_place1980/Z (NBUFFX2)                                       0.0360    0.0787     1.8047 f
  io_cmd_o[35] (net)                            1       3.0292              0.0000     1.8047 f
  io_cmd_o[35] (out)                                              0.0360    0.0000 &   1.8047 f
  data arrival time                                                                    1.8047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1760/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1760/Q (MUX21X1)                                               0.4440    0.2961 @   1.5510 f
  io_cmd_o[1] (net)                             4     136.0723              0.0000     1.5510 f
  U1761/INP (NBUFFX2)                                             0.4535    0.1062 @   1.6572 f
  U1761/Z (NBUFFX2)                                               0.1006    0.1265 @   1.7837 f
  mem_cmd_o[1] (net)                            1      46.3277              0.0000     1.7837 f
  mem_cmd_o[1] (out)                                              0.1015    0.0200 @   1.8038 f
  data arrival time                                                                    1.8038

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0962


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1818/S (MUX21X1)                                               0.6055    0.0606 @   1.2408 r
  U1818/Q (MUX21X1)                                               0.5048    0.3138 @   1.5545 f
  io_cmd_o[31] (net)                            4     153.4756              0.0000     1.5545 f
  U1819/INP (NBUFFX2)                                             0.5218    0.1029 @   1.6574 f
  U1819/Z (NBUFFX2)                                               0.1170    0.1360 @   1.7935 f
  mem_cmd_o[31] (net)                           1      55.1868              0.0000     1.7935 f
  mem_cmd_o[31] (out)                                             0.1184    0.0098 @   1.8032 f
  data arrival time                                                                    1.8032

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1806/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1806/Q (MUX21X1)                                               0.2532    0.2376 @   1.5010 r
  n2648 (net)                                   1      71.6066              0.0000     1.5010 r
  icc_place1899/INP (NBUFFX2)                                     0.2557    0.0265 @   1.5275 r
  icc_place1899/Z (NBUFFX2)                                       0.2943    0.1913 @   1.7188 r
  mem_cmd_o[25] (net)                           6     167.8699              0.0000     1.7188 r
  mem_cmd_o[25] (out)                                             0.3093    0.0844 @   1.8032 r
  data arrival time                                                                    1.8032

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1832/S (MUX21X1)                                               0.5823    0.0727 @   1.2602 f
  U1832/Q (MUX21X1)                                               0.4426    0.3070 @   1.5672 r
  io_cmd_o[38] (net)                            5     130.8115              0.0000     1.5672 r
  U1833/INP (NBUFFX2)                                             0.4501    0.1061 @   1.6733 r
  U1833/Z (NBUFFX2)                                               0.0535    0.1164     1.7897 r
  mem_cmd_o[38] (net)                           1       7.8568              0.0000     1.7897 r
  mem_cmd_o[38] (out)                                             0.0535    0.0104 &   1.8001 r
  data arrival time                                                                    1.8001

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.0999


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1806/S (MUX21X1)                                               0.6079    0.0774 @   1.2576 r
  U1806/Q (MUX21X1)                                               0.2532    0.2402 @   1.4977 r
  n2648 (net)                                   1      71.6066              0.0000     1.4977 r
  icc_place1899/INP (NBUFFX2)                                     0.2557    0.0265 @   1.5242 r
  icc_place1899/Z (NBUFFX2)                                       0.2943    0.1913 @   1.7156 r
  mem_cmd_o[25] (net)                           6     167.8699              0.0000     1.7156 r
  mem_cmd_o[25] (out)                                             0.3093    0.0844 @   1.8000 r
  data arrival time                                                                    1.8000

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1000


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1695    0.1754 @   1.4330 f
  n2646 (net)                                   1      46.2848              0.0000     1.4330 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4439 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6207 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6207 f
  icc_place1980/INP (NBUFFX2)                                     0.3193    0.1004 @   1.7211 f
  icc_place1980/Z (NBUFFX2)                                       0.0360    0.0787     1.7998 f
  io_cmd_o[35] (net)                            1       3.0292              0.0000     1.7998 f
  io_cmd_o[35] (out)                                              0.0360    0.0000 &   1.7998 f
  data arrival time                                                                    1.7998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1832/S (MUX21X1)                                               0.6078    0.0740 @   1.2541 r
  U1832/Q (MUX21X1)                                               0.4426    0.3097 @   1.5638 r
  io_cmd_o[38] (net)                            5     130.8115              0.0000     1.5638 r
  U1833/INP (NBUFFX2)                                             0.4501    0.1061 @   1.6699 r
  U1833/Z (NBUFFX2)                                               0.0535    0.1164     1.7863 r
  mem_cmd_o[38] (net)                           1       7.8568              0.0000     1.7863 r
  mem_cmd_o[38] (out)                                             0.0535    0.0104 &   1.7967 r
  data arrival time                                                                    1.7967

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1033


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2324    0.2038 @   1.4672 f
  n2645 (net)                                   1      67.6900              0.0000     1.4672 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4984 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6754 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6754 f
  icc_place1979/INP (NBUFFX2)                                     0.2683    0.0387 @   1.7141 f
  icc_place1979/Z (NBUFFX2)                                       0.0351    0.0770     1.7911 f
  io_cmd_o[36] (net)                            1       4.0907              0.0000     1.7911 f
  io_cmd_o[36] (out)                                              0.0351    0.0001 &   1.7912 f
  data arrival time                                                                    1.7912

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1088


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2324    0.2047 @   1.4622 f
  n2645 (net)                                   1      67.6900              0.0000     1.4622 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4935 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6705 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6705 f
  icc_place1979/INP (NBUFFX2)                                     0.2683    0.0387 @   1.7092 f
  icc_place1979/Z (NBUFFX2)                                       0.0351    0.0770     1.7862 f
  io_cmd_o[36] (net)                            1       4.0907              0.0000     1.7862 f
  io_cmd_o[36] (out)                                              0.0351    0.0001 &   1.7862 f
  data arrival time                                                                    1.7862

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1138


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4653    0.3125 @   1.5588 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5588 r
  U1831/INP (NBUFFX2)                                             0.4748    0.0932 @   1.6520 r
  U1831/Z (NBUFFX2)                                               0.0555    0.1201     1.7721 r
  mem_cmd_o[37] (net)                           1       8.5711              0.0000     1.7721 r
  mem_cmd_o[37] (out)                                             0.0555    0.0058 &   1.7778 r
  data arrival time                                                                    1.7778

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1222


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1826/S (MUX21X1)                                               0.5824    0.0760 @   1.2634 f
  U1826/Q (MUX21X1)                                               0.1695    0.1746 @   1.4380 f
  n2646 (net)                                   1      46.2848              0.0000     1.4380 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4488 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6257 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6257 f
  mem_cmd_o[35] (out)                                             0.3229    0.1487 @   1.7744 f
  data arrival time                                                                    1.7744

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1256


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4653    0.3152 @   1.5553 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5553 r
  U1831/INP (NBUFFX2)                                             0.4748    0.0932 @   1.6484 r
  U1831/Z (NBUFFX2)                                               0.0555    0.1201     1.7685 r
  mem_cmd_o[37] (net)                           1       8.5711              0.0000     1.7685 r
  mem_cmd_o[37] (out)                                             0.0555    0.0058 &   1.7743 r
  data arrival time                                                                    1.7743

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1257


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1786/S (MUX21X1)                                               0.5799    0.0596 @   1.2470 f
  U1786/Q (MUX21X1)                                               0.4052    0.2933 @   1.5404 r
  io_cmd_o[15] (net)                            4     119.1611              0.0000     1.5404 r
  U1787/INP (NBUFFX2)                                             0.4113    0.1140 @   1.6543 r
  U1787/Z (NBUFFX2)                                               0.0525    0.1128     1.7671 r
  mem_cmd_o[15] (net)                           1       8.5603              0.0000     1.7671 r
  mem_cmd_o[15] (out)                                             0.0525    0.0050 &   1.7721 r
  data arrival time                                                                    1.7721

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1826/S (MUX21X1)                                               0.6079    0.0775 @   1.2576 r
  U1826/Q (MUX21X1)                                               0.1695    0.1754 @   1.4330 f
  n2646 (net)                                   1      46.2848              0.0000     1.4330 f
  icc_place1897/INP (NBUFFX2)                                     0.1700    0.0108 @   1.4439 f
  icc_place1897/Z (NBUFFX2)                                       0.2955    0.1769 @   1.6207 f
  mem_cmd_o[35] (net)                           5     175.2265              0.0000     1.6207 f
  mem_cmd_o[35] (out)                                             0.3229    0.1487 @   1.7694 f
  data arrival time                                                                    1.7694

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1306


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2415    0.2328 @   1.4962 r
  n2645 (net)                                   1      67.7491              0.0000     1.4962 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5287 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7103 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7103 r
  mem_cmd_o[36] (out)                                             0.2819    0.0590 @   1.7692 r
  data arrival time                                                                    1.7692

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1308


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1786/S (MUX21X1)                                               0.6054    0.0607 @   1.2408 r
  U1786/Q (MUX21X1)                                               0.4052    0.2960 @   1.5368 r
  io_cmd_o[15] (net)                            4     119.1611              0.0000     1.5368 r
  U1787/INP (NBUFFX2)                                             0.4113    0.1140 @   1.6508 r
  U1787/Z (NBUFFX2)                                               0.0525    0.1128     1.7636 r
  mem_cmd_o[15] (net)                           1       8.5603              0.0000     1.7636 r
  mem_cmd_o[15] (out)                                             0.0525    0.0050 &   1.7686 r
  data arrival time                                                                    1.7686

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1314


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1806/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1806/Q (MUX21X1)                                               0.2447    0.2092 @   1.4726 f
  n2648 (net)                                   1      71.5474              0.0000     1.4726 f
  icc_place1899/INP (NBUFFX2)                                     0.2464    0.0255 @   1.4981 f
  icc_place1899/Z (NBUFFX2)                                       0.2833    0.1870 @   1.6851 f
  mem_cmd_o[25] (net)                           6     167.5263              0.0000     1.6851 f
  mem_cmd_o[25] (out)                                             0.2989    0.0821 @   1.7672 f
  data arrival time                                                                    1.7672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2415    0.2354 @   1.4929 r
  n2645 (net)                                   1      67.7491              0.0000     1.4929 r
  icc_place1896/INP (NBUFFX2)                                     0.2437    0.0325 @   1.5255 r
  icc_place1896/Z (NBUFFX2)                                       0.2689    0.1816 @   1.7070 r
  mem_cmd_o[36] (net)                           5     152.7791              0.0000     1.7070 r
  mem_cmd_o[36] (out)                                             0.2819    0.0590 @   1.7660 r
  data arrival time                                                                    1.7660

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1340


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1790/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1790/Q (MUX21X1)                                               0.4584    0.3095 @   1.5559 r
  io_cmd_o[17] (net)                            4     134.8068              0.0000     1.5559 r
  U1791/INP (NBUFFX2)                                             0.4682    0.0554 @   1.6113 r
  U1791/Z (NBUFFX2)                                               0.0911    0.1426 @   1.7539 r
  mem_cmd_o[17] (net)                           1      34.0319              0.0000     1.7539 r
  mem_cmd_o[17] (out)                                             0.0914    0.0094 @   1.7633 r
  data arrival time                                                                    1.7633

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1367


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1806/S (MUX21X1)                                               0.6079    0.0774 @   1.2576 r
  U1806/Q (MUX21X1)                                               0.2447    0.2101 @   1.4677 f
  n2648 (net)                                   1      71.5474              0.0000     1.4677 f
  icc_place1899/INP (NBUFFX2)                                     0.2464    0.0255 @   1.4932 f
  icc_place1899/Z (NBUFFX2)                                       0.2833    0.1870 @   1.6802 f
  mem_cmd_o[25] (net)                           6     167.5263              0.0000     1.6802 f
  mem_cmd_o[25] (out)                                             0.2989    0.0821 @   1.7623 f
  data arrival time                                                                    1.7623

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1377


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1790/S (MUX21X1)                                               0.6053    0.0600 @   1.2401 r
  U1790/Q (MUX21X1)                                               0.4584    0.3122 @   1.5523 r
  io_cmd_o[17] (net)                            4     134.8068              0.0000     1.5523 r
  U1791/INP (NBUFFX2)                                             0.4682    0.0554 @   1.6077 r
  U1791/Z (NBUFFX2)                                               0.0911    0.1426 @   1.7504 r
  mem_cmd_o[17] (net)                           1      34.0319              0.0000     1.7504 r
  mem_cmd_o[17] (out)                                             0.0914    0.0094 @   1.7598 r
  data arrival time                                                                    1.7598

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1840/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1840/Q (MUX21X1)                                               0.4100    0.2957 @   1.5626 r
  io_cmd_o[42] (net)                            5     120.8006              0.0000     1.5626 r
  U1841/INP (NBUFFX2)                                             0.4162    0.0611 @   1.6238 r
  U1841/Z (NBUFFX2)                                               0.0701    0.1280 @   1.7518 r
  mem_cmd_o[42] (net)                           1      23.2874              0.0000     1.7518 r
  mem_cmd_o[42] (out)                                             0.0701    0.0075 @   1.7592 r
  data arrival time                                                                    1.7592

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1408


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1780/S (MUX21X1)                                               0.5728    0.0312 @   1.2187 f
  U1780/Q (MUX21X1)                                               0.0855    0.1594     1.3780 r
  n4557 (net)                                   1      14.6164              0.0000     1.3780 r
  icc_place1901/INP (NBUFFX2)                                     0.0855    0.0090 &   1.3870 r
  icc_place1901/Z (NBUFFX2)                                       0.3851    0.1703 @   1.5573 r
  n2567 (net)                                   4     218.6526              0.0000     1.5573 r
  icc_place1983/INP (NBUFFX2)                                     0.4334    0.0713 @   1.6286 r
  icc_place1983/Z (NBUFFX2)                                       0.0456    0.1076     1.7362 r
  io_cmd_o[12] (net)                            1       2.0744              0.0000     1.7362 r
  io_cmd_o[12] (out)                                              0.0456    0.0206 &   1.7568 r
  data arrival time                                                                    1.7568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1840/S (MUX21X1)                                               0.6060    0.0808 @   1.2609 r
  U1840/Q (MUX21X1)                                               0.4100    0.2982 @   1.5591 r
  io_cmd_o[42] (net)                            5     120.8006              0.0000     1.5591 r
  U1841/INP (NBUFFX2)                                             0.4162    0.0611 @   1.6202 r
  U1841/Z (NBUFFX2)                                               0.0701    0.1280 @   1.7482 r
  mem_cmd_o[42] (net)                           1      23.2874              0.0000     1.7482 r
  mem_cmd_o[42] (out)                                             0.0701    0.0075 @   1.7557 r
  data arrival time                                                                    1.7557

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1443


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1842/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1842/Q (MUX21X1)                                               0.3887    0.2887 @   1.5488 r
  io_cmd_o[43] (net)                            5     114.3726              0.0000     1.5488 r
  U1843/INP (NBUFFX2)                                             0.3939    0.0763 @   1.6251 r
  U1843/Z (NBUFFX2)                                               0.0651    0.1225 @   1.7476 r
  mem_cmd_o[43] (net)                           1      19.9559              0.0000     1.7476 r
  mem_cmd_o[43] (out)                                             0.0651    0.0078 @   1.7554 r
  data arrival time                                                                    1.7554

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1780/S (MUX21X1)                                               0.5984    0.0318 @   1.2119 r
  U1780/Q (MUX21X1)                                               0.0855    0.1617     1.3736 r
  n4557 (net)                                   1      14.6164              0.0000     1.3736 r
  icc_place1901/INP (NBUFFX2)                                     0.0855    0.0090 &   1.3827 r
  icc_place1901/Z (NBUFFX2)                                       0.3851    0.1703 @   1.5529 r
  n2567 (net)                                   4     218.6526              0.0000     1.5529 r
  icc_place1983/INP (NBUFFX2)                                     0.4334    0.0713 @   1.6243 r
  icc_place1983/Z (NBUFFX2)                                       0.0456    0.1076     1.7318 r
  io_cmd_o[12] (net)                            1       2.0744              0.0000     1.7318 r
  io_cmd_o[12] (out)                                              0.0456    0.0206 &   1.7524 r
  data arrival time                                                                    1.7524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1842/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1842/Q (MUX21X1)                                               0.3887    0.2913 @   1.5458 r
  io_cmd_o[43] (net)                            5     114.3726              0.0000     1.5458 r
  U1843/INP (NBUFFX2)                                             0.3939    0.0763 @   1.6220 r
  U1843/Z (NBUFFX2)                                               0.0651    0.1225 @   1.7445 r
  mem_cmd_o[43] (net)                           1      19.9559              0.0000     1.7445 r
  mem_cmd_o[43] (out)                                             0.0651    0.0078 @   1.7523 r
  data arrival time                                                                    1.7523

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1477


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1834/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1834/Q (MUX21X1)                                               0.5448    0.3412 @   1.5979 r
  io_cmd_o[39] (net)                            5     161.8657              0.0000     1.5979 r
  io_cmd_o[39] (out)                                              0.5588    0.1509 @   1.7488 r
  data arrival time                                                                    1.7488

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1512


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1832/S (MUX21X1)                                               0.5823    0.0727 @   1.2602 f
  U1832/Q (MUX21X1)                                               0.4274    0.2873 @   1.5475 f
  io_cmd_o[38] (net)                            5     130.4842              0.0000     1.5475 f
  U1833/INP (NBUFFX2)                                             0.4351    0.1019 @   1.6494 f
  U1833/Z (NBUFFX2)                                               0.0467    0.0909     1.7403 f
  mem_cmd_o[38] (net)                           1       7.8568              0.0000     1.7403 f
  mem_cmd_o[38] (out)                                             0.0467    0.0084 &   1.7486 f
  data arrival time                                                                    1.7486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1812/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1812/Q (MUX21X1)                                               0.1257    0.1520     1.4154 f
  n2647 (net)                                   1      31.7801              0.0000     1.4154 f
  icc_place1898/INP (NBUFFX2)                                     0.1257    0.0199 &   1.4353 f
  icc_place1898/Z (NBUFFX2)                                       0.2726    0.1607 @   1.5960 f
  mem_cmd_o[28] (net)                           4     160.0908              0.0000     1.5960 f
  icc_place1981/INP (NBUFFX2)                                     0.2990    0.0728 @   1.6688 f
  icc_place1981/Z (NBUFFX2)                                       0.0356    0.0780     1.7468 f
  io_cmd_o[28] (net)                            1       3.4258              0.0000     1.7468 f
  io_cmd_o[28] (out)                                              0.0356    0.0017 &   1.7485 f
  data arrival time                                                                    1.7485

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1515


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1834/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1834/Q (MUX21X1)                                               0.5448    0.3439 @   1.5945 r
  io_cmd_o[39] (net)                            5     161.8657              0.0000     1.5945 r
  io_cmd_o[39] (out)                                              0.5588    0.1509 @   1.7454 r
  data arrival time                                                                    1.7454

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1546


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1832/S (MUX21X1)                                               0.6078    0.0740 @   1.2541 r
  U1832/Q (MUX21X1)                                               0.4274    0.2884 @   1.5425 f
  io_cmd_o[38] (net)                            5     130.4842              0.0000     1.5425 f
  U1833/INP (NBUFFX2)                                             0.4351    0.1019 @   1.6444 f
  U1833/Z (NBUFFX2)                                               0.0467    0.0909     1.7353 f
  mem_cmd_o[38] (net)                           1       7.8568              0.0000     1.7353 f
  mem_cmd_o[38] (out)                                             0.0467    0.0084 &   1.7436 f
  data arrival time                                                                    1.7436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1812/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1812/Q (MUX21X1)                                               0.1257    0.1528     1.4103 f
  n2647 (net)                                   1      31.7801              0.0000     1.4103 f
  icc_place1898/INP (NBUFFX2)                                     0.1257    0.0199 &   1.4302 f
  icc_place1898/Z (NBUFFX2)                                       0.2726    0.1607 @   1.5909 f
  mem_cmd_o[28] (net)                           4     160.0908              0.0000     1.5909 f
  icc_place1981/INP (NBUFFX2)                                     0.2990    0.0728 @   1.6637 f
  icc_place1981/Z (NBUFFX2)                                       0.0356    0.0780     1.7417 f
  io_cmd_o[28] (net)                            1       3.4258              0.0000     1.7417 f
  io_cmd_o[28] (out)                                              0.0356    0.0017 &   1.7434 f
  data arrival time                                                                    1.7434

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1566


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1856/IN1 (AND2X1)                                              0.5766    0.0000 @   1.1802 r
  U1856/Q (AND2X1)                                                0.5352    0.3166 @   1.4968 r
  io_cmd_o[54] (net)                            4     157.4019              0.0000     1.4968 r
  U1857/INP (NBUFFX2)                                             0.5539    0.1172 @   1.6140 r
  U1857/Z (NBUFFX2)                                               0.0515    0.1202     1.7343 r
  mem_cmd_o[54] (net)                           1       2.4361              0.0000     1.7343 r
  mem_cmd_o[54] (out)                                             0.0515    0.0000 &   1.7343 r
  data arrival time                                                                    1.7343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1810/S (MUX21X1)                                               0.5823    0.0726 @   1.2600 f
  U1810/Q (MUX21X1)                                               0.3618    0.2794 @   1.5394 r
  io_cmd_o[27] (net)                            5     106.1541              0.0000     1.5394 r
  U1811/INP (NBUFFX2)                                             0.3659    0.0863 @   1.6257 r
  U1811/Z (NBUFFX2)                                               0.0459    0.1035     1.7292 r
  mem_cmd_o[27] (net)                           1       5.0349              0.0000     1.7292 r
  mem_cmd_o[27] (out)                                             0.0459    0.0046 &   1.7338 r
  data arrival time                                                                    1.7338

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1662


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1828/S (MUX21X1)                                               0.5825    0.0759 @   1.2633 f
  U1828/Q (MUX21X1)                                               0.2324    0.2038 @   1.4672 f
  n2645 (net)                                   1      67.6900              0.0000     1.4672 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4985 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6754 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6754 f
  mem_cmd_o[36] (out)                                             0.2721    0.0583 @   1.7337 f
  data arrival time                                                                    1.7337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1800/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1800/Q (MUX21X1)                                               0.3511    0.2758 @   1.5325 r
  io_cmd_o[22] (net)                            4     102.9434              0.0000     1.5325 r
  U1801/INP (NBUFFX2)                                             0.3546    0.0960 @   1.6285 r
  U1801/Z (NBUFFX2)                                               0.0449    0.1018     1.7303 r
  mem_cmd_o[22] (net)                           1       4.6383              0.0000     1.7303 r
  mem_cmd_o[22] (out)                                             0.0449    0.0021 &   1.7324 r
  data arrival time                                                                    1.7324

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1676


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1810/S (MUX21X1)                                               0.6077    0.0741 @   1.2542 r
  U1810/Q (MUX21X1)                                               0.3618    0.2821 @   1.5363 r
  io_cmd_o[27] (net)                            5     106.1541              0.0000     1.5363 r
  U1811/INP (NBUFFX2)                                             0.3659    0.0863 @   1.6226 r
  U1811/Z (NBUFFX2)                                               0.0459    0.1035     1.7261 r
  mem_cmd_o[27] (net)                           1       5.0349              0.0000     1.7261 r
  mem_cmd_o[27] (out)                                             0.0459    0.0046 &   1.7307 r
  data arrival time                                                                    1.7307

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1693


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1800/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1800/Q (MUX21X1)                                               0.3511    0.2785 @   1.5290 r
  io_cmd_o[22] (net)                            4     102.9434              0.0000     1.5290 r
  U1801/INP (NBUFFX2)                                             0.3546    0.0960 @   1.6251 r
  U1801/Z (NBUFFX2)                                               0.0449    0.1018     1.7268 r
  mem_cmd_o[22] (net)                           1       4.6383              0.0000     1.7268 r
  mem_cmd_o[22] (out)                                             0.0449    0.0021 &   1.7290 r
  data arrival time                                                                    1.7290

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1710


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1828/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1828/Q (MUX21X1)                                               0.2324    0.2047 @   1.4622 f
  n2645 (net)                                   1      67.6900              0.0000     1.4622 f
  icc_place1896/INP (NBUFFX2)                                     0.2346    0.0313 @   1.4935 f
  icc_place1896/Z (NBUFFX2)                                       0.2586    0.1769 @   1.6705 f
  mem_cmd_o[36] (net)                           5     152.4122              0.0000     1.6705 f
  mem_cmd_o[36] (out)                                             0.2721    0.0583 @   1.7288 f
  data arrival time                                                                    1.7288

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1712


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1834/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1834/Q (MUX21X1)                                               0.5263    0.3259 @   1.5825 f
  io_cmd_o[39] (net)                            5     161.4584              0.0000     1.5825 f
  io_cmd_o[39] (out)                                              0.5407    0.1456 @   1.7281 f
  data arrival time                                                                    1.7281

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1719


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4496    0.2938 @   1.5401 f
  io_cmd_o[37] (net)                            5     136.8172              0.0000     1.5401 f
  U1831/INP (NBUFFX2)                                             0.4594    0.0901 @   1.6302 f
  U1831/Z (NBUFFX2)                                               0.0486    0.0931     1.7233 f
  mem_cmd_o[37] (net)                           1       8.5711              0.0000     1.7233 f
  mem_cmd_o[37] (out)                                             0.0486    0.0048 &   1.7280 f
  data arrival time                                                                    1.7280

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1720


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1822/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1822/Q (MUX21X1)                                               0.3866    0.2879 @   1.5549 r
  io_cmd_o[33] (net)                            4     113.7072              0.0000     1.5549 r
  U1823/INP (NBUFFX2)                                             0.3917    0.0697 @   1.6246 r
  U1823/Z (NBUFFX2)                                               0.0429    0.1024     1.7269 r
  mem_cmd_o[33] (net)                           1       1.5893              0.0000     1.7269 r
  mem_cmd_o[33] (out)                                             0.0429    0.0009 &   1.7278 r
  data arrival time                                                                    1.7278

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1722


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1812/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1812/Q (MUX21X1)                                               0.1315    0.1869     1.4503 r
  n2647 (net)                                   1      31.8393              0.0000     1.4503 r
  icc_place1898/INP (NBUFFX2)                                     0.1315    0.0214 &   1.4717 r
  icc_place1898/Z (NBUFFX2)                                       0.2835    0.1587 @   1.6304 r
  mem_cmd_o[28] (net)                           4     160.3156              0.0000     1.6304 r
  mem_cmd_o[28] (out)                                             0.3104    0.0960 @   1.7264 r
  data arrival time                                                                    1.7264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1770/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1770/Q (MUX21X1)                                               0.3566    0.2778 @   1.5391 r
  io_cmd_o[7] (net)                             4     104.6264              0.0000     1.5391 r
  U1771/INP (NBUFFX2)                                             0.3603    0.0648 @   1.6039 r
  U1771/Z (NBUFFX2)                                               0.0624    0.1177 @   1.7216 r
  mem_cmd_o[7] (net)                            1      18.9635              0.0000     1.7216 r
  mem_cmd_o[7] (out)                                              0.0624    0.0042 @   1.7258 r
  data arrival time                                                                    1.7258

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1742


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1822/S (MUX21X1)                                               0.6060    0.0808 @   1.2610 r
  U1822/Q (MUX21X1)                                               0.3866    0.2904 @   1.5513 r
  io_cmd_o[33] (net)                            4     113.7072              0.0000     1.5513 r
  U1823/INP (NBUFFX2)                                             0.3917    0.0697 @   1.6210 r
  U1823/Z (NBUFFX2)                                               0.0429    0.1024     1.7234 r
  mem_cmd_o[33] (net)                           1       1.5893              0.0000     1.7234 r
  mem_cmd_o[33] (out)                                             0.0429    0.0009 &   1.7243 r
  data arrival time                                                                    1.7243

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1757


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1834/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1834/Q (MUX21X1)                                               0.5263    0.3269 @   1.5775 f
  io_cmd_o[39] (net)                            5     161.4584              0.0000     1.5775 f
  io_cmd_o[39] (out)                                              0.5407    0.1456 @   1.7231 f
  data arrival time                                                                    1.7231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1769


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1812/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1812/Q (MUX21X1)                                               0.1315    0.1894     1.4469 r
  n2647 (net)                                   1      31.8393              0.0000     1.4469 r
  icc_place1898/INP (NBUFFX2)                                     0.1315    0.0214 &   1.4683 r
  icc_place1898/Z (NBUFFX2)                                       0.2835    0.1587 @   1.6270 r
  mem_cmd_o[28] (net)                           4     160.3156              0.0000     1.6270 r
  mem_cmd_o[28] (out)                                             0.3104    0.0960 @   1.7230 r
  data arrival time                                                                    1.7230

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1770


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1856/IN1 (AND2X1)                                              0.5505    0.0000 @   1.1875 f
  U1856/Q (AND2X1)                                                0.5492    0.3276 @   1.5151 f
  io_cmd_o[54] (net)                            4     157.1771              0.0000     1.5151 f
  U1857/INP (NBUFFX2)                                             0.5673    0.1177 @   1.6328 f
  U1857/Z (NBUFFX2)                                               0.0453    0.0901     1.7229 f
  mem_cmd_o[54] (net)                           1       2.4361              0.0000     1.7229 f
  mem_cmd_o[54] (out)                                             0.0453    0.0000 &   1.7229 f
  data arrival time                                                                    1.7229

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1771


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4496    0.2948 @   1.5349 f
  io_cmd_o[37] (net)                            5     136.8172              0.0000     1.5349 f
  U1831/INP (NBUFFX2)                                             0.4594    0.0901 @   1.6250 f
  U1831/Z (NBUFFX2)                                               0.0486    0.0931     1.7181 f
  mem_cmd_o[37] (net)                           1       8.5711              0.0000     1.7181 f
  mem_cmd_o[37] (out)                                             0.0486    0.0048 &   1.7228 f
  data arrival time                                                                    1.7228

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1772


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1770/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1770/Q (MUX21X1)                                               0.3566    0.2804 @   1.5359 r
  io_cmd_o[7] (net)                             4     104.6264              0.0000     1.5359 r
  U1771/INP (NBUFFX2)                                             0.3603    0.0648 @   1.6006 r
  U1771/Z (NBUFFX2)                                               0.0624    0.1177 @   1.7183 r
  mem_cmd_o[7] (net)                            1      18.9635              0.0000     1.7183 r
  mem_cmd_o[7] (out)                                              0.0624    0.0042 @   1.7225 r
  data arrival time                                                                    1.7225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1775


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1766/S (MUX21X1)                                               0.5803    0.0636 @   1.2511 f
  U1766/Q (MUX21X1)                                               0.3597    0.2772 @   1.5283 r
  io_cmd_o[5] (net)                             4     105.0941              0.0000     1.5283 r
  U1767/INP (NBUFFX2)                                             0.3641    0.0775 @   1.6058 r
  U1767/Z (NBUFFX2)                                               0.0487    0.1059     1.7118 r
  mem_cmd_o[5] (net)                            1       7.2882              0.0000     1.7118 r
  mem_cmd_o[5] (out)                                              0.0487    0.0107 &   1.7225 r
  data arrival time                                                                    1.7225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1775


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1786/S (MUX21X1)                                               0.5799    0.0596 @   1.2470 f
  U1786/Q (MUX21X1)                                               0.3914    0.2722 @   1.5192 f
  io_cmd_o[15] (net)                            4     118.9363              0.0000     1.5192 f
  U1787/INP (NBUFFX2)                                             0.3977    0.1090 @   1.6282 f
  U1787/Z (NBUFFX2)                                               0.0460    0.0895     1.7177 f
  mem_cmd_o[15] (net)                           1       8.5603              0.0000     1.7177 f
  mem_cmd_o[15] (out)                                             0.0460    0.0044 &   1.7222 f
  data arrival time                                                                    1.7222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1774/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1774/Q (MUX21X1)                                               0.3300    0.2681 @   1.5294 r
  io_cmd_o[9] (net)                             4      96.3084              0.0000     1.5294 r
  U1775/INP (NBUFFX2)                                             0.3327    0.0881 @   1.6176 r
  U1775/Z (NBUFFX2)                                               0.0446    0.1000     1.7176 r
  mem_cmd_o[9] (net)                            1       5.2168              0.0000     1.7176 r
  mem_cmd_o[9] (out)                                              0.0446    0.0035 &   1.7211 r
  data arrival time                                                                    1.7211

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1789


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1766/S (MUX21X1)                                               0.6058    0.0648 @   1.2449 r
  U1766/Q (MUX21X1)                                               0.3597    0.2799 @   1.5248 r
  io_cmd_o[5] (net)                             4     105.0941              0.0000     1.5248 r
  U1767/INP (NBUFFX2)                                             0.3641    0.0775 @   1.6023 r
  U1767/Z (NBUFFX2)                                               0.0487    0.1059     1.7082 r
  mem_cmd_o[5] (net)                            1       7.2882              0.0000     1.7082 r
  mem_cmd_o[5] (out)                                              0.0487    0.0107 &   1.7189 r
  data arrival time                                                                    1.7189

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1811


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1774/S (MUX21X1)                                               0.6079    0.0752 @   1.2554 r
  U1774/Q (MUX21X1)                                               0.3300    0.2707 @   1.5262 r
  io_cmd_o[9] (net)                             4      96.3084              0.0000     1.5262 r
  U1775/INP (NBUFFX2)                                             0.3327    0.0881 @   1.6143 r
  U1775/Z (NBUFFX2)                                               0.0446    0.1000     1.7143 r
  mem_cmd_o[9] (net)                            1       5.2168              0.0000     1.7143 r
  mem_cmd_o[9] (out)                                              0.0446    0.0035 &   1.7178 r
  data arrival time                                                                    1.7178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1790/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1790/Q (MUX21X1)                                               0.4430    0.2904 @   1.5368 f
  io_cmd_o[17] (net)                            4     134.5820              0.0000     1.5368 f
  U1791/INP (NBUFFX2)                                             0.4548    0.0548 @   1.5916 f
  U1791/Z (NBUFFX2)                                               0.0836    0.1168 @   1.7084 f
  mem_cmd_o[17] (net)                           1      34.0319              0.0000     1.7084 f
  mem_cmd_o[17] (out)                                             0.0839    0.0089 @   1.7172 f
  data arrival time                                                                    1.7172

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1828


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1786/S (MUX21X1)                                               0.6054    0.0607 @   1.2408 r
  U1786/Q (MUX21X1)                                               0.3914    0.2732 @   1.5140 f
  io_cmd_o[15] (net)                            4     118.9363              0.0000     1.5140 f
  U1787/INP (NBUFFX2)                                             0.3977    0.1090 @   1.6230 f
  U1787/Z (NBUFFX2)                                               0.0460    0.0895     1.7125 f
  mem_cmd_o[15] (net)                           1       8.5603              0.0000     1.7125 f
  mem_cmd_o[15] (out)                                             0.0460    0.0044 &   1.7169 f
  data arrival time                                                                    1.7169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1831


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1802/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1802/Q (MUX21X1)                                               0.3545    0.2768 @   1.5439 r
  io_cmd_o[23] (net)                            4     103.8981              0.0000     1.5439 r
  U1803/INP (NBUFFX2)                                             0.3584    0.0726 @   1.6165 r
  U1803/Z (NBUFFX2)                                               0.0429    0.1002     1.7167 r
  mem_cmd_o[23] (net)                           1       2.9326              0.0000     1.7167 r
  mem_cmd_o[23] (out)                                             0.0429    0.0000 &   1.7168 r
  data arrival time                                                                    1.7168

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1832


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1784/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1784/Q (MUX21X1)                                               0.4070    0.2930 @   1.5601 r
  io_cmd_o[14] (net)                            4     119.2963              0.0000     1.5601 r
  U1785/INP (NBUFFX2)                                             0.4148    0.0475 @   1.6076 r
  U1785/Z (NBUFFX2)                                               0.0469    0.1076     1.7152 r
  mem_cmd_o[14] (net)                           1       3.8673              0.0000     1.7152 r
  mem_cmd_o[14] (out)                                             0.0469    0.0000 &   1.7153 r
  data arrival time                                                                    1.7153

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1847


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1804/S (MUX21X1)                                               0.5825    0.0725 @   1.2600 f
  U1804/Q (MUX21X1)                                               0.5108    0.3300 @   1.5900 r
  io_cmd_o[24] (net)                            5     151.5676              0.0000     1.5900 r
  io_cmd_o[24] (out)                                              0.5230    0.1235 @   1.7134 r
  data arrival time                                                                    1.7134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1802/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1802/Q (MUX21X1)                                               0.3545    0.2795 @   1.5406 r
  io_cmd_o[23] (net)                            4     103.8981              0.0000     1.5406 r
  U1803/INP (NBUFFX2)                                             0.3584    0.0726 @   1.6132 r
  U1803/Z (NBUFFX2)                                               0.0429    0.1002     1.7134 r
  mem_cmd_o[23] (net)                           1       2.9326              0.0000     1.7134 r
  mem_cmd_o[23] (out)                                             0.0429    0.0000 &   1.7134 r
  data arrival time                                                                    1.7134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1790/S (MUX21X1)                                               0.6053    0.0600 @   1.2401 r
  U1790/Q (MUX21X1)                                               0.4430    0.2915 @   1.5316 f
  io_cmd_o[17] (net)                            4     134.5820              0.0000     1.5316 f
  U1791/INP (NBUFFX2)                                             0.4548    0.0548 @   1.5864 f
  U1791/Z (NBUFFX2)                                               0.0836    0.1168 @   1.7032 f
  mem_cmd_o[17] (net)                           1      34.0319              0.0000     1.7032 f
  mem_cmd_o[17] (out)                                             0.0839    0.0089 @   1.7120 f
  data arrival time                                                                    1.7120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1784/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1784/Q (MUX21X1)                                               0.4070    0.2956 @   1.5568 r
  io_cmd_o[14] (net)                            4     119.2963              0.0000     1.5568 r
  U1785/INP (NBUFFX2)                                             0.4148    0.0475 @   1.6043 r
  U1785/Z (NBUFFX2)                                               0.0469    0.1076     1.7119 r
  mem_cmd_o[14] (net)                           1       3.8673              0.0000     1.7119 r
  mem_cmd_o[14] (out)                                             0.0469    0.0000 &   1.7120 r
  data arrival time                                                                    1.7120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1816/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1816/Q (MUX21X1)                                               0.3370    0.2697 @   1.5298 r
  io_cmd_o[30] (net)                            4      98.1530              0.0000     1.5298 r
  U1817/INP (NBUFFX2)                                             0.3405    0.0808 @   1.6106 r
  U1817/Z (NBUFFX2)                                               0.0417    0.0979     1.7085 r
  mem_cmd_o[30] (net)                           1       2.6402              0.0000     1.7085 r
  mem_cmd_o[30] (out)                                             0.0417    0.0033 &   1.7118 r
  data arrival time                                                                    1.7118

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1882


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1840/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1840/Q (MUX21X1)                                               0.3959    0.2746 @   1.5415 f
  io_cmd_o[42] (net)                            5     120.5444              0.0000     1.5415 f
  U1841/INP (NBUFFX2)                                             0.4023    0.0593 @   1.6008 f
  U1841/Z (NBUFFX2)                                               0.0632    0.1045 @   1.7054 f
  mem_cmd_o[42] (net)                           1      23.2874              0.0000     1.7054 f
  mem_cmd_o[42] (out)                                             0.0633    0.0063 @   1.7116 f
  data arrival time                                                                    1.7116

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1884


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1804/S (MUX21X1)                                               0.6080    0.0737 @   1.2539 r
  U1804/Q (MUX21X1)                                               0.5108    0.3327 @   1.5866 r
  io_cmd_o[24] (net)                            5     151.5676              0.0000     1.5866 r
  io_cmd_o[24] (out)                                              0.5230    0.1235 @   1.7101 r
  data arrival time                                                                    1.7101

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1899


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1808/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1808/Q (MUX21X1)                                               0.3595    0.2784 @   1.5455 r
  io_cmd_o[26] (net)                            5     105.3838              0.0000     1.5455 r
  U1809/INP (NBUFFX2)                                             0.3638    0.0595 @   1.6050 r
  U1809/Z (NBUFFX2)                                               0.0436    0.1012     1.7062 r
  mem_cmd_o[26] (net)                           1       3.2694              0.0000     1.7062 r
  mem_cmd_o[26] (out)                                             0.0436    0.0030 &   1.7092 r
  data arrival time                                                                    1.7092

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1908


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1816/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1816/Q (MUX21X1)                                               0.3370    0.2723 @   1.5267 r
  io_cmd_o[30] (net)                            4      98.1530              0.0000     1.5267 r
  U1817/INP (NBUFFX2)                                             0.3405    0.0808 @   1.6075 r
  U1817/Z (NBUFFX2)                                               0.0417    0.0979     1.7054 r
  mem_cmd_o[30] (net)                           1       2.6402              0.0000     1.7054 r
  mem_cmd_o[30] (out)                                             0.0417    0.0033 &   1.7086 r
  data arrival time                                                                    1.7086

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1914


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1842/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1842/Q (MUX21X1)                                               0.3751    0.2666 @   1.5268 f
  io_cmd_o[43] (net)                            5     114.0517              0.0000     1.5268 f
  U1843/INP (NBUFFX2)                                             0.3804    0.0738 @   1.6006 f
  U1843/Z (NBUFFX2)                                               0.0585    0.1002 @   1.7009 f
  mem_cmd_o[43] (net)                           1      19.9559              0.0000     1.7009 f
  mem_cmd_o[43] (out)                                             0.0586    0.0064 @   1.7073 f
  data arrival time                                                                    1.7073

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1927


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1840/S (MUX21X1)                                               0.6060    0.0808 @   1.2609 r
  U1840/Q (MUX21X1)                                               0.3959    0.2755 @   1.5365 f
  io_cmd_o[42] (net)                            5     120.5444              0.0000     1.5365 f
  U1841/INP (NBUFFX2)                                             0.4023    0.0593 @   1.5958 f
  U1841/Z (NBUFFX2)                                               0.0632    0.1045 @   1.7003 f
  mem_cmd_o[42] (net)                           1      23.2874              0.0000     1.7003 f
  mem_cmd_o[42] (out)                                             0.0633    0.0063 @   1.7066 f
  data arrival time                                                                    1.7066

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1934


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1808/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1808/Q (MUX21X1)                                               0.3595    0.2810 @   1.5421 r
  io_cmd_o[26] (net)                            5     105.3838              0.0000     1.5421 r
  U1809/INP (NBUFFX2)                                             0.3638    0.0595 @   1.6017 r
  U1809/Z (NBUFFX2)                                               0.0436    0.1012     1.7029 r
  mem_cmd_o[26] (net)                           1       3.2694              0.0000     1.7029 r
  mem_cmd_o[26] (out)                                             0.0436    0.0030 &   1.7059 r
  data arrival time                                                                    1.7059

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1941


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1842/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1842/Q (MUX21X1)                                               0.3751    0.2676 @   1.5220 f
  io_cmd_o[43] (net)                            5     114.0517              0.0000     1.5220 f
  U1843/INP (NBUFFX2)                                             0.3804    0.0738 @   1.5959 f
  U1843/Z (NBUFFX2)                                               0.0585    0.1002 @   1.6961 f
  mem_cmd_o[43] (net)                           1      19.9559              0.0000     1.6961 f
  mem_cmd_o[43] (out)                                             0.0586    0.0064 @   1.7025 f
  data arrival time                                                                    1.7025

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1975


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  icc_place1976/S (MUX21X1)                                       0.5818    0.0732 @   1.2607 f
  icc_place1976/Q (MUX21X1)                                       0.5503    0.3379 @   1.5986 r
  io_cmd_o[53] (net)                            4     162.1246              0.0000     1.5986 r
  io_cmd_o[53] (out)                                              0.5704    0.1038 @   1.7024 r
  data arrival time                                                                    1.7024

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1976


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1850/S (MUX21X1)                                               0.5802    0.0637 @   1.2512 f
  U1850/Q (MUX21X1)                                               0.3357    0.2690 @   1.5202 r
  io_cmd_o[51] (net)                            4      97.7578              0.0000     1.5202 r
  U1851/INP (NBUFFX2)                                             0.3392    0.0844 @   1.6045 r
  U1851/Z (NBUFFX2)                                               0.0413    0.0974     1.7020 r
  mem_cmd_o[51] (net)                           1       2.3572              0.0000     1.7020 r
  mem_cmd_o[51] (out)                                             0.0413    0.0000 &   1.7020 r
  data arrival time                                                                    1.7020

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1980


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1792/S (MUX21X1)                                               0.5819    0.0692 @   1.2566 f
  U1792/Q (MUX21X1)                                               0.3580    0.2779 @   1.5346 r
  io_cmd_o[18] (net)                            4     104.9580              0.0000     1.5346 r
  U1793/INP (NBUFFX2)                                             0.3620    0.0596 @   1.5942 r
  U1793/Z (NBUFFX2)                                               0.0450    0.1024     1.6965 r
  mem_cmd_o[18] (net)                           1       4.4206              0.0000     1.6965 r
  mem_cmd_o[18] (out)                                             0.0450    0.0050 &   1.7015 r
  data arrival time                                                                    1.7015

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1985


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1852/S (MUX21X1)                                               0.5819    0.0732 @   1.2607 f
  U1852/Q (MUX21X1)                                               0.3388    0.2709 @   1.5316 r
  io_cmd_o[52] (net)                            4      98.9535              0.0000     1.5316 r
  U1853/INP (NBUFFX2)                                             0.3422    0.0544 @   1.5859 r
  U1853/Z (NBUFFX2)                                               0.0544    0.1097     1.6956 r
  mem_cmd_o[52] (net)                           1      12.6910              0.0000     1.6956 r
  mem_cmd_o[52] (out)                                             0.0544    0.0050 &   1.7006 r
  data arrival time                                                                    1.7006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1836/S (MUX21X1)                                               0.5822    0.0727 @   1.2601 f
  U1836/Q (MUX21X1)                                               0.3474    0.2735 @   1.5336 r
  io_cmd_o[40] (net)                            5     101.4400              0.0000     1.5336 r
  U1837/INP (NBUFFX2)                                             0.3513    0.0648 @   1.5985 r
  U1837/Z (NBUFFX2)                                               0.0417    0.0986     1.6970 r
  mem_cmd_o[40] (net)                           1       2.1806              0.0000     1.6970 r
  mem_cmd_o[40] (out)                                             0.0417    0.0031 &   1.7002 r
  data arrival time                                                                    1.7002

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1998


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1848/S (MUX21X1)                                               0.5809    0.0791 @   1.2665 f
  U1848/Q (MUX21X1)                                               0.3322    0.2683 @   1.5348 r
  io_cmd_o[46] (net)                            4      96.8573              0.0000     1.5348 r
  U1849/INP (NBUFFX2)                                             0.3355    0.0474 @   1.5822 r
  U1849/Z (NBUFFX2)                                               0.0529    0.1079     1.6900 r
  mem_cmd_o[46] (net)                           1      11.7956              0.0000     1.6900 r
  mem_cmd_o[46] (out)                                             0.0529    0.0097 &   1.6998 r
  data arrival time                                                                    1.6998

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2002


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  icc_place1976/S (MUX21X1)                                       0.6073    0.0745 @   1.2546 r
  icc_place1976/Q (MUX21X1)                                       0.5503    0.3406 @   1.5952 r
  io_cmd_o[53] (net)                            4     162.1246              0.0000     1.5952 r
  io_cmd_o[53] (out)                                              0.5704    0.1038 @   1.6991 r
  data arrival time                                                                    1.6991

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2009


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1850/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1850/Q (MUX21X1)                                               0.3357    0.2716 @   1.5166 r
  io_cmd_o[51] (net)                            4      97.7578              0.0000     1.5166 r
  U1851/INP (NBUFFX2)                                             0.3392    0.0844 @   1.6010 r
  U1851/Z (NBUFFX2)                                               0.0413    0.0974     1.6984 r
  mem_cmd_o[51] (net)                           1       2.3572              0.0000     1.6984 r
  mem_cmd_o[51] (out)                                             0.0413    0.0000 &   1.6984 r
  data arrival time                                                                    1.6984

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1814/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1814/Q (MUX21X1)                                               0.3407    0.2711 @   1.5313 r
  io_cmd_o[29] (net)                            4      99.3443              0.0000     1.5313 r
  U1815/INP (NBUFFX2)                                             0.3442    0.0505 @   1.5818 r
  U1815/Z (NBUFFX2)                                               0.0457    0.1018     1.6836 r
  mem_cmd_o[29] (net)                           1       5.6764              0.0000     1.6836 r
  mem_cmd_o[29] (out)                                             0.0457    0.0144 &   1.6981 r
  data arrival time                                                                    1.6981

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2019


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1792/S (MUX21X1)                                               0.6074    0.0704 @   1.2505 r
  U1792/Q (MUX21X1)                                               0.3580    0.2806 @   1.5311 r
  io_cmd_o[18] (net)                            4     104.9580              0.0000     1.5311 r
  U1793/INP (NBUFFX2)                                             0.3620    0.0596 @   1.5907 r
  U1793/Z (NBUFFX2)                                               0.0450    0.1024     1.6931 r
  mem_cmd_o[18] (net)                           1       4.4206              0.0000     1.6931 r
  mem_cmd_o[18] (out)                                             0.0450    0.0050 &   1.6980 r
  data arrival time                                                                    1.6980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1780/S (MUX21X1)                                               0.5728    0.0312 @   1.2187 f
  U1780/Q (MUX21X1)                                               0.0809    0.1220     1.3406 f
  n4557 (net)                                   1      14.5572              0.0000     1.3406 f
  icc_place1901/INP (NBUFFX2)                                     0.0809    0.0082 &   1.3489 f
  icc_place1901/Z (NBUFFX2)                                       0.3726    0.1769 @   1.5258 f
  n2567 (net)                                   4     218.4279              0.0000     1.5258 f
  icc_place1983/INP (NBUFFX2)                                     0.4223    0.0712 @   1.5970 f
  icc_place1983/Z (NBUFFX2)                                       0.0391    0.0833     1.6803 f
  io_cmd_o[12] (net)                            1       2.0744              0.0000     1.6803 f
  io_cmd_o[12] (out)                                              0.0391    0.0175 &   1.6978 f
  data arrival time                                                                    1.6978

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2022


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1846/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1846/Q (MUX21X1)                                               0.3325    0.2690 @   1.5299 r
  io_cmd_o[45] (net)                            4      97.1290              0.0000     1.5299 r
  U1847/INP (NBUFFX2)                                             0.3354    0.0700 @   1.5999 r
  U1847/Z (NBUFFX2)                                               0.0415    0.0974     1.6972 r
  mem_cmd_o[45] (net)                           1       2.6720              0.0000     1.6972 r
  mem_cmd_o[45] (out)                                             0.0415    0.0000 &   1.6973 r
  data arrival time                                                                    1.6973

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2027


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1852/S (MUX21X1)                                               0.6073    0.0745 @   1.2546 r
  U1852/Q (MUX21X1)                                               0.3388    0.2735 @   1.5281 r
  io_cmd_o[52] (net)                            4      98.9535              0.0000     1.5281 r
  U1853/INP (NBUFFX2)                                             0.3422    0.0544 @   1.5825 r
  U1853/Z (NBUFFX2)                                               0.0544    0.1097     1.6922 r
  mem_cmd_o[52] (net)                           1      12.6910              0.0000     1.6922 r
  mem_cmd_o[52] (out)                                             0.0544    0.0050 &   1.6972 r
  data arrival time                                                                    1.6972

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2028


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1836/S (MUX21X1)                                               0.6077    0.0742 @   1.2543 r
  U1836/Q (MUX21X1)                                               0.3474    0.2762 @   1.5305 r
  io_cmd_o[40] (net)                            5     101.4400              0.0000     1.5305 r
  U1837/INP (NBUFFX2)                                             0.3513    0.0648 @   1.5953 r
  U1837/Z (NBUFFX2)                                               0.0417    0.0986     1.6939 r
  mem_cmd_o[40] (net)                           1       2.1806              0.0000     1.6939 r
  mem_cmd_o[40] (out)                                             0.0417    0.0031 &   1.6970 r
  data arrival time                                                                    1.6970

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2030


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1848/S (MUX21X1)                                               0.6064    0.0804 @   1.2606 r
  U1848/Q (MUX21X1)                                               0.3322    0.2709 @   1.5315 r
  io_cmd_o[46] (net)                            4      96.8573              0.0000     1.5315 r
  U1849/INP (NBUFFX2)                                             0.3355    0.0474 @   1.5788 r
  U1849/Z (NBUFFX2)                                               0.0529    0.1079     1.6867 r
  mem_cmd_o[46] (net)                           1      11.7956              0.0000     1.6867 r
  mem_cmd_o[46] (out)                                             0.0529    0.0097 &   1.6964 r
  data arrival time                                                                    1.6964

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2036


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1788/S (MUX21X1)                                               0.5825    0.0744 @   1.2619 f
  U1788/Q (MUX21X1)                                               0.3286    0.2666 @   1.5284 r
  io_cmd_o[16] (net)                            4      95.5148              0.0000     1.5284 r
  U1789/INP (NBUFFX2)                                             0.3319    0.0663 @   1.5947 r
  U1789/Z (NBUFFX2)                                               0.0440    0.0994     1.6941 r
  mem_cmd_o[16] (net)                           1       4.8166              0.0000     1.6941 r
  mem_cmd_o[16] (out)                                             0.0440    0.0021 &   1.6963 r
  data arrival time                                                                    1.6963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1814/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1814/Q (MUX21X1)                                               0.3407    0.2737 @   1.5282 r
  io_cmd_o[29] (net)                            4      99.3443              0.0000     1.5282 r
  U1815/INP (NBUFFX2)                                             0.3442    0.0505 @   1.5787 r
  U1815/Z (NBUFFX2)                                               0.0457    0.1018     1.6805 r
  mem_cmd_o[29] (net)                           1       5.6764              0.0000     1.6805 r
  mem_cmd_o[29] (out)                                             0.0457    0.0144 &   1.6949 r
  data arrival time                                                                    1.6949

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2051


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1794/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1794/Q (MUX21X1)                                               0.3444    0.2730 @   1.5401 r
  io_cmd_o[19] (net)                            4     100.6955              0.0000     1.5401 r
  U1795/INP (NBUFFX2)                                             0.3479    0.0505 @   1.5906 r
  U1795/Z (NBUFFX2)                                               0.0469    0.1032     1.6938 r
  mem_cmd_o[19] (net)                           1       6.5102              0.0000     1.6938 r
  mem_cmd_o[19] (out)                                             0.0469    0.0001 &   1.6939 r
  data arrival time                                                                    1.6939

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2061


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1846/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1846/Q (MUX21X1)                                               0.3325    0.2717 @   1.5265 r
  io_cmd_o[45] (net)                            4      97.1290              0.0000     1.5265 r
  U1847/INP (NBUFFX2)                                             0.3354    0.0700 @   1.5965 r
  U1847/Z (NBUFFX2)                                               0.0415    0.0974     1.6938 r
  mem_cmd_o[45] (net)                           1       2.6720              0.0000     1.6938 r
  mem_cmd_o[45] (out)                                             0.0415    0.0000 &   1.6938 r
  data arrival time                                                                    1.6938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1788/S (MUX21X1)                                               0.6080    0.0758 @   1.2560 r
  U1788/Q (MUX21X1)                                               0.3286    0.2692 @   1.5252 r
  io_cmd_o[16] (net)                            4      95.5148              0.0000     1.5252 r
  U1789/INP (NBUFFX2)                                             0.3319    0.0663 @   1.5915 r
  U1789/Z (NBUFFX2)                                               0.0440    0.0994     1.6909 r
  mem_cmd_o[16] (net)                           1       4.8166              0.0000     1.6909 r
  mem_cmd_o[16] (out)                                             0.0440    0.0021 &   1.6930 r
  data arrival time                                                                    1.6930

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2070


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1804/S (MUX21X1)                                               0.5825    0.0725 @   1.2600 f
  U1804/Q (MUX21X1)                                               0.4936    0.3133 @   1.5732 f
  io_cmd_o[24] (net)                            5     151.2523              0.0000     1.5732 f
  io_cmd_o[24] (out)                                              0.5062    0.1194 @   1.6926 f
  data arrival time                                                                    1.6926

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2074


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1764/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1764/Q (MUX21X1)                                               0.3239    0.2662 @   1.5275 r
  io_cmd_o[4] (net)                             4      94.5054              0.0000     1.5275 r
  U1765/INP (NBUFFX2)                                             0.3265    0.0568 @   1.5843 r
  U1765/Z (NBUFFX2)                                               0.0455    0.1004     1.6847 r
  mem_cmd_o[4] (net)                            1       6.2231              0.0000     1.6847 r
  mem_cmd_o[4] (out)                                              0.0455    0.0073 &   1.6920 r
  data arrival time                                                                    1.6920

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2080


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1780/S (MUX21X1)                                               0.5984    0.0318 @   1.2119 r
  U1780/Q (MUX21X1)                                               0.0809    0.1226     1.3346 f
  n4557 (net)                                   1      14.5572              0.0000     1.3346 f
  icc_place1901/INP (NBUFFX2)                                     0.0809    0.0082 &   1.3428 f
  icc_place1901/Z (NBUFFX2)                                       0.3726    0.1769 @   1.5197 f
  n2567 (net)                                   4     218.4279              0.0000     1.5197 f
  icc_place1983/INP (NBUFFX2)                                     0.4223    0.0712 @   1.5909 f
  icc_place1983/Z (NBUFFX2)                                       0.0391    0.0833     1.6742 f
  io_cmd_o[12] (net)                            1       2.0744              0.0000     1.6742 f
  io_cmd_o[12] (out)                                              0.0391    0.0175 &   1.6918 f
  data arrival time                                                                    1.6918

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2082


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1794/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1794/Q (MUX21X1)                                               0.3444    0.2757 @   1.5368 r
  io_cmd_o[19] (net)                            4     100.6955              0.0000     1.5368 r
  U1795/INP (NBUFFX2)                                             0.3479    0.0505 @   1.5872 r
  U1795/Z (NBUFFX2)                                               0.0469    0.1032     1.6904 r
  mem_cmd_o[19] (net)                           1       6.5102              0.0000     1.6904 r
  mem_cmd_o[19] (out)                                             0.0469    0.0001 &   1.6906 r
  data arrival time                                                                    1.6906

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2094


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1764/S (MUX21X1)                                               0.6079    0.0753 @   1.2555 r
  U1764/Q (MUX21X1)                                               0.3239    0.2688 @   1.5242 r
  io_cmd_o[4] (net)                             4      94.5054              0.0000     1.5242 r
  U1765/INP (NBUFFX2)                                             0.3265    0.0568 @   1.5810 r
  U1765/Z (NBUFFX2)                                               0.0455    0.1004     1.6814 r
  mem_cmd_o[4] (net)                            1       6.2231              0.0000     1.6814 r
  mem_cmd_o[4] (out)                                              0.0455    0.0073 &   1.6888 r
  data arrival time                                                                    1.6888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1804/S (MUX21X1)                                               0.6080    0.0737 @   1.2539 r
  U1804/Q (MUX21X1)                                               0.4936    0.3143 @   1.5682 f
  io_cmd_o[24] (net)                            5     151.2523              0.0000     1.5682 f
  io_cmd_o[24] (out)                                              0.5062    0.1194 @   1.6875 f
  data arrival time                                                                    1.6875

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2125


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1800/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1800/Q (MUX21X1)                                               0.3388    0.2522 @   1.5089 f
  io_cmd_o[22] (net)                            4     102.7187              0.0000     1.5089 f
  U1801/INP (NBUFFX2)                                             0.3425    0.0924 @   1.6014 f
  U1801/Z (NBUFFX2)                                               0.0389    0.0818     1.6832 f
  mem_cmd_o[22] (net)                           1       4.6383              0.0000     1.6832 f
  mem_cmd_o[22] (out)                                             0.0389    0.0017 &   1.6849 f
  data arrival time                                                                    1.6849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  icc_place1976/S (MUX21X1)                                       0.5818    0.0732 @   1.2607 f
  icc_place1976/Q (MUX21X1)                                       0.5322    0.3223 @   1.5830 f
  io_cmd_o[53] (net)                            4     161.8999              0.0000     1.5830 f
  io_cmd_o[53] (out)                                              0.5530    0.1018 @   1.6848 f
  data arrival time                                                                    1.6848

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2152


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1760/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1760/Q (MUX21X1)                                               0.4594    0.3137 @   1.5746 r
  io_cmd_o[1] (net)                             4     136.2970              0.0000     1.5746 r
  io_cmd_o[1] (out)                                               0.4678    0.1090 @   1.6836 r
  data arrival time                                                                    1.6836

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2164


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1812/S (MUX21X1)                                               0.5825    0.0759 @   1.2634 f
  U1812/Q (MUX21X1)                                               0.1257    0.1520     1.4154 f
  n2647 (net)                                   1      31.7801              0.0000     1.4154 f
  icc_place1898/INP (NBUFFX2)                                     0.1257    0.0199 &   1.4353 f
  icc_place1898/Z (NBUFFX2)                                       0.2726    0.1607 @   1.5960 f
  mem_cmd_o[28] (net)                           4     160.0908              0.0000     1.5960 f
  mem_cmd_o[28] (out)                                             0.3005    0.0860 @   1.6820 f
  data arrival time                                                                    1.6820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1782/S (MUX21X1)                                               0.5808    0.0792 @   1.2666 f
  U1782/Q (MUX21X1)                                               0.3254    0.2649 @   1.5315 r
  io_cmd_o[13] (net)                            4      94.3911              0.0000     1.5315 r
  U1783/INP (NBUFFX2)                                             0.3289    0.0234 @   1.5549 r
  U1783/Z (NBUFFX2)                                               0.0631    0.1154 @   1.6703 r
  mem_cmd_o[13] (net)                           1      20.7781              0.0000     1.6703 r
  mem_cmd_o[13] (out)                                             0.0632    0.0115 @   1.6819 r
  data arrival time                                                                    1.6819

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2181


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1762/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1762/Q (MUX21X1)                                               0.3010    0.2570 @   1.5180 r
  io_cmd_o[2] (net)                             4      87.1238              0.0000     1.5180 r
  U1763/INP (NBUFFX2)                                             0.3032    0.0604 @   1.5785 r
  U1763/Z (NBUFFX2)                                               0.0442    0.0976     1.6760 r
  mem_cmd_o[2] (net)                            1       6.0424              0.0000     1.6760 r
  mem_cmd_o[2] (out)                                              0.0442    0.0048 &   1.6808 r
  data arrival time                                                                    1.6808

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2192


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1760/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1760/Q (MUX21X1)                                               0.4594    0.3164 @   1.5713 r
  io_cmd_o[1] (net)                             4     136.2970              0.0000     1.5713 r
  io_cmd_o[1] (out)                                               0.4678    0.1090 @   1.6802 r
  data arrival time                                                                    1.6802

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2198


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1818/S (MUX21X1)                                               0.5800    0.0595 @   1.2470 f
  U1818/Q (MUX21X1)                                               0.5220    0.3293 @   1.5763 r
  io_cmd_o[31] (net)                            4     153.7003              0.0000     1.5763 r
  io_cmd_o[31] (out)                                              0.5379    0.1036 @   1.6798 r
  data arrival time                                                                    1.6798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  icc_place1976/S (MUX21X1)                                       0.6073    0.0745 @   1.2546 r
  icc_place1976/Q (MUX21X1)                                       0.5322    0.3233 @   1.5780 f
  io_cmd_o[53] (net)                            4     161.8999              0.0000     1.5780 f
  io_cmd_o[53] (out)                                              0.5530    0.1018 @   1.6798 f
  data arrival time                                                                    1.6798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1800/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1800/Q (MUX21X1)                                               0.3388    0.2532 @   1.5038 f
  io_cmd_o[22] (net)                            4     102.7187              0.0000     1.5038 f
  U1801/INP (NBUFFX2)                                             0.3425    0.0924 @   1.5962 f
  U1801/Z (NBUFFX2)                                               0.0389    0.0818     1.6781 f
  mem_cmd_o[22] (net)                           1       4.6383              0.0000     1.6781 f
  mem_cmd_o[22] (out)                                             0.0389    0.0017 &   1.6798 f
  data arrival time                                                                    1.6798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1810/S (MUX21X1)                                               0.5823    0.0726 @   1.2600 f
  U1810/Q (MUX21X1)                                               0.3490    0.2562 @   1.5162 f
  io_cmd_o[27] (net)                            5     105.8762              0.0000     1.5162 f
  U1811/INP (NBUFFX2)                                             0.3533    0.0774 @   1.5936 f
  U1811/Z (NBUFFX2)                                               0.0398    0.0829     1.6765 f
  mem_cmd_o[27] (net)                           1       5.0349              0.0000     1.6765 f
  mem_cmd_o[27] (out)                                             0.0398    0.0032 &   1.6797 f
  data arrival time                                                                    1.6797

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2203


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1822/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1822/Q (MUX21X1)                                               0.3733    0.2659 @   1.5328 f
  io_cmd_o[33] (net)                            4     113.4824              0.0000     1.5328 f
  U1823/INP (NBUFFX2)                                             0.3786    0.0662 @   1.5990 f
  U1823/Z (NBUFFX2)                                               0.0366    0.0803     1.6793 f
  mem_cmd_o[33] (net)                           1       1.5893              0.0000     1.6793 f
  mem_cmd_o[33] (out)                                             0.0366    0.0000 &   1.6793 f
  data arrival time                                                                    1.6793

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2207


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1770/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1770/Q (MUX21X1)                                               0.3442    0.2544 @   1.5158 f
  io_cmd_o[7] (net)                             4     104.4016              0.0000     1.5158 f
  U1771/INP (NBUFFX2)                                             0.3480    0.0621 @   1.5778 f
  U1771/Z (NBUFFX2)                                               0.0561    0.0974 @   1.6752 f
  mem_cmd_o[7] (net)                            1      18.9635              0.0000     1.6752 f
  mem_cmd_o[7] (out)                                              0.0561    0.0035 @   1.6788 f
  data arrival time                                                                    1.6788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2212


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1782/S (MUX21X1)                                               0.6063    0.0805 @   1.2607 r
  U1782/Q (MUX21X1)                                               0.3254    0.2675 @   1.5281 r
  io_cmd_o[13] (net)                            4      94.3911              0.0000     1.5281 r
  U1783/INP (NBUFFX2)                                             0.3289    0.0234 @   1.5515 r
  U1783/Z (NBUFFX2)                                               0.0631    0.1154 @   1.6670 r
  mem_cmd_o[13] (net)                           1      20.7781              0.0000     1.6670 r
  mem_cmd_o[13] (out)                                             0.0632    0.0115 @   1.6785 r
  data arrival time                                                                    1.6785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1776/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1776/Q (MUX21X1)                                               0.3255    0.2658 @   1.5329 r
  io_cmd_o[10] (net)                            4      94.6803              0.0000     1.5329 r
  U1777/INP (NBUFFX2)                                             0.3287    0.0483 @   1.5812 r
  U1777/Z (NBUFFX2)                                               0.0415    0.0969     1.6781 r
  mem_cmd_o[10] (net)                           1       2.9424              0.0000     1.6781 r
  mem_cmd_o[10] (out)                                             0.0415    0.0000 &   1.6781 r
  data arrival time                                                                    1.6781

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2219


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1762/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1762/Q (MUX21X1)                                               0.3010    0.2596 @   1.5146 r
  io_cmd_o[2] (net)                             4      87.1238              0.0000     1.5146 r
  U1763/INP (NBUFFX2)                                             0.3032    0.0604 @   1.5750 r
  U1763/Z (NBUFFX2)                                               0.0442    0.0976     1.6726 r
  mem_cmd_o[2] (net)                            1       6.0424              0.0000     1.6726 r
  mem_cmd_o[2] (out)                                              0.0442    0.0048 &   1.6774 r
  data arrival time                                                                    1.6774

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2226


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1838/S (MUX21X1)                                               0.5822    0.0726 @   1.2601 f
  U1838/Q (MUX21X1)                                               0.3627    0.2782 @   1.5383 r
  io_cmd_o[41] (net)                            5     105.9388              0.0000     1.5383 r
  U1839/INP (NBUFFX2)                                             0.3677    0.0308 @   1.5691 r
  U1839/Z (NBUFFX2)                                               0.0463    0.1040     1.6731 r
  mem_cmd_o[41] (net)                           1       5.2642              0.0000     1.6731 r
  mem_cmd_o[41] (out)                                             0.0463    0.0038 &   1.6769 r
  data arrival time                                                                    1.6769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1812/S (MUX21X1)                                               0.6079    0.0774 @   1.2575 r
  U1812/Q (MUX21X1)                                               0.1257    0.1528     1.4103 f
  n2647 (net)                                   1      31.7801              0.0000     1.4103 f
  icc_place1898/INP (NBUFFX2)                                     0.1257    0.0199 &   1.4302 f
  icc_place1898/Z (NBUFFX2)                                       0.2726    0.1607 @   1.5909 f
  mem_cmd_o[28] (net)                           4     160.0908              0.0000     1.5909 f
  mem_cmd_o[28] (out)                                             0.3005    0.0860 @   1.6769 f
  data arrival time                                                                    1.6769

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2231


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1818/S (MUX21X1)                                               0.6055    0.0606 @   1.2408 r
  U1818/Q (MUX21X1)                                               0.5220    0.3320 @   1.5727 r
  io_cmd_o[31] (net)                            4     153.7003              0.0000     1.5727 r
  io_cmd_o[31] (out)                                              0.5379    0.1036 @   1.6763 r
  data arrival time                                                                    1.6763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1772/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1772/Q (MUX21X1)                                               0.3104    0.2608 @   1.5221 r
  io_cmd_o[8] (net)                             4      90.1259              0.0000     1.5221 r
  U1773/INP (NBUFFX2)                                             0.3127    0.0538 @   1.5759 r
  U1773/Z (NBUFFX2)                                               0.0428    0.0971     1.6729 r
  mem_cmd_o[8] (net)                            1       4.6293              0.0000     1.6729 r
  mem_cmd_o[8] (out)                                              0.0428    0.0031 &   1.6760 r
  data arrival time                                                                    1.6760

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2240


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U5079/IN1 (AND2X1)                                              0.5766    0.0000 @   1.1802 r
  U5079/Q (AND2X1)                                                0.4544    0.2950 @   1.4752 r
  io_cmd_o[0] (net)                             4     134.4970              0.0000     1.4752 r
  U1758/INP (NBUFFX2)                                             0.4648    0.0712 @   1.5464 r
  U1758/Z (NBUFFX2)                                               0.0635    0.1271     1.6735 r
  mem_cmd_o[0] (net)                            1      15.4217              0.0000     1.6735 r
  mem_cmd_o[0] (out)                                              0.0635    0.0022 &   1.6757 r
  data arrival time                                                                    1.6757

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2243


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1810/S (MUX21X1)                                               0.6077    0.0741 @   1.2542 r
  U1810/Q (MUX21X1)                                               0.3490    0.2572 @   1.5114 f
  io_cmd_o[27] (net)                            5     105.8762              0.0000     1.5114 f
  U1811/INP (NBUFFX2)                                             0.3533    0.0774 @   1.5887 f
  U1811/Z (NBUFFX2)                                               0.0398    0.0829     1.6716 f
  mem_cmd_o[27] (net)                           1       5.0349              0.0000     1.6716 f
  mem_cmd_o[27] (out)                                             0.0398    0.0032 &   1.6749 f
  data arrival time                                                                    1.6749

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1776/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1776/Q (MUX21X1)                                               0.3255    0.2685 @   1.5296 r
  io_cmd_o[10] (net)                            4      94.6803              0.0000     1.5296 r
  U1777/INP (NBUFFX2)                                             0.3287    0.0483 @   1.5778 r
  U1777/Z (NBUFFX2)                                               0.0415    0.0969     1.6748 r
  mem_cmd_o[10] (net)                           1       2.9424              0.0000     1.6748 r
  mem_cmd_o[10] (out)                                             0.0415    0.0000 &   1.6748 r
  data arrival time                                                                    1.6748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1822/S (MUX21X1)                                               0.6060    0.0808 @   1.2610 r
  U1822/Q (MUX21X1)                                               0.3733    0.2668 @   1.5277 f
  io_cmd_o[33] (net)                            4     113.4824              0.0000     1.5277 f
  U1823/INP (NBUFFX2)                                             0.3786    0.0662 @   1.5940 f
  U1823/Z (NBUFFX2)                                               0.0366    0.0803     1.6743 f
  mem_cmd_o[33] (net)                           1       1.5893              0.0000     1.6743 f
  mem_cmd_o[33] (out)                                             0.0366    0.0000 &   1.6743 f
  data arrival time                                                                    1.6743

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2257


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1770/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1770/Q (MUX21X1)                                               0.3442    0.2554 @   1.5109 f
  io_cmd_o[7] (net)                             4     104.4016              0.0000     1.5109 f
  U1771/INP (NBUFFX2)                                             0.3480    0.0621 @   1.5729 f
  U1771/Z (NBUFFX2)                                               0.0561    0.0974 @   1.6703 f
  mem_cmd_o[7] (net)                            1      18.9635              0.0000     1.6703 f
  mem_cmd_o[7] (out)                                              0.0561    0.0035 @   1.6739 f
  data arrival time                                                                    1.6739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1838/S (MUX21X1)                                               0.6077    0.0741 @   1.2543 r
  U1838/Q (MUX21X1)                                               0.3627    0.2809 @   1.5352 r
  io_cmd_o[41] (net)                            5     105.9388              0.0000     1.5352 r
  U1839/INP (NBUFFX2)                                             0.3677    0.0308 @   1.5660 r
  U1839/Z (NBUFFX2)                                               0.0463    0.1040     1.6700 r
  mem_cmd_o[41] (net)                           1       5.2642              0.0000     1.6700 r
  mem_cmd_o[41] (out)                                             0.0463    0.0038 &   1.6738 r
  data arrival time                                                                    1.6738

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2262


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1766/S (MUX21X1)                                               0.5803    0.0636 @   1.2511 f
  U1766/Q (MUX21X1)                                               0.3473    0.2539 @   1.5050 f
  io_cmd_o[5] (net)                             4     104.8693              0.0000     1.5050 f
  U1767/INP (NBUFFX2)                                             0.3518    0.0742 @   1.5792 f
  U1767/Z (NBUFFX2)                                               0.0426    0.0854     1.6646 f
  mem_cmd_o[5] (net)                            1       7.2882              0.0000     1.6646 f
  mem_cmd_o[5] (out)                                              0.0426    0.0087 &   1.6732 f
  data arrival time                                                                    1.6732

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2268


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1772/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1772/Q (MUX21X1)                                               0.3104    0.2634 @   1.5188 r
  io_cmd_o[8] (net)                             4      90.1259              0.0000     1.5188 r
  U1773/INP (NBUFFX2)                                             0.3127    0.0538 @   1.5726 r
  U1773/Z (NBUFFX2)                                               0.0428    0.0971     1.6696 r
  mem_cmd_o[8] (net)                            1       4.6293              0.0000     1.6696 r
  mem_cmd_o[8] (out)                                              0.0428    0.0031 &   1.6727 r
  data arrival time                                                                    1.6727

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2273


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1832/S (MUX21X1)                                               0.5823    0.0727 @   1.2602 f
  U1832/Q (MUX21X1)                                               0.4426    0.3070 @   1.5672 r
  io_cmd_o[38] (net)                            5     130.8115              0.0000     1.5672 r
  io_cmd_o[38] (out)                                              0.4509    0.1044 @   1.6716 r
  data arrival time                                                                    1.6716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1820/S (MUX21X1)                                               0.5828    0.0798 @   1.2673 f
  U1820/Q (MUX21X1)                                               0.3317    0.2671 @   1.5343 r
  io_cmd_o[32] (net)                            4      96.2412              0.0000     1.5343 r
  U1821/INP (NBUFFX2)                                             0.3354    0.0354 @   1.5697 r
  U1821/Z (NBUFFX2)                                               0.0419    0.0977     1.6674 r
  mem_cmd_o[32] (net)                           1       2.9893              0.0000     1.6674 r
  mem_cmd_o[32] (out)                                             0.0419    0.0032 &   1.6706 r
  data arrival time                                                                    1.6706

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2294


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1802/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1802/Q (MUX21X1)                                               0.3421    0.2533 @   1.5204 f
  io_cmd_o[23] (net)                            4     103.6733              0.0000     1.5204 f
  U1803/INP (NBUFFX2)                                             0.3461    0.0696 @   1.5900 f
  U1803/Z (NBUFFX2)                                               0.0369    0.0801     1.6701 f
  mem_cmd_o[23] (net)                           1       2.9326              0.0000     1.6701 f
  mem_cmd_o[23] (out)                                             0.0369    0.0000 &   1.6701 f
  data arrival time                                                                    1.6701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1784/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1784/Q (MUX21X1)                                               0.3931    0.2715 @   1.5386 f
  io_cmd_o[14] (net)                            4     119.0715              0.0000     1.5386 f
  U1785/INP (NBUFFX2)                                             0.4012    0.0470 @   1.5856 f
  U1785/Z (NBUFFX2)                                               0.0404    0.0842     1.6699 f
  mem_cmd_o[14] (net)                           1       3.8673              0.0000     1.6699 f
  mem_cmd_o[14] (out)                                             0.0404    0.0000 &   1.6699 f
  data arrival time                                                                    1.6699

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2301


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1796/S (MUX21X1)                                               0.5828    0.0798 @   1.2672 f
  U1796/Q (MUX21X1)                                               0.3443    0.2712 @   1.5384 r
  io_cmd_o[20] (net)                            4     100.0312              0.0000     1.5384 r
  U1797/INP (NBUFFX2)                                             0.3488    0.0285 @   1.5669 r
  U1797/Z (NBUFFX2)                                               0.0445    0.1010     1.6679 r
  mem_cmd_o[20] (net)                           1       4.5416              0.0000     1.6679 r
  mem_cmd_o[20] (out)                                             0.0445    0.0017 &   1.6695 r
  data arrival time                                                                    1.6695

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2305


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1844/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1844/Q (MUX21X1)                                               0.3480    0.2743 @   1.5353 r
  io_cmd_o[44] (net)                            4     101.8665              0.0000     1.5353 r
  U1845/INP (NBUFFX2)                                             0.3519    0.0332 @   1.5685 r
  U1845/Z (NBUFFX2)                                               0.0433    0.1001     1.6686 r
  mem_cmd_o[44] (net)                           1       3.4635              0.0000     1.6686 r
  mem_cmd_o[44] (out)                                             0.0433    0.0000 &   1.6687 r
  data arrival time                                                                    1.6687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1832/S (MUX21X1)                                               0.6078    0.0740 @   1.2541 r
  U1832/Q (MUX21X1)                                               0.4426    0.3097 @   1.5638 r
  io_cmd_o[38] (net)                            5     130.8115              0.0000     1.5638 r
  io_cmd_o[38] (out)                                              0.4509    0.1044 @   1.6682 r
  data arrival time                                                                    1.6682

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1766/S (MUX21X1)                                               0.6058    0.0648 @   1.2449 r
  U1766/Q (MUX21X1)                                               0.3473    0.2549 @   1.4998 f
  io_cmd_o[5] (net)                             4     104.8693              0.0000     1.4998 f
  U1767/INP (NBUFFX2)                                             0.3518    0.0742 @   1.5740 f
  U1767/Z (NBUFFX2)                                               0.0426    0.0854     1.6594 f
  mem_cmd_o[5] (net)                            1       7.2882              0.0000     1.6594 f
  mem_cmd_o[5] (out)                                              0.0426    0.0087 &   1.6681 f
  data arrival time                                                                    1.6681

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2319


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1774/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1774/Q (MUX21X1)                                               0.3182    0.2435 @   1.5048 f
  io_cmd_o[9] (net)                             4      96.0836              0.0000     1.5048 f
  U1775/INP (NBUFFX2)                                             0.3211    0.0790 @   1.5838 f
  U1775/Z (NBUFFX2)                                               0.0387    0.0813     1.6651 f
  mem_cmd_o[9] (net)                            1       5.2168              0.0000     1.6651 f
  mem_cmd_o[9] (out)                                              0.0387    0.0026 &   1.6677 f
  data arrival time                                                                    1.6677

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2323


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1820/S (MUX21X1)                                               0.6083    0.0811 @   1.2613 r
  U1820/Q (MUX21X1)                                               0.3317    0.2697 @   1.5310 r
  io_cmd_o[32] (net)                            4      96.2412              0.0000     1.5310 r
  U1821/INP (NBUFFX2)                                             0.3354    0.0354 @   1.5663 r
  U1821/Z (NBUFFX2)                                               0.0419    0.0977     1.6641 r
  mem_cmd_o[32] (net)                           1       2.9893              0.0000     1.6641 r
  mem_cmd_o[32] (out)                                             0.0419    0.0032 &   1.6672 r
  data arrival time                                                                    1.6672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1778/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1778/Q (MUX21X1)                                               0.3464    0.2726 @   1.5397 r
  io_cmd_o[11] (net)                            4     100.9135              0.0000     1.5397 r
  U1779/INP (NBUFFX2)                                             0.3504    0.0276 @   1.5673 r
  U1779/Z (NBUFFX2)                                               0.0411    0.0980     1.6653 r
  mem_cmd_o[11] (net)                           1       1.7501              0.0000     1.6653 r
  mem_cmd_o[11] (out)                                             0.0411    0.0017 &   1.6670 r
  data arrival time                                                                    1.6670

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2330


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1796/S (MUX21X1)                                               0.6083    0.0811 @   1.2612 r
  U1796/Q (MUX21X1)                                               0.3443    0.2738 @   1.5350 r
  io_cmd_o[20] (net)                            4     100.0312              0.0000     1.5350 r
  U1797/INP (NBUFFX2)                                             0.3488    0.0285 @   1.5635 r
  U1797/Z (NBUFFX2)                                               0.0445    0.1010     1.6645 r
  mem_cmd_o[20] (net)                           1       4.5416              0.0000     1.6645 r
  mem_cmd_o[20] (out)                                             0.0445    0.0017 &   1.6662 r
  data arrival time                                                                    1.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1844/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1844/Q (MUX21X1)                                               0.3480    0.2770 @   1.5319 r
  io_cmd_o[44] (net)                            4     101.8665              0.0000     1.5319 r
  U1845/INP (NBUFFX2)                                             0.3519    0.0332 @   1.5651 r
  U1845/Z (NBUFFX2)                                               0.0433    0.1001     1.6652 r
  mem_cmd_o[44] (net)                           1       3.4635              0.0000     1.6652 r
  mem_cmd_o[44] (out)                                             0.0433    0.0000 &   1.6653 r
  data arrival time                                                                    1.6653

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2347


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1802/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1802/Q (MUX21X1)                                               0.3421    0.2543 @   1.5154 f
  io_cmd_o[23] (net)                            4     103.6733              0.0000     1.5154 f
  U1803/INP (NBUFFX2)                                             0.3461    0.0696 @   1.5850 f
  U1803/Z (NBUFFX2)                                               0.0369    0.0801     1.6651 f
  mem_cmd_o[23] (net)                           1       2.9326              0.0000     1.6651 f
  mem_cmd_o[23] (out)                                             0.0369    0.0000 &   1.6651 f
  data arrival time                                                                    1.6651

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2349


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1784/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1784/Q (MUX21X1)                                               0.3931    0.2725 @   1.5336 f
  io_cmd_o[14] (net)                            4     119.0715              0.0000     1.5336 f
  U1785/INP (NBUFFX2)                                             0.4012    0.0470 @   1.5807 f
  U1785/Z (NBUFFX2)                                               0.0404    0.0842     1.6649 f
  mem_cmd_o[14] (net)                           1       3.8673              0.0000     1.6649 f
  mem_cmd_o[14] (out)                                             0.0404    0.0000 &   1.6650 f
  data arrival time                                                                    1.6650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U5079/IN1 (AND2X1)                                              0.5505    0.0000 @   1.1875 f
  U5079/Q (AND2X1)                                                0.4645    0.3008 @   1.4882 f
  io_cmd_o[0] (net)                             4     134.2722              0.0000     1.4882 f
  U1758/INP (NBUFFX2)                                             0.4745    0.0718 @   1.5600 f
  U1758/Z (NBUFFX2)                                               0.0576    0.1021     1.6621 f
  mem_cmd_o[0] (net)                            1      15.4217              0.0000     1.6621 f
  mem_cmd_o[0] (out)                                              0.0576    0.0020 &   1.6641 f
  data arrival time                                                                    1.6641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1768/S (MUX21X1)                                               0.5802    0.0637 @   1.2511 f
  U1768/Q (MUX21X1)                                               0.3112    0.2595 @   1.5106 r
  io_cmd_o[6] (net)                             4      89.8852              0.0000     1.5106 r
  U1769/INP (NBUFFX2)                                             0.3142    0.0460 @   1.5566 r
  U1769/Z (NBUFFX2)                                               0.0525    0.1059     1.6625 r
  mem_cmd_o[6] (net)                            1      12.2750              0.0000     1.6625 r
  mem_cmd_o[6] (out)                                              0.0525    0.0012 &   1.6637 r
  data arrival time                                                                    1.6637

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2363


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1778/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1778/Q (MUX21X1)                                               0.3464    0.2753 @   1.5364 r
  io_cmd_o[11] (net)                            4     100.9135              0.0000     1.5364 r
  U1779/INP (NBUFFX2)                                             0.3504    0.0276 @   1.5640 r
  U1779/Z (NBUFFX2)                                               0.0411    0.0980     1.6619 r
  mem_cmd_o[11] (net)                           1       1.7501              0.0000     1.6619 r
  mem_cmd_o[11] (out)                                             0.0411    0.0017 &   1.6637 r
  data arrival time                                                                    1.6637

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2363


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1774/S (MUX21X1)                                               0.6079    0.0752 @   1.2554 r
  U1774/Q (MUX21X1)                                               0.3182    0.2445 @   1.4999 f
  io_cmd_o[9] (net)                             4      96.0836              0.0000     1.4999 f
  U1775/INP (NBUFFX2)                                             0.3211    0.0790 @   1.5788 f
  U1775/Z (NBUFFX2)                                               0.0387    0.0813     1.6601 f
  mem_cmd_o[9] (net)                            1       5.2168              0.0000     1.6601 f
  mem_cmd_o[9] (out)                                              0.0387    0.0026 &   1.6627 f
  data arrival time                                                                    1.6627

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2373


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1808/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1808/Q (MUX21X1)                                               0.3469    0.2550 @   1.5221 f
  io_cmd_o[26] (net)                            5     105.1142              0.0000     1.5221 f
  U1809/INP (NBUFFX2)                                             0.3513    0.0572 @   1.5793 f
  U1809/Z (NBUFFX2)                                               0.0376    0.0807     1.6600 f
  mem_cmd_o[26] (net)                           1       3.2694              0.0000     1.6600 f
  mem_cmd_o[26] (out)                                             0.0376    0.0020 &   1.6620 f
  data arrival time                                                                    1.6620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1816/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1816/Q (MUX21X1)                                               0.3251    0.2453 @   1.5054 f
  io_cmd_o[30] (net)                            4      97.9282              0.0000     1.5054 f
  U1817/INP (NBUFFX2)                                             0.3287    0.0751 @   1.5805 f
  U1817/Z (NBUFFX2)                                               0.0359    0.0788     1.6592 f
  mem_cmd_o[30] (net)                           1       2.6402              0.0000     1.6592 f
  mem_cmd_o[30] (out)                                             0.0359    0.0022 &   1.6614 f
  data arrival time                                                                    1.6614

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1818/S (MUX21X1)                                               0.5800    0.0595 @   1.2470 f
  U1818/Q (MUX21X1)                                               0.5048    0.3127 @   1.5597 f
  io_cmd_o[31] (net)                            4     153.4756              0.0000     1.5597 f
  io_cmd_o[31] (out)                                              0.5212    0.1011 @   1.6607 f
  data arrival time                                                                    1.6607

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2393


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1760/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1760/Q (MUX21X1)                                               0.4440    0.2951 @   1.5560 f
  io_cmd_o[1] (net)                             4     136.0723              0.0000     1.5560 f
  io_cmd_o[1] (out)                                               0.4526    0.1044 @   1.6604 f
  data arrival time                                                                    1.6604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1768/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1768/Q (MUX21X1)                                               0.3112    0.2621 @   1.5070 r
  io_cmd_o[6] (net)                             4      89.8852              0.0000     1.5070 r
  U1769/INP (NBUFFX2)                                             0.3142    0.0460 @   1.5531 r
  U1769/Z (NBUFFX2)                                               0.0525    0.1059     1.6590 r
  mem_cmd_o[6] (net)                            1      12.2750              0.0000     1.6590 r
  mem_cmd_o[6] (out)                                              0.0525    0.0012 &   1.6602 r
  data arrival time                                                                    1.6602

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2398


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1824/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1824/Q (MUX21X1)                                               0.3281    0.2658 @   1.5121 r
  io_cmd_o[34] (net)                            4      95.2479              0.0000     1.5121 r
  U1825/INP (NBUFFX2)                                             0.3317    0.0429 @   1.5550 r
  U1825/Z (NBUFFX2)                                               0.0477    0.1028     1.6578 r
  mem_cmd_o[34] (net)                           1       7.7853              0.0000     1.6578 r
  mem_cmd_o[34] (out)                                             0.0477    0.0002 &   1.6579 r
  data arrival time                                                                    1.6579

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2421


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1808/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1808/Q (MUX21X1)                                               0.3469    0.2560 @   1.5171 f
  io_cmd_o[26] (net)                            5     105.1142              0.0000     1.5171 f
  U1809/INP (NBUFFX2)                                             0.3513    0.0572 @   1.5743 f
  U1809/Z (NBUFFX2)                                               0.0376    0.0807     1.6550 f
  mem_cmd_o[26] (net)                           1       3.2694              0.0000     1.6550 f
  mem_cmd_o[26] (out)                                             0.0376    0.0020 &   1.6570 f
  data arrival time                                                                    1.6570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1816/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1816/Q (MUX21X1)                                               0.3251    0.2462 @   1.5006 f
  io_cmd_o[30] (net)                            4      97.9282              0.0000     1.5006 f
  U1817/INP (NBUFFX2)                                             0.3287    0.0751 @   1.5757 f
  U1817/Z (NBUFFX2)                                               0.0359    0.0788     1.6545 f
  mem_cmd_o[30] (net)                           1       2.6402              0.0000     1.6545 f
  mem_cmd_o[30] (out)                                             0.0359    0.0022 &   1.6567 f
  data arrival time                                                                    1.6567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1798/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1798/Q (MUX21X1)                                               0.3259    0.2650 @   1.5252 r
  io_cmd_o[21] (net)                            4      94.4735              0.0000     1.5252 r
  U1799/INP (NBUFFX2)                                             0.3293    0.0352 @   1.5604 r
  U1799/Z (NBUFFX2)                                               0.0407    0.0963     1.6566 r
  mem_cmd_o[21] (net)                           1       2.3098              0.0000     1.6566 r
  mem_cmd_o[21] (out)                                             0.0407    0.0000 &   1.6566 r
  data arrival time                                                                    1.6566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1818/S (MUX21X1)                                               0.6055    0.0606 @   1.2408 r
  U1818/Q (MUX21X1)                                               0.5048    0.3138 @   1.5545 f
  io_cmd_o[31] (net)                            4     153.4756              0.0000     1.5545 f
  io_cmd_o[31] (out)                                              0.5212    0.1011 @   1.6556 f
  data arrival time                                                                    1.6556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1760/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1760/Q (MUX21X1)                                               0.4440    0.2961 @   1.5510 f
  io_cmd_o[1] (net)                             4     136.0723              0.0000     1.5510 f
  io_cmd_o[1] (out)                                               0.4526    0.1044 @   1.6553 f
  data arrival time                                                                    1.6553

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2447


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1824/S (MUX21X1)                                               0.6053    0.0599 @   1.2401 r
  U1824/Q (MUX21X1)                                               0.3281    0.2684 @   1.5085 r
  io_cmd_o[34] (net)                            4      95.2479              0.0000     1.5085 r
  U1825/INP (NBUFFX2)                                             0.3317    0.0429 @   1.5514 r
  U1825/Z (NBUFFX2)                                               0.0477    0.1028     1.6542 r
  mem_cmd_o[34] (net)                           1       7.7853              0.0000     1.6542 r
  mem_cmd_o[34] (out)                                             0.0477    0.0002 &   1.6543 r
  data arrival time                                                                    1.6543

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2457


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1792/S (MUX21X1)                                               0.5819    0.0692 @   1.2566 f
  U1792/Q (MUX21X1)                                               0.3456    0.2546 @   1.5113 f
  io_cmd_o[18] (net)                            4     104.7332              0.0000     1.5113 f
  U1793/INP (NBUFFX2)                                             0.3496    0.0574 @   1.5687 f
  U1793/Z (NBUFFX2)                                               0.0389    0.0820     1.6507 f
  mem_cmd_o[18] (net)                           1       4.4206              0.0000     1.6507 f
  mem_cmd_o[18] (out)                                             0.0389    0.0035 &   1.6542 f
  data arrival time                                                                    1.6542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1798/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1798/Q (MUX21X1)                                               0.3259    0.2676 @   1.5221 r
  io_cmd_o[21] (net)                            4      94.4735              0.0000     1.5221 r
  U1799/INP (NBUFFX2)                                             0.3293    0.0352 @   1.5572 r
  U1799/Z (NBUFFX2)                                               0.0407    0.0963     1.6535 r
  mem_cmd_o[21] (net)                           1       2.3098              0.0000     1.6535 r
  mem_cmd_o[21] (out)                                             0.0407    0.0000 &   1.6535 r
  data arrival time                                                                    1.6535

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2465


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1850/S (MUX21X1)                                               0.5802    0.0637 @   1.2512 f
  U1850/Q (MUX21X1)                                               0.3238    0.2447 @   1.4958 f
  io_cmd_o[51] (net)                            4      97.5330              0.0000     1.4958 f
  U1851/INP (NBUFFX2)                                             0.3274    0.0792 @   1.5750 f
  U1851/Z (NBUFFX2)                                               0.0355    0.0784     1.6534 f
  mem_cmd_o[51] (net)                           1       2.3572              0.0000     1.6534 f
  mem_cmd_o[51] (out)                                             0.0355    0.0000 &   1.6534 f
  data arrival time                                                                    1.6534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2466


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1836/S (MUX21X1)                                               0.5822    0.0727 @   1.2601 f
  U1836/Q (MUX21X1)                                               0.3348    0.2494 @   1.5095 f
  io_cmd_o[40] (net)                            5     101.0731              0.0000     1.5095 f
  U1837/INP (NBUFFX2)                                             0.3388    0.0624 @   1.5719 f
  U1837/Z (NBUFFX2)                                               0.0357    0.0788     1.6507 f
  mem_cmd_o[40] (net)                           1       2.1806              0.0000     1.6507 f
  mem_cmd_o[40] (out)                                             0.0357    0.0021 &   1.6528 f
  data arrival time                                                                    1.6528

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2472


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1848/S (MUX21X1)                                               0.5809    0.0791 @   1.2665 f
  U1848/Q (MUX21X1)                                               0.3204    0.2438 @   1.5103 f
  io_cmd_o[46] (net)                            4      96.6325              0.0000     1.5103 f
  U1849/INP (NBUFFX2)                                             0.3238    0.0452 @   1.5555 f
  U1849/Z (NBUFFX2)                                               0.0470    0.0890     1.6445 f
  mem_cmd_o[46] (net)                           1      11.7956              0.0000     1.6445 f
  mem_cmd_o[46] (out)                                             0.0470    0.0075 &   1.6520 f
  data arrival time                                                                    1.6520

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2480


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1786/S (MUX21X1)                                               0.5799    0.0596 @   1.2470 f
  U1786/Q (MUX21X1)                                               0.4052    0.2933 @   1.5404 r
  io_cmd_o[15] (net)                            4     119.1611              0.0000     1.5404 r
  io_cmd_o[15] (out)                                              0.4121    0.1113 @   1.6517 r
  data arrival time                                                                    1.6517

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2483


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1814/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1814/Q (MUX21X1)                                               0.3286    0.2469 @   1.5071 f
  io_cmd_o[29] (net)                            4      99.1195              0.0000     1.5071 f
  U1815/INP (NBUFFX2)                                             0.3323    0.0490 @   1.5561 f
  U1815/Z (NBUFFX2)                                               0.0398    0.0824     1.6386 f
  mem_cmd_o[29] (net)                           1       5.6764              0.0000     1.6386 f
  mem_cmd_o[29] (out)                                             0.0398    0.0124 &   1.6509 f
  data arrival time                                                                    1.6509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2491


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1780/S (MUX21X1)                                               0.5728    0.0312 @   1.2187 f
  U1780/Q (MUX21X1)                                               0.0855    0.1594     1.3780 r
  n4557 (net)                                   1      14.6164              0.0000     1.3780 r
  icc_place1901/INP (NBUFFX2)                                     0.0855    0.0090 &   1.3870 r
  icc_place1901/Z (NBUFFX2)                                       0.3851    0.1703 @   1.5573 r
  n2567 (net)                                   4     218.6526              0.0000     1.5573 r
  mem_cmd_o[12] (out)                                             0.4366    0.0933 @   1.6506 r
  data arrival time                                                                    1.6506

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2494


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1852/S (MUX21X1)                                               0.5819    0.0732 @   1.2607 f
  U1852/Q (MUX21X1)                                               0.3269    0.2467 @   1.5073 f
  io_cmd_o[52] (net)                            4      98.7288              0.0000     1.5073 f
  U1853/INP (NBUFFX2)                                             0.3304    0.0478 @   1.5552 f
  U1853/Z (NBUFFX2)                                               0.0483    0.0904     1.6456 f
  mem_cmd_o[52] (net)                           1      12.6910              0.0000     1.6456 f
  mem_cmd_o[52] (out)                                             0.0483    0.0040 &   1.6496 f
  data arrival time                                                                    1.6496

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2504


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1792/S (MUX21X1)                                               0.6074    0.0704 @   1.2505 r
  U1792/Q (MUX21X1)                                               0.3456    0.2556 @   1.5061 f
  io_cmd_o[18] (net)                            4     104.7332              0.0000     1.5061 f
  U1793/INP (NBUFFX2)                                             0.3496    0.0574 @   1.5636 f
  U1793/Z (NBUFFX2)                                               0.0389    0.0820     1.6456 f
  mem_cmd_o[18] (net)                           1       4.4206              0.0000     1.6456 f
  mem_cmd_o[18] (out)                                             0.0389    0.0035 &   1.6490 f
  data arrival time                                                                    1.6490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2510


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1794/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1794/Q (MUX21X1)                                               0.3323    0.2490 @   1.5161 f
  io_cmd_o[19] (net)                            4     100.4708              0.0000     1.5161 f
  U1795/INP (NBUFFX2)                                             0.3359    0.0488 @   1.5648 f
  U1795/Z (NBUFFX2)                                               0.0409    0.0836     1.6485 f
  mem_cmd_o[19] (net)                           1       6.5102              0.0000     1.6485 f
  mem_cmd_o[19] (out)                                             0.0409    0.0001 &   1.6486 f
  data arrival time                                                                    1.6486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1850/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1850/Q (MUX21X1)                                               0.3238    0.2456 @   1.4906 f
  io_cmd_o[51] (net)                            4      97.5330              0.0000     1.4906 f
  U1851/INP (NBUFFX2)                                             0.3274    0.0792 @   1.5698 f
  U1851/Z (NBUFFX2)                                               0.0355    0.0784     1.6482 f
  mem_cmd_o[51] (net)                           1       2.3572              0.0000     1.6482 f
  mem_cmd_o[51] (out)                                             0.0355    0.0000 &   1.6482 f
  data arrival time                                                                    1.6482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1786/S (MUX21X1)                                               0.6054    0.0607 @   1.2408 r
  U1786/Q (MUX21X1)                                               0.4052    0.2960 @   1.5368 r
  io_cmd_o[15] (net)                            4     119.1611              0.0000     1.5368 r
  io_cmd_o[15] (out)                                              0.4121    0.1113 @   1.6482 r
  data arrival time                                                                    1.6482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1788/S (MUX21X1)                                               0.5825    0.0744 @   1.2619 f
  U1788/Q (MUX21X1)                                               0.3169    0.2417 @   1.5036 f
  io_cmd_o[16] (net)                            4      95.2900              0.0000     1.5036 f
  U1789/INP (NBUFFX2)                                             0.3203    0.0628 @   1.5664 f
  U1789/Z (NBUFFX2)                                               0.0382    0.0808     1.6472 f
  mem_cmd_o[16] (net)                           1       4.8166              0.0000     1.6472 f
  mem_cmd_o[16] (out)                                             0.0382    0.0009 &   1.6481 f
  data arrival time                                                                    1.6481

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1836/S (MUX21X1)                                               0.6077    0.0742 @   1.2543 r
  U1836/Q (MUX21X1)                                               0.3348    0.2504 @   1.5047 f
  io_cmd_o[40] (net)                            5     101.0731              0.0000     1.5047 f
  U1837/INP (NBUFFX2)                                             0.3388    0.0624 @   1.5671 f
  U1837/Z (NBUFFX2)                                               0.0357    0.0788     1.6459 f
  mem_cmd_o[40] (net)                           1       2.1806              0.0000     1.6459 f
  mem_cmd_o[40] (out)                                             0.0357    0.0021 &   1.6480 f
  data arrival time                                                                    1.6480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2520


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4653    0.3125 @   1.5588 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5588 r
  io_cmd_o[37] (out)                                              0.4758    0.0889 @   1.6478 r
  data arrival time                                                                    1.6478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1832/S (MUX21X1)                                               0.5823    0.0727 @   1.2602 f
  U1832/Q (MUX21X1)                                               0.4274    0.2873 @   1.5475 f
  io_cmd_o[38] (net)                            5     130.4842              0.0000     1.5475 f
  io_cmd_o[38] (out)                                              0.4359    0.1002 @   1.6477 f
  data arrival time                                                                    1.6477

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2523


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1846/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1846/Q (MUX21X1)                                               0.3207    0.2446 @   1.5055 f
  io_cmd_o[45] (net)                            4      96.9042              0.0000     1.5055 f
  U1847/INP (NBUFFX2)                                             0.3237    0.0633 @   1.5687 f
  U1847/Z (NBUFFX2)                                               0.0357    0.0785     1.6473 f
  mem_cmd_o[45] (net)                           1       2.6720              0.0000     1.6473 f
  mem_cmd_o[45] (out)                                             0.0357    0.0000 &   1.6473 f
  data arrival time                                                                    1.6473

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2527


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1848/S (MUX21X1)                                               0.6064    0.0804 @   1.2606 r
  U1848/Q (MUX21X1)                                               0.3204    0.2448 @   1.5053 f
  io_cmd_o[46] (net)                            4      96.6325              0.0000     1.5053 f
  U1849/INP (NBUFFX2)                                             0.3238    0.0452 @   1.5505 f
  U1849/Z (NBUFFX2)                                               0.0470    0.0890     1.6395 f
  mem_cmd_o[46] (net)                           1      11.7956              0.0000     1.6395 f
  mem_cmd_o[46] (out)                                             0.0470    0.0075 &   1.6470 f
  data arrival time                                                                    1.6470

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2530


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1780/S (MUX21X1)                                               0.5984    0.0318 @   1.2119 r
  U1780/Q (MUX21X1)                                               0.0855    0.1617     1.3736 r
  n4557 (net)                                   1      14.6164              0.0000     1.3736 r
  icc_place1901/INP (NBUFFX2)                                     0.0855    0.0090 &   1.3827 r
  icc_place1901/Z (NBUFFX2)                                       0.3851    0.1703 @   1.5529 r
  n2567 (net)                                   4     218.6526              0.0000     1.5529 r
  mem_cmd_o[12] (out)                                             0.4366    0.0933 @   1.6462 r
  data arrival time                                                                    1.6462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1814/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1814/Q (MUX21X1)                                               0.3286    0.2479 @   1.5023 f
  io_cmd_o[29] (net)                            4      99.1195              0.0000     1.5023 f
  U1815/INP (NBUFFX2)                                             0.3323    0.0490 @   1.5513 f
  U1815/Z (NBUFFX2)                                               0.0398    0.0824     1.6338 f
  mem_cmd_o[29] (net)                           1       5.6764              0.0000     1.6338 f
  mem_cmd_o[29] (out)                                             0.0398    0.0124 &   1.6462 f
  data arrival time                                                                    1.6462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1764/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1764/Q (MUX21X1)                                               0.3122    0.2413 @   1.5027 f
  io_cmd_o[4] (net)                             4      94.2806              0.0000     1.5027 f
  U1765/INP (NBUFFX2)                                             0.3149    0.0546 @   1.5573 f
  U1765/Z (NBUFFX2)                                               0.0397    0.0821     1.6394 f
  mem_cmd_o[4] (net)                            1       6.2231              0.0000     1.6394 f
  mem_cmd_o[4] (out)                                              0.0397    0.0052 &   1.6446 f
  data arrival time                                                                    1.6446

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2554


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1852/S (MUX21X1)                                               0.6073    0.0745 @   1.2546 r
  U1852/Q (MUX21X1)                                               0.3269    0.2476 @   1.5023 f
  io_cmd_o[52] (net)                            4      98.7288              0.0000     1.5023 f
  U1853/INP (NBUFFX2)                                             0.3304    0.0478 @   1.5501 f
  U1853/Z (NBUFFX2)                                               0.0483    0.0904     1.6405 f
  mem_cmd_o[52] (net)                           1      12.6910              0.0000     1.6405 f
  mem_cmd_o[52] (out)                                             0.0483    0.0040 &   1.6445 f
  data arrival time                                                                    1.6445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4653    0.3152 @   1.5553 r
  io_cmd_o[37] (net)                            5     137.0951              0.0000     1.5553 r
  io_cmd_o[37] (out)                                              0.4758    0.0889 @   1.6442 r
  data arrival time                                                                    1.6442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1794/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1794/Q (MUX21X1)                                               0.3323    0.2500 @   1.5111 f
  io_cmd_o[19] (net)                            4     100.4708              0.0000     1.5111 f
  U1795/INP (NBUFFX2)                                             0.3359    0.0488 @   1.5599 f
  U1795/Z (NBUFFX2)                                               0.0409    0.0836     1.6435 f
  mem_cmd_o[19] (net)                           1       6.5102              0.0000     1.6435 f
  mem_cmd_o[19] (out)                                             0.0409    0.0001 &   1.6436 f
  data arrival time                                                                    1.6436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1788/S (MUX21X1)                                               0.6080    0.0758 @   1.2560 r
  U1788/Q (MUX21X1)                                               0.3169    0.2427 @   1.4987 f
  io_cmd_o[16] (net)                            4      95.2900              0.0000     1.4987 f
  U1789/INP (NBUFFX2)                                             0.3203    0.0628 @   1.5615 f
  U1789/Z (NBUFFX2)                                               0.0382    0.0808     1.6423 f
  mem_cmd_o[16] (net)                           1       4.8166              0.0000     1.6423 f
  mem_cmd_o[16] (out)                                             0.0382    0.0009 &   1.6432 f
  data arrival time                                                                    1.6432

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2568


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1832/S (MUX21X1)                                               0.6078    0.0740 @   1.2541 r
  U1832/Q (MUX21X1)                                               0.4274    0.2884 @   1.5425 f
  io_cmd_o[38] (net)                            5     130.4842              0.0000     1.5425 f
  io_cmd_o[38] (out)                                              0.4359    0.1002 @   1.6427 f
  data arrival time                                                                    1.6427

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2573


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1846/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1846/Q (MUX21X1)                                               0.3207    0.2456 @   1.5004 f
  io_cmd_o[45] (net)                            4      96.9042              0.0000     1.5004 f
  U1847/INP (NBUFFX2)                                             0.3237    0.0633 @   1.5637 f
  U1847/Z (NBUFFX2)                                               0.0357    0.0785     1.6422 f
  mem_cmd_o[45] (net)                           1       2.6720              0.0000     1.6422 f
  mem_cmd_o[45] (out)                                             0.0357    0.0000 &   1.6422 f
  data arrival time                                                                    1.6422

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2578


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1764/S (MUX21X1)                                               0.6079    0.0753 @   1.2555 r
  U1764/Q (MUX21X1)                                               0.3122    0.2423 @   1.4977 f
  io_cmd_o[4] (net)                             4      94.2806              0.0000     1.4977 f
  U1765/INP (NBUFFX2)                                             0.3149    0.0546 @   1.5524 f
  U1765/Z (NBUFFX2)                                               0.0397    0.0821     1.6345 f
  mem_cmd_o[4] (net)                            1       6.2231              0.0000     1.6345 f
  mem_cmd_o[4] (out)                                              0.0397    0.0052 &   1.6397 f
  data arrival time                                                                    1.6397

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2603


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1782/S (MUX21X1)                                               0.5808    0.0792 @   1.2666 f
  U1782/Q (MUX21X1)                                               0.3138    0.2399 @   1.5066 f
  io_cmd_o[13] (net)                            4      94.1663              0.0000     1.5066 f
  U1783/INP (NBUFFX2)                                             0.3174    0.0233 @   1.5299 f
  U1783/Z (NBUFFX2)                                               0.0570    0.0971 @   1.6270 f
  mem_cmd_o[13] (net)                           1      20.7781              0.0000     1.6270 f
  mem_cmd_o[13] (out)                                             0.0570    0.0090 @   1.6360 f
  data arrival time                                                                    1.6360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1856/IN1 (AND2X1)                                              0.5505    0.0000 @   1.1875 f
  U1856/Q (AND2X1)                                                0.5492    0.3276 @   1.5151 f
  io_cmd_o[54] (net)                            4     157.1771              0.0000     1.5151 f
  io_cmd_o[54] (out)                                              0.5687    0.1187 @   1.6337 f
  data arrival time                                                                    1.6337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2663


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1762/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1762/Q (MUX21X1)                                               0.2900    0.2311 @   1.4921 f
  io_cmd_o[2] (net)                             4      86.8990              0.0000     1.4921 f
  U1763/INP (NBUFFX2)                                             0.2922    0.0573 @   1.5494 f
  U1763/Z (NBUFFX2)                                               0.0385    0.0806     1.6300 f
  mem_cmd_o[2] (net)                            1       6.0424              0.0000     1.6300 f
  mem_cmd_o[2] (out)                                              0.0385    0.0034 &   1.6334 f
  data arrival time                                                                    1.6334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1776/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1776/Q (MUX21X1)                                               0.3139    0.2409 @   1.5080 f
  io_cmd_o[10] (net)                            4      94.4556              0.0000     1.5080 f
  U1777/INP (NBUFFX2)                                             0.3171    0.0467 @   1.5547 f
  U1777/Z (NBUFFX2)                                               0.0358    0.0785     1.6331 f
  mem_cmd_o[10] (net)                           1       2.9424              0.0000     1.6331 f
  mem_cmd_o[10] (out)                                             0.0358    0.0000 &   1.6332 f
  data arrival time                                                                    1.6332

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2668


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1838/S (MUX21X1)                                               0.5822    0.0726 @   1.2601 f
  U1838/Q (MUX21X1)                                               0.3498    0.2548 @   1.5149 f
  io_cmd_o[41] (net)                            5     105.6179              0.0000     1.5149 f
  U1839/INP (NBUFFX2)                                             0.3550    0.0309 @   1.5458 f
  U1839/Z (NBUFFX2)                                               0.0402    0.0833     1.6291 f
  mem_cmd_o[41] (net)                           1       5.2642              0.0000     1.6291 f
  mem_cmd_o[41] (out)                                             0.0402    0.0028 &   1.6318 f
  data arrival time                                                                    1.6318

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2682


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1977/IN1 (AND2X1)                                              0.2055    0.0016 @   1.0985 r
  U1977/Q (AND2X1)                                                0.1063    0.1232     1.2217 r
  n2643 (net)                                   1      27.3567              0.0000     1.2217 r
  icc_place1904/INP (NBUFFX2)                                     0.1063    0.0119 &   1.2336 r
  icc_place1904/Z (NBUFFX2)                                       0.2957    0.1552 @   1.3889 r
  mem_cmd_o[117] (net)                          4     167.8338              0.0000     1.3889 r
  icc_place1977/INP (NBUFFX2)                                     0.3294    0.1473 @   1.5362 r
  icc_place1977/Z (NBUFFX2)                                       0.0395    0.0951     1.6313 r
  io_cmd_o[117] (net)                           1       1.2890              0.0000     1.6313 r
  io_cmd_o[117] (out)                                             0.0395    0.0000 &   1.6313 r
  data arrival time                                                                    1.6313

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2687


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1782/S (MUX21X1)                                               0.6063    0.0805 @   1.2607 r
  U1782/Q (MUX21X1)                                               0.3138    0.2409 @   1.5015 f
  io_cmd_o[13] (net)                            4      94.1663              0.0000     1.5015 f
  U1783/INP (NBUFFX2)                                             0.3174    0.0233 @   1.5249 f
  U1783/Z (NBUFFX2)                                               0.0570    0.0971 @   1.6219 f
  mem_cmd_o[13] (net)                           1      20.7781              0.0000     1.6219 f
  mem_cmd_o[13] (out)                                             0.0570    0.0090 @   1.6310 f
  data arrival time                                                                    1.6310

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2690


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1800/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1800/Q (MUX21X1)                                               0.3511    0.2758 @   1.5325 r
  io_cmd_o[22] (net)                            4     102.9434              0.0000     1.5325 r
  io_cmd_o[22] (out)                                              0.3546    0.0961 @   1.6286 r
  data arrival time                                                                    1.6286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1762/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1762/Q (MUX21X1)                                               0.2900    0.2320 @   1.4870 f
  io_cmd_o[2] (net)                             4      86.8990              0.0000     1.4870 f
  U1763/INP (NBUFFX2)                                             0.2922    0.0573 @   1.5443 f
  U1763/Z (NBUFFX2)                                               0.0385    0.0806     1.6249 f
  mem_cmd_o[2] (net)                            1       6.0424              0.0000     1.6249 f
  mem_cmd_o[2] (out)                                              0.0385    0.0034 &   1.6283 f
  data arrival time                                                                    1.6283

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2717


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1776/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1776/Q (MUX21X1)                                               0.3139    0.2419 @   1.5030 f
  io_cmd_o[10] (net)                            4      94.4556              0.0000     1.5030 f
  U1777/INP (NBUFFX2)                                             0.3171    0.0467 @   1.5497 f
  U1777/Z (NBUFFX2)                                               0.0358    0.0785     1.6281 f
  mem_cmd_o[10] (net)                           1       2.9424              0.0000     1.6281 f
  mem_cmd_o[10] (out)                                             0.0358    0.0000 &   1.6281 f
  data arrival time                                                                    1.6281

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2719


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1838/S (MUX21X1)                                               0.6077    0.0741 @   1.2543 r
  U1838/Q (MUX21X1)                                               0.3498    0.2558 @   1.5101 f
  io_cmd_o[41] (net)                            5     105.6179              0.0000     1.5101 f
  U1839/INP (NBUFFX2)                                             0.3550    0.0309 @   1.5410 f
  U1839/Z (NBUFFX2)                                               0.0402    0.0833     1.6243 f
  mem_cmd_o[41] (net)                           1       5.2642              0.0000     1.6243 f
  mem_cmd_o[41] (out)                                             0.0402    0.0028 &   1.6270 f
  data arrival time                                                                    1.6270

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2730


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1772/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1772/Q (MUX21X1)                                               0.2991    0.2352 @   1.4965 f
  io_cmd_o[8] (net)                             4      89.9012              0.0000     1.4965 f
  U1773/INP (NBUFFX2)                                             0.3015    0.0484 @   1.5449 f
  U1773/Z (NBUFFX2)                                               0.0372    0.0795     1.6244 f
  mem_cmd_o[8] (net)                            1       4.6293              0.0000     1.6244 f
  mem_cmd_o[8] (out)                                              0.0372    0.0023 &   1.6267 f
  data arrival time                                                                    1.6267

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2733


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1786/S (MUX21X1)                                               0.5799    0.0596 @   1.2470 f
  U1786/Q (MUX21X1)                                               0.3914    0.2722 @   1.5192 f
  io_cmd_o[15] (net)                            4     118.9363              0.0000     1.5192 f
  io_cmd_o[15] (out)                                              0.3985    0.1068 @   1.6260 f
  data arrival time                                                                    1.6260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1830/S (MUX21X1)                                               0.5799    0.0588 @   1.2463 f
  U1830/Q (MUX21X1)                                               0.4496    0.2938 @   1.5401 f
  io_cmd_o[37] (net)                            5     136.8172              0.0000     1.5401 f
  io_cmd_o[37] (out)                                              0.4605    0.0859 @   1.6260 f
  data arrival time                                                                    1.6260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1810/S (MUX21X1)                                               0.5823    0.0726 @   1.2600 f
  U1810/Q (MUX21X1)                                               0.3618    0.2794 @   1.5394 r
  io_cmd_o[27] (net)                            5     106.1541              0.0000     1.5394 r
  io_cmd_o[27] (out)                                              0.3659    0.0863 @   1.6257 r
  data arrival time                                                                    1.6257

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2743


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1820/S (MUX21X1)                                               0.5828    0.0798 @   1.2673 f
  U1820/Q (MUX21X1)                                               0.3199    0.2422 @   1.5095 f
  io_cmd_o[32] (net)                            4      96.0164              0.0000     1.5095 f
  U1821/INP (NBUFFX2)                                             0.3237    0.0347 @   1.5442 f
  U1821/Z (NBUFFX2)                                               0.0361    0.0789     1.6231 f
  mem_cmd_o[32] (net)                           1       2.9893              0.0000     1.6231 f
  mem_cmd_o[32] (out)                                             0.0361    0.0021 &   1.6251 f
  data arrival time                                                                    1.6251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1800/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1800/Q (MUX21X1)                                               0.3511    0.2785 @   1.5290 r
  io_cmd_o[22] (net)                            4     102.9434              0.0000     1.5290 r
  io_cmd_o[22] (out)                                              0.3546    0.0961 @   1.6251 r
  data arrival time                                                                    1.6251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1842/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1842/Q (MUX21X1)                                               0.3887    0.2887 @   1.5488 r
  io_cmd_o[43] (net)                            5     114.3726              0.0000     1.5488 r
  io_cmd_o[43] (out)                                              0.3939    0.0762 @   1.6250 r
  data arrival time                                                                    1.6250

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2750


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1844/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1844/Q (MUX21X1)                                               0.3358    0.2506 @   1.5116 f
  io_cmd_o[44] (net)                            4     101.6417              0.0000     1.5116 f
  U1845/INP (NBUFFX2)                                             0.3398    0.0327 @   1.5443 f
  U1845/Z (NBUFFX2)                                               0.0373    0.0803     1.6246 f
  mem_cmd_o[44] (net)                           1       3.4635              0.0000     1.6246 f
  mem_cmd_o[44] (out)                                             0.0373    0.0000 &   1.6247 f
  data arrival time                                                                    1.6247

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2753


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1822/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1822/Q (MUX21X1)                                               0.3866    0.2879 @   1.5549 r
  io_cmd_o[33] (net)                            4     113.7072              0.0000     1.5549 r
  io_cmd_o[33] (out)                                              0.3916    0.0697 @   1.6246 r
  data arrival time                                                                    1.6246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1796/S (MUX21X1)                                               0.5828    0.0798 @   1.2672 f
  U1796/Q (MUX21X1)                                               0.3322    0.2469 @   1.5141 f
  io_cmd_o[20] (net)                            4      99.8064              0.0000     1.5141 f
  U1797/INP (NBUFFX2)                                             0.3368    0.0284 @   1.5425 f
  U1797/Z (NBUFFX2)                                               0.0385    0.0814     1.6238 f
  mem_cmd_o[20] (net)                           1       4.5416              0.0000     1.6238 f
  mem_cmd_o[20] (out)                                             0.0385    0.0007 &   1.6246 f
  data arrival time                                                                    1.6246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1840/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1840/Q (MUX21X1)                                               0.4100    0.2957 @   1.5626 r
  io_cmd_o[42] (net)                            5     120.8006              0.0000     1.5626 r
  io_cmd_o[42] (out)                                              0.4167    0.0605 @   1.6232 r
  data arrival time                                                                    1.6232

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2768


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1810/S (MUX21X1)                                               0.6077    0.0741 @   1.2542 r
  U1810/Q (MUX21X1)                                               0.3618    0.2821 @   1.5363 r
  io_cmd_o[27] (net)                            5     106.1541              0.0000     1.5363 r
  io_cmd_o[27] (out)                                              0.3659    0.0863 @   1.6226 r
  data arrival time                                                                    1.6226

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2774


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1842/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1842/Q (MUX21X1)                                               0.3887    0.2913 @   1.5458 r
  io_cmd_o[43] (net)                            5     114.3726              0.0000     1.5458 r
  io_cmd_o[43] (out)                                              0.3939    0.0762 @   1.6220 r
  data arrival time                                                                    1.6220

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2780


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1772/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1772/Q (MUX21X1)                                               0.2991    0.2362 @   1.4916 f
  io_cmd_o[8] (net)                             4      89.9012              0.0000     1.4916 f
  U1773/INP (NBUFFX2)                                             0.3015    0.0484 @   1.5399 f
  U1773/Z (NBUFFX2)                                               0.0372    0.0795     1.6194 f
  mem_cmd_o[8] (net)                            1       4.6293              0.0000     1.6194 f
  mem_cmd_o[8] (out)                                              0.0372    0.0023 &   1.6217 f
  data arrival time                                                                    1.6217

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2783


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1778/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1778/Q (MUX21X1)                                               0.3342    0.2485 @   1.5156 f
  io_cmd_o[11] (net)                            4     100.6887              0.0000     1.5156 f
  U1779/INP (NBUFFX2)                                             0.3383    0.0275 @   1.5431 f
  U1779/Z (NBUFFX2)                                               0.0352    0.0783     1.6214 f
  mem_cmd_o[11] (net)                           1       1.7501              0.0000     1.6214 f
  mem_cmd_o[11] (out)                                             0.0352    0.0000 &   1.6214 f
  data arrival time                                                                    1.6214

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2786


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1822/S (MUX21X1)                                               0.6060    0.0808 @   1.2610 r
  U1822/Q (MUX21X1)                                               0.3866    0.2904 @   1.5513 r
  io_cmd_o[33] (net)                            4     113.7072              0.0000     1.5513 r
  io_cmd_o[33] (out)                                              0.3916    0.0697 @   1.6210 r
  data arrival time                                                                    1.6210

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2790


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1786/S (MUX21X1)                                               0.6054    0.0607 @   1.2408 r
  U1786/Q (MUX21X1)                                               0.3914    0.2732 @   1.5140 f
  io_cmd_o[15] (net)                            4     118.9363              0.0000     1.5140 f
  io_cmd_o[15] (out)                                              0.3985    0.1068 @   1.6208 f
  data arrival time                                                                    1.6208

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2792


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1830/S (MUX21X1)                                               0.6054    0.0599 @   1.2400 r
  U1830/Q (MUX21X1)                                               0.4496    0.2948 @   1.5349 f
  io_cmd_o[37] (net)                            5     136.8172              0.0000     1.5349 f
  io_cmd_o[37] (out)                                              0.4605    0.0859 @   1.6208 f
  data arrival time                                                                    1.6208

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2792


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1820/S (MUX21X1)                                               0.6083    0.0811 @   1.2613 r
  U1820/Q (MUX21X1)                                               0.3199    0.2432 @   1.5045 f
  io_cmd_o[32] (net)                            4      96.0164              0.0000     1.5045 f
  U1821/INP (NBUFFX2)                                             0.3237    0.0347 @   1.5392 f
  U1821/Z (NBUFFX2)                                               0.0361    0.0789     1.6181 f
  mem_cmd_o[32] (net)                           1       2.9893              0.0000     1.6181 f
  mem_cmd_o[32] (out)                                             0.0361    0.0021 &   1.6201 f
  data arrival time                                                                    1.6201

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2799


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1840/S (MUX21X1)                                               0.6060    0.0808 @   1.2609 r
  U1840/Q (MUX21X1)                                               0.4100    0.2982 @   1.5591 r
  io_cmd_o[42] (net)                            5     120.8006              0.0000     1.5591 r
  io_cmd_o[42] (out)                                              0.4167    0.0605 @   1.6197 r
  data arrival time                                                                    1.6197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1844/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1844/Q (MUX21X1)                                               0.3358    0.2515 @   1.5065 f
  io_cmd_o[44] (net)                            4     101.6417              0.0000     1.5065 f
  U1845/INP (NBUFFX2)                                             0.3398    0.0327 @   1.5392 f
  U1845/Z (NBUFFX2)                                               0.0373    0.0803     1.6195 f
  mem_cmd_o[44] (net)                           1       3.4635              0.0000     1.6195 f
  mem_cmd_o[44] (out)                                             0.0373    0.0000 &   1.6196 f
  data arrival time                                                                    1.6196

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2804


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1796/S (MUX21X1)                                               0.6083    0.0811 @   1.2612 r
  U1796/Q (MUX21X1)                                               0.3322    0.2479 @   1.5091 f
  io_cmd_o[20] (net)                            4      99.8064              0.0000     1.5091 f
  U1797/INP (NBUFFX2)                                             0.3368    0.0284 @   1.5375 f
  U1797/Z (NBUFFX2)                                               0.0385    0.0814     1.6189 f
  mem_cmd_o[20] (net)                           1       4.5416              0.0000     1.6189 f
  mem_cmd_o[20] (out)                                             0.0385    0.0007 &   1.6196 f
  data arrival time                                                                    1.6196

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2804


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1780/S (MUX21X1)                                               0.5728    0.0312 @   1.2187 f
  U1780/Q (MUX21X1)                                               0.0809    0.1220     1.3406 f
  n4557 (net)                                   1      14.5572              0.0000     1.3406 f
  icc_place1901/INP (NBUFFX2)                                     0.0809    0.0082 &   1.3489 f
  icc_place1901/Z (NBUFFX2)                                       0.3726    0.1769 @   1.5258 f
  n2567 (net)                                   4     218.4279              0.0000     1.5258 f
  mem_cmd_o[12] (out)                                             0.4257    0.0933 @   1.6190 f
  data arrival time                                                                    1.6190

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2810


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1768/S (MUX21X1)                                               0.5802    0.0637 @   1.2511 f
  U1768/Q (MUX21X1)                                               0.2999    0.2339 @   1.4850 f
  io_cmd_o[6] (net)                             4      89.6604              0.0000     1.4850 f
  U1769/INP (NBUFFX2)                                             0.3030    0.0444 @   1.5294 f
  U1769/Z (NBUFFX2)                                               0.0467    0.0883     1.6177 f
  mem_cmd_o[6] (net)                            1      12.2750              0.0000     1.6177 f
  mem_cmd_o[6] (out)                                              0.0467    0.0011 &   1.6188 f
  data arrival time                                                                    1.6188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1774/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1774/Q (MUX21X1)                                               0.3300    0.2681 @   1.5294 r
  io_cmd_o[9] (net)                             4      96.3084              0.0000     1.5294 r
  io_cmd_o[9] (out)                                               0.3327    0.0881 @   1.6176 r
  data arrival time                                                                    1.6176

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2824


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1802/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1802/Q (MUX21X1)                                               0.3545    0.2768 @   1.5439 r
  io_cmd_o[23] (net)                            4     103.8981              0.0000     1.5439 r
  io_cmd_o[23] (out)                                              0.3583    0.0726 @   1.6166 r
  data arrival time                                                                    1.6166

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2834


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1778/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1778/Q (MUX21X1)                                               0.3342    0.2495 @   1.5106 f
  io_cmd_o[11] (net)                            4     100.6887              0.0000     1.5106 f
  U1779/INP (NBUFFX2)                                             0.3383    0.0275 @   1.5381 f
  U1779/Z (NBUFFX2)                                               0.0352    0.0783     1.6164 f
  mem_cmd_o[11] (net)                           1       1.7501              0.0000     1.6164 f
  mem_cmd_o[11] (out)                                             0.0352    0.0000 &   1.6164 f
  data arrival time                                                                    1.6164

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2836


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1856/IN1 (AND2X1)                                              0.5766    0.0000 @   1.1802 r
  U1856/Q (AND2X1)                                                0.5352    0.3166 @   1.4968 r
  io_cmd_o[54] (net)                            4     157.4019              0.0000     1.4968 r
  io_cmd_o[54] (out)                                              0.5553    0.1182 @   1.6150 r
  data arrival time                                                                    1.6150

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2850


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1774/S (MUX21X1)                                               0.6079    0.0752 @   1.2554 r
  U1774/Q (MUX21X1)                                               0.3300    0.2707 @   1.5262 r
  io_cmd_o[9] (net)                             4      96.3084              0.0000     1.5262 r
  io_cmd_o[9] (out)                                               0.3327    0.0881 @   1.6143 r
  data arrival time                                                                    1.6143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2857


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1768/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1768/Q (MUX21X1)                                               0.2999    0.2348 @   1.4798 f
  io_cmd_o[6] (net)                             4      89.6604              0.0000     1.4798 f
  U1769/INP (NBUFFX2)                                             0.3030    0.0444 @   1.5242 f
  U1769/Z (NBUFFX2)                                               0.0467    0.0883     1.6125 f
  mem_cmd_o[6] (net)                            1      12.2750              0.0000     1.6125 f
  mem_cmd_o[6] (out)                                              0.0467    0.0011 &   1.6135 f
  data arrival time                                                                    1.6135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1824/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1824/Q (MUX21X1)                                               0.3164    0.2410 @   1.4873 f
  io_cmd_o[34] (net)                            4      95.0232              0.0000     1.4873 f
  U1825/INP (NBUFFX2)                                             0.3201    0.0417 @   1.5290 f
  U1825/Z (NBUFFX2)                                               0.0419    0.0842     1.6132 f
  mem_cmd_o[34] (net)                           1       7.7853              0.0000     1.6132 f
  mem_cmd_o[34] (out)                                             0.0419    0.0002 &   1.6134 f
  data arrival time                                                                    1.6134

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2866


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1802/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1802/Q (MUX21X1)                                               0.3545    0.2795 @   1.5406 r
  io_cmd_o[23] (net)                            4     103.8981              0.0000     1.5406 r
  io_cmd_o[23] (out)                                              0.3583    0.0726 @   1.6132 r
  data arrival time                                                                    1.6132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1780/S (MUX21X1)                                               0.5984    0.0318 @   1.2119 r
  U1780/Q (MUX21X1)                                               0.0809    0.1226     1.3346 f
  n4557 (net)                                   1      14.5572              0.0000     1.3346 f
  icc_place1901/INP (NBUFFX2)                                     0.0809    0.0082 &   1.3428 f
  icc_place1901/Z (NBUFFX2)                                       0.3726    0.1769 @   1.5197 f
  n2567 (net)                                   4     218.4279              0.0000     1.5197 f
  mem_cmd_o[12] (out)                                             0.4257    0.0933 @   1.6130 f
  data arrival time                                                                    1.6130

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2870


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1798/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1798/Q (MUX21X1)                                               0.3143    0.2400 @   1.5002 f
  io_cmd_o[21] (net)                            4      94.2488              0.0000     1.5002 f
  U1799/INP (NBUFFX2)                                             0.3178    0.0343 @   1.5345 f
  U1799/Z (NBUFFX2)                                               0.0350    0.0778     1.6122 f
  mem_cmd_o[21] (net)                           1       2.3098              0.0000     1.6122 f
  mem_cmd_o[21] (out)                                             0.0350    0.0000 &   1.6123 f
  data arrival time                                                                    1.6123

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2877


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1816/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1816/Q (MUX21X1)                                               0.3370    0.2697 @   1.5298 r
  io_cmd_o[30] (net)                            4      98.1530              0.0000     1.5298 r
  io_cmd_o[30] (out)                                              0.3405    0.0808 @   1.6106 r
  data arrival time                                                                    1.6106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1790/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1790/Q (MUX21X1)                                               0.4584    0.3095 @   1.5559 r
  io_cmd_o[17] (net)                            4     134.8068              0.0000     1.5559 r
  io_cmd_o[17] (out)                                              0.4693    0.0530 @   1.6089 r
  data arrival time                                                                    1.6089

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2911


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1824/S (MUX21X1)                                               0.6053    0.0599 @   1.2401 r
  U1824/Q (MUX21X1)                                               0.3164    0.2420 @   1.4821 f
  io_cmd_o[34] (net)                            4      95.0232              0.0000     1.4821 f
  U1825/INP (NBUFFX2)                                             0.3201    0.0417 @   1.5238 f
  U1825/Z (NBUFFX2)                                               0.0419    0.0842     1.6080 f
  mem_cmd_o[34] (net)                           1       7.7853              0.0000     1.6080 f
  mem_cmd_o[34] (out)                                             0.0419    0.0002 &   1.6081 f
  data arrival time                                                                    1.6081

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2919


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1784/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1784/Q (MUX21X1)                                               0.4070    0.2930 @   1.5601 r
  io_cmd_o[14] (net)                            4     119.2963              0.0000     1.5601 r
  io_cmd_o[14] (out)                                              0.4148    0.0475 @   1.6076 r
  data arrival time                                                                    1.6076

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2924


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1816/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1816/Q (MUX21X1)                                               0.3370    0.2723 @   1.5267 r
  io_cmd_o[30] (net)                            4      98.1530              0.0000     1.5267 r
  io_cmd_o[30] (out)                                              0.3405    0.0808 @   1.6075 r
  data arrival time                                                                    1.6075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1798/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1798/Q (MUX21X1)                                               0.3143    0.2410 @   1.4954 f
  io_cmd_o[21] (net)                            4      94.2488              0.0000     1.4954 f
  U1799/INP (NBUFFX2)                                             0.3178    0.0343 @   1.5297 f
  U1799/Z (NBUFFX2)                                               0.0350    0.0778     1.6074 f
  mem_cmd_o[21] (net)                           1       2.3098              0.0000     1.6074 f
  mem_cmd_o[21] (out)                                             0.0350    0.0000 &   1.6075 f
  data arrival time                                                                    1.6075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1790/S (MUX21X1)                                               0.6053    0.0600 @   1.2401 r
  U1790/Q (MUX21X1)                                               0.4584    0.3122 @   1.5523 r
  io_cmd_o[17] (net)                            4     134.8068              0.0000     1.5523 r
  io_cmd_o[17] (out)                                              0.4693    0.0530 @   1.6053 r
  data arrival time                                                                    1.6053

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2947


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1808/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1808/Q (MUX21X1)                                               0.3595    0.2784 @   1.5455 r
  io_cmd_o[26] (net)                            5     105.3838              0.0000     1.5455 r
  io_cmd_o[26] (out)                                              0.3638    0.0595 @   1.6049 r
  data arrival time                                                                    1.6049

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2951


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1850/S (MUX21X1)                                               0.5802    0.0637 @   1.2512 f
  U1850/Q (MUX21X1)                                               0.3357    0.2690 @   1.5202 r
  io_cmd_o[51] (net)                            4      97.7578              0.0000     1.5202 r
  io_cmd_o[51] (out)                                              0.3391    0.0847 @   1.6048 r
  data arrival time                                                                    1.6048

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2952


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1766/S (MUX21X1)                                               0.5803    0.0636 @   1.2511 f
  U1766/Q (MUX21X1)                                               0.3597    0.2772 @   1.5283 r
  io_cmd_o[5] (net)                             4     105.0941              0.0000     1.5283 r
  io_cmd_o[5] (out)                                               0.3646    0.0763 @   1.6046 r
  data arrival time                                                                    1.6046

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2954


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1784/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1784/Q (MUX21X1)                                               0.4070    0.2956 @   1.5568 r
  io_cmd_o[14] (net)                            4     119.2963              0.0000     1.5568 r
  io_cmd_o[14] (out)                                              0.4148    0.0475 @   1.6043 r
  data arrival time                                                                    1.6043

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2957


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1770/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1770/Q (MUX21X1)                                               0.3566    0.2778 @   1.5391 r
  io_cmd_o[7] (net)                             4     104.6264              0.0000     1.5391 r
  io_cmd_o[7] (out)                                               0.3602    0.0648 @   1.6040 r
  data arrival time                                                                    1.6040

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2960


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1808/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1808/Q (MUX21X1)                                               0.3595    0.2810 @   1.5421 r
  io_cmd_o[26] (net)                            5     105.3838              0.0000     1.5421 r
  io_cmd_o[26] (out)                                              0.3638    0.0595 @   1.6016 r
  data arrival time                                                                    1.6016

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2984


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1800/S (MUX21X1)                                               0.5819    0.0692 @   1.2567 f
  U1800/Q (MUX21X1)                                               0.3388    0.2522 @   1.5089 f
  io_cmd_o[22] (net)                            4     102.7187              0.0000     1.5089 f
  io_cmd_o[22] (out)                                              0.3425    0.0925 @   1.6014 f
  data arrival time                                                                    1.6014

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2986


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1850/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1850/Q (MUX21X1)                                               0.3357    0.2716 @   1.5166 r
  io_cmd_o[51] (net)                            4      97.7578              0.0000     1.5166 r
  io_cmd_o[51] (out)                                              0.3391    0.0847 @   1.6013 r
  data arrival time                                                                    1.6013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1766/S (MUX21X1)                                               0.6058    0.0648 @   1.2449 r
  U1766/Q (MUX21X1)                                               0.3597    0.2799 @   1.5248 r
  io_cmd_o[5] (net)                             4     105.0941              0.0000     1.5248 r
  io_cmd_o[5] (out)                                               0.3646    0.0763 @   1.6010 r
  data arrival time                                                                    1.6010

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2990


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1770/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1770/Q (MUX21X1)                                               0.3566    0.2804 @   1.5359 r
  io_cmd_o[7] (net)                             4     104.6264              0.0000     1.5359 r
  io_cmd_o[7] (out)                                               0.3602    0.0648 @   1.6007 r
  data arrival time                                                                    1.6007

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2993


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1842/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1842/Q (MUX21X1)                                               0.3751    0.2666 @   1.5268 f
  io_cmd_o[43] (net)                            5     114.0517              0.0000     1.5268 f
  io_cmd_o[43] (out)                                              0.3805    0.0738 @   1.6005 f
  data arrival time                                                                    1.6005

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2995


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1840/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1840/Q (MUX21X1)                                               0.3959    0.2746 @   1.5415 f
  io_cmd_o[42] (net)                            5     120.5444              0.0000     1.5415 f
  io_cmd_o[42] (out)                                              0.4028    0.0587 @   1.6002 f
  data arrival time                                                                    1.6002

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2998


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1846/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1846/Q (MUX21X1)                                               0.3325    0.2690 @   1.5299 r
  io_cmd_o[45] (net)                            4      97.1290              0.0000     1.5299 r
  io_cmd_o[45] (out)                                              0.3354    0.0701 @   1.6000 r
  data arrival time                                                                    1.6000

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3000


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1977/IN1 (AND2X1)                                              0.1927    0.0016 @   1.0944 f
  U1977/Q (AND2X1)                                                0.1032    0.1194     1.2137 f
  n2643 (net)                                   1      27.2975              0.0000     1.2137 f
  icc_place1904/INP (NBUFFX2)                                     0.1032    0.0115 &   1.2252 f
  icc_place1904/Z (NBUFFX2)                                       0.2854    0.1589 @   1.3841 f
  mem_cmd_o[117] (net)                          4     167.6090              0.0000     1.3841 f
  icc_place1977/INP (NBUFFX2)                                     0.3202    0.1387 @   1.5228 f
  icc_place1977/Z (NBUFFX2)                                       0.0338    0.0767     1.5995 f
  io_cmd_o[117] (net)                           1       1.2890              0.0000     1.5995 f
  io_cmd_o[117] (out)                                             0.0338    0.0000 &   1.5995 f
  data arrival time                                                                    1.5995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1822/S (MUX21X1)                                               0.5828    0.0795 @   1.2669 f
  U1822/Q (MUX21X1)                                               0.3733    0.2659 @   1.5328 f
  io_cmd_o[33] (net)                            4     113.4824              0.0000     1.5328 f
  io_cmd_o[33] (out)                                              0.3786    0.0662 @   1.5990 f
  data arrival time                                                                    1.5990

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1836/S (MUX21X1)                                               0.5822    0.0727 @   1.2601 f
  U1836/Q (MUX21X1)                                               0.3474    0.2735 @   1.5336 r
  io_cmd_o[40] (net)                            5     101.4400              0.0000     1.5336 r
  io_cmd_o[40] (out)                                              0.3513    0.0649 @   1.5985 r
  data arrival time                                                                    1.5985

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3015


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1846/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1846/Q (MUX21X1)                                               0.3325    0.2717 @   1.5265 r
  io_cmd_o[45] (net)                            4      97.1290              0.0000     1.5265 r
  io_cmd_o[45] (out)                                              0.3354    0.0701 @   1.5966 r
  data arrival time                                                                    1.5966

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3034


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1800/S (MUX21X1)                                               0.6074    0.0704 @   1.2506 r
  U1800/Q (MUX21X1)                                               0.3388    0.2532 @   1.5038 f
  io_cmd_o[22] (net)                            4     102.7187              0.0000     1.5038 f
  io_cmd_o[22] (out)                                              0.3425    0.0925 @   1.5963 f
  data arrival time                                                                    1.5963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1842/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1842/Q (MUX21X1)                                               0.3751    0.2676 @   1.5220 f
  io_cmd_o[43] (net)                            5     114.0517              0.0000     1.5220 f
  io_cmd_o[43] (out)                                              0.3805    0.0738 @   1.5958 f
  data arrival time                                                                    1.5958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1836/S (MUX21X1)                                               0.6077    0.0742 @   1.2543 r
  U1836/Q (MUX21X1)                                               0.3474    0.2762 @   1.5305 r
  io_cmd_o[40] (net)                            5     101.4400              0.0000     1.5305 r
  io_cmd_o[40] (out)                                              0.3513    0.0649 @   1.5954 r
  data arrival time                                                                    1.5954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1840/S (MUX21X1)                                               0.6060    0.0808 @   1.2609 r
  U1840/Q (MUX21X1)                                               0.3959    0.2755 @   1.5365 f
  io_cmd_o[42] (net)                            5     120.5444              0.0000     1.5365 f
  io_cmd_o[42] (out)                                              0.4028    0.0587 @   1.5952 f
  data arrival time                                                                    1.5952

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3048


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1788/S (MUX21X1)                                               0.5825    0.0744 @   1.2619 f
  U1788/Q (MUX21X1)                                               0.3286    0.2666 @   1.5284 r
  io_cmd_o[16] (net)                            4      95.5148              0.0000     1.5284 r
  io_cmd_o[16] (out)                                              0.3319    0.0662 @   1.5947 r
  data arrival time                                                                    1.5947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1792/S (MUX21X1)                                               0.5819    0.0692 @   1.2566 f
  U1792/Q (MUX21X1)                                               0.3580    0.2779 @   1.5346 r
  io_cmd_o[18] (net)                            4     104.9580              0.0000     1.5346 r
  io_cmd_o[18] (out)                                              0.3620    0.0596 @   1.5942 r
  data arrival time                                                                    1.5942

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3058


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1822/S (MUX21X1)                                               0.6060    0.0808 @   1.2610 r
  U1822/Q (MUX21X1)                                               0.3733    0.2668 @   1.5277 f
  io_cmd_o[33] (net)                            4     113.4824              0.0000     1.5277 f
  io_cmd_o[33] (out)                                              0.3786    0.0662 @   1.5940 f
  data arrival time                                                                    1.5940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1810/S (MUX21X1)                                               0.5823    0.0726 @   1.2600 f
  U1810/Q (MUX21X1)                                               0.3490    0.2562 @   1.5162 f
  io_cmd_o[27] (net)                            5     105.8762              0.0000     1.5162 f
  io_cmd_o[27] (out)                                              0.3533    0.0773 @   1.5936 f
  data arrival time                                                                    1.5936

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3064


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1788/S (MUX21X1)                                               0.6080    0.0758 @   1.2560 r
  U1788/Q (MUX21X1)                                               0.3286    0.2692 @   1.5252 r
  io_cmd_o[16] (net)                            4      95.5148              0.0000     1.5252 r
  io_cmd_o[16] (out)                                              0.3319    0.0662 @   1.5914 r
  data arrival time                                                                    1.5914

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3086


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1792/S (MUX21X1)                                               0.6074    0.0704 @   1.2505 r
  U1792/Q (MUX21X1)                                               0.3580    0.2806 @   1.5311 r
  io_cmd_o[18] (net)                            4     104.9580              0.0000     1.5311 r
  io_cmd_o[18] (out)                                              0.3620    0.0596 @   1.5907 r
  data arrival time                                                                    1.5907

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3093


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1794/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1794/Q (MUX21X1)                                               0.3444    0.2730 @   1.5401 r
  io_cmd_o[19] (net)                            4     100.6955              0.0000     1.5401 r
  io_cmd_o[19] (out)                                              0.3479    0.0505 @   1.5906 r
  data arrival time                                                                    1.5906

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3094


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1802/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1802/Q (MUX21X1)                                               0.3421    0.2533 @   1.5204 f
  io_cmd_o[23] (net)                            4     103.6733              0.0000     1.5204 f
  io_cmd_o[23] (out)                                              0.3461    0.0696 @   1.5900 f
  data arrival time                                                                    1.5900

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3100


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1790/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1790/Q (MUX21X1)                                               0.4430    0.2904 @   1.5368 f
  io_cmd_o[17] (net)                            4     134.5820              0.0000     1.5368 f
  io_cmd_o[17] (out)                                              0.4543    0.0524 @   1.5892 f
  data arrival time                                                                    1.5892

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1810/S (MUX21X1)                                               0.6077    0.0741 @   1.2542 r
  U1810/Q (MUX21X1)                                               0.3490    0.2572 @   1.5114 f
  io_cmd_o[27] (net)                            5     105.8762              0.0000     1.5114 f
  io_cmd_o[27] (out)                                              0.3533    0.0773 @   1.5887 f
  data arrival time                                                                    1.5887

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3113


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1794/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1794/Q (MUX21X1)                                               0.3444    0.2757 @   1.5368 r
  io_cmd_o[19] (net)                            4     100.6955              0.0000     1.5368 r
  io_cmd_o[19] (out)                                              0.3479    0.0505 @   1.5872 r
  data arrival time                                                                    1.5872

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3128


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1931/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0975 r
  U1931/Q (AND2X1)                                                0.0437    0.0863     1.1838 r
  n2644 (net)                                   1       4.1645              0.0000     1.1838 r
  icc_place1903/INP (NBUFFX2)                                     0.0437    0.0010 &   1.1848 r
  icc_place1903/Z (NBUFFX2)                                       0.3395    0.1495 @   1.3343 r
  mem_cmd_o[94] (net)                           4     193.3724              0.0000     1.3343 r
  icc_place1978/INP (NBUFFX2)                                     0.3889    0.1494 @   1.4837 r
  icc_place1978/Z (NBUFFX2)                                       0.0435    0.1027     1.5864 r
  io_cmd_o[94] (net)                            1       2.1520              0.0000     1.5864 r
  io_cmd_o[94] (out)                                              0.0435    0.0000 &   1.5864 r
  data arrival time                                                                    1.5864

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3136


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1852/S (MUX21X1)                                               0.5819    0.0732 @   1.2607 f
  U1852/Q (MUX21X1)                                               0.3388    0.2709 @   1.5316 r
  io_cmd_o[52] (net)                            4      98.9535              0.0000     1.5316 r
  io_cmd_o[52] (out)                                              0.3422    0.0545 @   1.5860 r
  data arrival time                                                                    1.5860

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3140


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1784/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1784/Q (MUX21X1)                                               0.3931    0.2715 @   1.5386 f
  io_cmd_o[14] (net)                            4     119.0715              0.0000     1.5386 f
  io_cmd_o[14] (out)                                              0.4012    0.0470 @   1.5856 f
  data arrival time                                                                    1.5856

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3144


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1802/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1802/Q (MUX21X1)                                               0.3421    0.2543 @   1.5154 f
  io_cmd_o[23] (net)                            4     103.6733              0.0000     1.5154 f
  io_cmd_o[23] (out)                                              0.3461    0.0696 @   1.5850 f
  data arrival time                                                                    1.5850

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1764/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1764/Q (MUX21X1)                                               0.3239    0.2662 @   1.5275 r
  io_cmd_o[4] (net)                             4      94.5054              0.0000     1.5275 r
  io_cmd_o[4] (out)                                               0.3264    0.0568 @   1.5843 r
  data arrival time                                                                    1.5843

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3157


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1790/S (MUX21X1)                                               0.6053    0.0600 @   1.2401 r
  U1790/Q (MUX21X1)                                               0.4430    0.2915 @   1.5316 f
  io_cmd_o[17] (net)                            4     134.5820              0.0000     1.5316 f
  io_cmd_o[17] (out)                                              0.4543    0.0524 @   1.5840 f
  data arrival time                                                                    1.5840

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3160


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1774/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1774/Q (MUX21X1)                                               0.3182    0.2435 @   1.5048 f
  io_cmd_o[9] (net)                             4      96.0836              0.0000     1.5048 f
  io_cmd_o[9] (out)                                               0.3211    0.0790 @   1.5838 f
  data arrival time                                                                    1.5838

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3162


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1852/S (MUX21X1)                                               0.6073    0.0745 @   1.2546 r
  U1852/Q (MUX21X1)                                               0.3388    0.2735 @   1.5281 r
  io_cmd_o[52] (net)                            4      98.9535              0.0000     1.5281 r
  io_cmd_o[52] (out)                                              0.3422    0.0545 @   1.5826 r
  data arrival time                                                                    1.5826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3174


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1848/S (MUX21X1)                                               0.5809    0.0791 @   1.2665 f
  U1848/Q (MUX21X1)                                               0.3322    0.2683 @   1.5348 r
  io_cmd_o[46] (net)                            4      96.8573              0.0000     1.5348 r
  io_cmd_o[46] (out)                                              0.3355    0.0474 @   1.5822 r
  data arrival time                                                                    1.5822

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3178


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1814/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1814/Q (MUX21X1)                                               0.3407    0.2711 @   1.5313 r
  io_cmd_o[29] (net)                            4      99.3443              0.0000     1.5313 r
  io_cmd_o[29] (out)                                              0.3442    0.0505 @   1.5818 r
  data arrival time                                                                    1.5818

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3182


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1776/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1776/Q (MUX21X1)                                               0.3255    0.2658 @   1.5329 r
  io_cmd_o[10] (net)                            4      94.6803              0.0000     1.5329 r
  io_cmd_o[10] (out)                                              0.3287    0.0483 @   1.5812 r
  data arrival time                                                                    1.5812

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3188


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1764/S (MUX21X1)                                               0.6079    0.0753 @   1.2555 r
  U1764/Q (MUX21X1)                                               0.3239    0.2688 @   1.5242 r
  io_cmd_o[4] (net)                             4      94.5054              0.0000     1.5242 r
  io_cmd_o[4] (out)                                               0.3264    0.0568 @   1.5810 r
  data arrival time                                                                    1.5810

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3190


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1784/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1784/Q (MUX21X1)                                               0.3931    0.2725 @   1.5336 f
  io_cmd_o[14] (net)                            4     119.0715              0.0000     1.5336 f
  io_cmd_o[14] (out)                                              0.4012    0.0470 @   1.5807 f
  data arrival time                                                                    1.5807

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3193


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1816/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1816/Q (MUX21X1)                                               0.3251    0.2453 @   1.5054 f
  io_cmd_o[30] (net)                            4      97.9282              0.0000     1.5054 f
  io_cmd_o[30] (out)                                              0.3287    0.0751 @   1.5805 f
  data arrival time                                                                    1.5805

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3195


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1808/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1808/Q (MUX21X1)                                               0.3469    0.2550 @   1.5221 f
  io_cmd_o[26] (net)                            5     105.1142              0.0000     1.5221 f
  io_cmd_o[26] (out)                                              0.3513    0.0571 @   1.5792 f
  data arrival time                                                                    1.5792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1774/S (MUX21X1)                                               0.6079    0.0752 @   1.2554 r
  U1774/Q (MUX21X1)                                               0.3182    0.2445 @   1.4999 f
  io_cmd_o[9] (net)                             4      96.0836              0.0000     1.4999 f
  io_cmd_o[9] (out)                                               0.3211    0.0790 @   1.5788 f
  data arrival time                                                                    1.5788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3212


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1848/S (MUX21X1)                                               0.6064    0.0804 @   1.2606 r
  U1848/Q (MUX21X1)                                               0.3322    0.2709 @   1.5315 r
  io_cmd_o[46] (net)                            4      96.8573              0.0000     1.5315 r
  io_cmd_o[46] (out)                                              0.3355    0.0474 @   1.5788 r
  data arrival time                                                                    1.5788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3212


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1814/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1814/Q (MUX21X1)                                               0.3407    0.2737 @   1.5282 r
  io_cmd_o[29] (net)                            4      99.3443              0.0000     1.5282 r
  io_cmd_o[29] (out)                                              0.3442    0.0505 @   1.5787 r
  data arrival time                                                                    1.5787

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3213


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1762/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1762/Q (MUX21X1)                                               0.3010    0.2570 @   1.5180 r
  io_cmd_o[2] (net)                             4      87.1238              0.0000     1.5180 r
  io_cmd_o[2] (out)                                               0.3032    0.0604 @   1.5785 r
  data arrival time                                                                    1.5785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1770/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1770/Q (MUX21X1)                                               0.3442    0.2544 @   1.5158 f
  io_cmd_o[7] (net)                             4     104.4016              0.0000     1.5158 f
  io_cmd_o[7] (out)                                               0.3479    0.0621 @   1.5779 f
  data arrival time                                                                    1.5779

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3221


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1766/S (MUX21X1)                                               0.5803    0.0636 @   1.2511 f
  U1766/Q (MUX21X1)                                               0.3473    0.2539 @   1.5050 f
  io_cmd_o[5] (net)                             4     104.8693              0.0000     1.5050 f
  io_cmd_o[5] (out)                                               0.3523    0.0729 @   1.5779 f
  data arrival time                                                                    1.5779

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3221


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1776/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1776/Q (MUX21X1)                                               0.3255    0.2685 @   1.5296 r
  io_cmd_o[10] (net)                            4      94.6803              0.0000     1.5296 r
  io_cmd_o[10] (out)                                              0.3287    0.0483 @   1.5778 r
  data arrival time                                                                    1.5778

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3222


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1772/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1772/Q (MUX21X1)                                               0.3104    0.2608 @   1.5221 r
  io_cmd_o[8] (net)                             4      90.1259              0.0000     1.5221 r
  io_cmd_o[8] (out)                                               0.3127    0.0538 @   1.5759 r
  data arrival time                                                                    1.5759

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3241


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1816/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1816/Q (MUX21X1)                                               0.3251    0.2462 @   1.5006 f
  io_cmd_o[30] (net)                            4      97.9282              0.0000     1.5006 f
  io_cmd_o[30] (out)                                              0.3287    0.0751 @   1.5757 f
  data arrival time                                                                    1.5757

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3243


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1850/S (MUX21X1)                                               0.5802    0.0637 @   1.2512 f
  U1850/Q (MUX21X1)                                               0.3238    0.2447 @   1.4958 f
  io_cmd_o[51] (net)                            4      97.5330              0.0000     1.4958 f
  io_cmd_o[51] (out)                                              0.3273    0.0795 @   1.5753 f
  data arrival time                                                                    1.5753

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3247


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1977/IN1 (AND2X1)                                              0.2055    0.0016 @   1.0985 r
  U1977/Q (AND2X1)                                                0.1063    0.1232     1.2217 r
  n2643 (net)                                   1      27.3567              0.0000     1.2217 r
  icc_place1904/INP (NBUFFX2)                                     0.1063    0.0119 &   1.2336 r
  icc_place1904/Z (NBUFFX2)                                       0.2957    0.1552 @   1.3889 r
  mem_cmd_o[117] (net)                          4     167.8338              0.0000     1.3889 r
  mem_cmd_o[117] (out)                                            0.3316    0.1864 @   1.5753 r
  data arrival time                                                                    1.5753

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3247


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1762/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1762/Q (MUX21X1)                                               0.3010    0.2596 @   1.5146 r
  io_cmd_o[2] (net)                             4      87.1238              0.0000     1.5146 r
  io_cmd_o[2] (out)                                               0.3032    0.0604 @   1.5750 r
  data arrival time                                                                    1.5750

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3250


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1808/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1808/Q (MUX21X1)                                               0.3469    0.2560 @   1.5171 f
  io_cmd_o[26] (net)                            5     105.1142              0.0000     1.5171 f
  io_cmd_o[26] (out)                                              0.3513    0.0571 @   1.5742 f
  data arrival time                                                                    1.5742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1770/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1770/Q (MUX21X1)                                               0.3442    0.2554 @   1.5109 f
  io_cmd_o[7] (net)                             4     104.4016              0.0000     1.5109 f
  io_cmd_o[7] (out)                                               0.3479    0.0621 @   1.5730 f
  data arrival time                                                                    1.5730

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3270


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1766/S (MUX21X1)                                               0.6058    0.0648 @   1.2449 r
  U1766/Q (MUX21X1)                                               0.3473    0.2549 @   1.4998 f
  io_cmd_o[5] (net)                             4     104.8693              0.0000     1.4998 f
  io_cmd_o[5] (out)                                               0.3523    0.0729 @   1.5727 f
  data arrival time                                                                    1.5727

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3273


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1772/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1772/Q (MUX21X1)                                               0.3104    0.2634 @   1.5188 r
  io_cmd_o[8] (net)                             4      90.1259              0.0000     1.5188 r
  io_cmd_o[8] (out)                                               0.3127    0.0538 @   1.5726 r
  data arrival time                                                                    1.5726

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3274


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1836/S (MUX21X1)                                               0.5822    0.0727 @   1.2601 f
  U1836/Q (MUX21X1)                                               0.3348    0.2494 @   1.5095 f
  io_cmd_o[40] (net)                            5     101.0731              0.0000     1.5095 f
  io_cmd_o[40] (out)                                              0.3388    0.0625 @   1.5720 f
  data arrival time                                                                    1.5720

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1850/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1850/Q (MUX21X1)                                               0.3238    0.2456 @   1.4906 f
  io_cmd_o[51] (net)                            4      97.5330              0.0000     1.4906 f
  io_cmd_o[51] (out)                                              0.3273    0.0795 @   1.5701 f
  data arrival time                                                                    1.5701

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3299


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1820/S (MUX21X1)                                               0.5828    0.0798 @   1.2673 f
  U1820/Q (MUX21X1)                                               0.3317    0.2671 @   1.5343 r
  io_cmd_o[32] (net)                            4      96.2412              0.0000     1.5343 r
  io_cmd_o[32] (out)                                              0.3354    0.0354 @   1.5697 r
  data arrival time                                                                    1.5697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1838/S (MUX21X1)                                               0.5822    0.0726 @   1.2601 f
  U1838/Q (MUX21X1)                                               0.3627    0.2782 @   1.5383 r
  io_cmd_o[41] (net)                            5     105.9388              0.0000     1.5383 r
  io_cmd_o[41] (out)                                              0.3677    0.0308 @   1.5691 r
  data arrival time                                                                    1.5691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1846/S (MUX21X1)                                               0.5817    0.0734 @   1.2609 f
  U1846/Q (MUX21X1)                                               0.3207    0.2446 @   1.5055 f
  io_cmd_o[45] (net)                            4      96.9042              0.0000     1.5055 f
  io_cmd_o[45] (out)                                              0.3236    0.0634 @   1.5689 f
  data arrival time                                                                    1.5689

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3311


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1792/S (MUX21X1)                                               0.5819    0.0692 @   1.2566 f
  U1792/Q (MUX21X1)                                               0.3456    0.2546 @   1.5113 f
  io_cmd_o[18] (net)                            4     104.7332              0.0000     1.5113 f
  io_cmd_o[18] (out)                                              0.3496    0.0574 @   1.5687 f
  data arrival time                                                                    1.5687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1844/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1844/Q (MUX21X1)                                               0.3480    0.2743 @   1.5353 r
  io_cmd_o[44] (net)                            4     101.8665              0.0000     1.5353 r
  io_cmd_o[44] (out)                                              0.3518    0.0332 @   1.5686 r
  data arrival time                                                                    1.5686

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3314


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1778/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1778/Q (MUX21X1)                                               0.3464    0.2726 @   1.5397 r
  io_cmd_o[11] (net)                            4     100.9135              0.0000     1.5397 r
  io_cmd_o[11] (out)                                              0.3504    0.0275 @   1.5672 r
  data arrival time                                                                    1.5672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1836/S (MUX21X1)                                               0.6077    0.0742 @   1.2543 r
  U1836/Q (MUX21X1)                                               0.3348    0.2504 @   1.5047 f
  io_cmd_o[40] (net)                            5     101.0731              0.0000     1.5047 f
  io_cmd_o[40] (out)                                              0.3388    0.0625 @   1.5672 f
  data arrival time                                                                    1.5672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1796/S (MUX21X1)                                               0.5828    0.0798 @   1.2672 f
  U1796/Q (MUX21X1)                                               0.3443    0.2712 @   1.5384 r
  io_cmd_o[20] (net)                            4     100.0312              0.0000     1.5384 r
  io_cmd_o[20] (out)                                              0.3488    0.0285 @   1.5669 r
  data arrival time                                                                    1.5669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1788/S (MUX21X1)                                               0.5825    0.0744 @   1.2619 f
  U1788/Q (MUX21X1)                                               0.3169    0.2417 @   1.5036 f
  io_cmd_o[16] (net)                            4      95.2900              0.0000     1.5036 f
  io_cmd_o[16] (out)                                              0.3203    0.0628 @   1.5664 f
  data arrival time                                                                    1.5664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1820/S (MUX21X1)                                               0.6083    0.0811 @   1.2613 r
  U1820/Q (MUX21X1)                                               0.3317    0.2697 @   1.5310 r
  io_cmd_o[32] (net)                            4      96.2412              0.0000     1.5310 r
  io_cmd_o[32] (out)                                              0.3354    0.0354 @   1.5664 r
  data arrival time                                                                    1.5664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1838/S (MUX21X1)                                               0.6077    0.0741 @   1.2543 r
  U1838/Q (MUX21X1)                                               0.3627    0.2809 @   1.5352 r
  io_cmd_o[41] (net)                            5     105.9388              0.0000     1.5352 r
  io_cmd_o[41] (out)                                              0.3677    0.0308 @   1.5660 r
  data arrival time                                                                    1.5660

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3340


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1844/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1844/Q (MUX21X1)                                               0.3480    0.2770 @   1.5319 r
  io_cmd_o[44] (net)                            4     101.8665              0.0000     1.5319 r
  io_cmd_o[44] (out)                                              0.3518    0.0332 @   1.5652 r
  data arrival time                                                                    1.5652

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3348


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1794/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1794/Q (MUX21X1)                                               0.3323    0.2490 @   1.5161 f
  io_cmd_o[19] (net)                            4     100.4708              0.0000     1.5161 f
  io_cmd_o[19] (out)                                              0.3359    0.0488 @   1.5648 f
  data arrival time                                                                    1.5648

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1977/IN1 (AND2X1)                                              0.1927    0.0016 @   1.0944 f
  U1977/Q (AND2X1)                                                0.1032    0.1194     1.2137 f
  n2643 (net)                                   1      27.2975              0.0000     1.2137 f
  icc_place1904/INP (NBUFFX2)                                     0.1032    0.0115 &   1.2252 f
  icc_place1904/Z (NBUFFX2)                                       0.2854    0.1589 @   1.3841 f
  mem_cmd_o[117] (net)                          4     167.6090              0.0000     1.3841 f
  mem_cmd_o[117] (out)                                            0.3225    0.1802 @   1.5643 f
  data arrival time                                                                    1.5643

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3357


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1778/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1778/Q (MUX21X1)                                               0.3464    0.2753 @   1.5364 r
  io_cmd_o[11] (net)                            4     100.9135              0.0000     1.5364 r
  io_cmd_o[11] (out)                                              0.3504    0.0275 @   1.5639 r
  data arrival time                                                                    1.5639

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3361


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1846/S (MUX21X1)                                               0.6072    0.0747 @   1.2548 r
  U1846/Q (MUX21X1)                                               0.3207    0.2456 @   1.5004 f
  io_cmd_o[45] (net)                            4      96.9042              0.0000     1.5004 f
  io_cmd_o[45] (out)                                              0.3236    0.0634 @   1.5638 f
  data arrival time                                                                    1.5638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1792/S (MUX21X1)                                               0.6074    0.0704 @   1.2505 r
  U1792/Q (MUX21X1)                                               0.3456    0.2556 @   1.5061 f
  io_cmd_o[18] (net)                            4     104.7332              0.0000     1.5061 f
  io_cmd_o[18] (out)                                              0.3496    0.0574 @   1.5636 f
  data arrival time                                                                    1.5636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1796/S (MUX21X1)                                               0.6083    0.0811 @   1.2612 r
  U1796/Q (MUX21X1)                                               0.3443    0.2738 @   1.5350 r
  io_cmd_o[20] (net)                            4     100.0312              0.0000     1.5350 r
  io_cmd_o[20] (out)                                              0.3488    0.0285 @   1.5635 r
  data arrival time                                                                    1.5635

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1788/S (MUX21X1)                                               0.6080    0.0758 @   1.2560 r
  U1788/Q (MUX21X1)                                               0.3169    0.2427 @   1.4987 f
  io_cmd_o[16] (net)                            4      95.2900              0.0000     1.4987 f
  io_cmd_o[16] (out)                                              0.3203    0.0628 @   1.5615 f
  data arrival time                                                                    1.5615

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3385


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1798/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1798/Q (MUX21X1)                                               0.3259    0.2650 @   1.5252 r
  io_cmd_o[21] (net)                            4      94.4735              0.0000     1.5252 r
  io_cmd_o[21] (out)                                              0.3293    0.0352 @   1.5604 r
  data arrival time                                                                    1.5604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U5079/IN1 (AND2X1)                                              0.5505    0.0000 @   1.1875 f
  U5079/Q (AND2X1)                                                0.4645    0.3008 @   1.4882 f
  io_cmd_o[0] (net)                             4     134.2722              0.0000     1.4882 f
  io_cmd_o[0] (out)                                               0.4745    0.0718 @   1.5601 f
  data arrival time                                                                    1.5601

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1794/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1794/Q (MUX21X1)                                               0.3323    0.2500 @   1.5111 f
  io_cmd_o[19] (net)                            4     100.4708              0.0000     1.5111 f
  io_cmd_o[19] (out)                                              0.3359    0.0488 @   1.5598 f
  data arrival time                                                                    1.5598

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1901/IN1 (AND2X2)                                              0.2055    0.0017 @   1.0985 r
  U1901/Q (AND2X2)                                                0.2483    0.1872 @   1.2857 r
  io_cmd_o[79] (net)                            4     135.5339              0.0000     1.2857 r
  U1902/INP (NBUFFX2)                                             0.2624    0.0651 @   1.3508 r
  U1902/Z (NBUFFX2)                                               0.1313    0.1377 @   1.4885 r
  mem_cmd_o[79] (net)                           1      66.8094              0.0000     1.4885 r
  mem_cmd_o[79] (out)                                             0.1332    0.0689 @   1.5574 r
  data arrival time                                                                    1.5574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1764/S (MUX21X1)                                               0.5825    0.0739 @   1.2614 f
  U1764/Q (MUX21X1)                                               0.3122    0.2413 @   1.5027 f
  io_cmd_o[4] (net)                             4      94.2806              0.0000     1.5027 f
  io_cmd_o[4] (out)                                               0.3149    0.0547 @   1.5573 f
  data arrival time                                                                    1.5573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1798/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1798/Q (MUX21X1)                                               0.3259    0.2676 @   1.5221 r
  io_cmd_o[21] (net)                            4      94.4735              0.0000     1.5221 r
  io_cmd_o[21] (out)                                              0.3293    0.0352 @   1.5573 r
  data arrival time                                                                    1.5573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1768/S (MUX21X1)                                               0.5802    0.0637 @   1.2511 f
  U1768/Q (MUX21X1)                                               0.3112    0.2595 @   1.5106 r
  io_cmd_o[6] (net)                             4      89.8852              0.0000     1.5106 r
  io_cmd_o[6] (out)                                               0.3142    0.0460 @   1.5566 r
  data arrival time                                                                    1.5566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1814/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1814/Q (MUX21X1)                                               0.3286    0.2469 @   1.5071 f
  io_cmd_o[29] (net)                            4      99.1195              0.0000     1.5071 f
  io_cmd_o[29] (out)                                              0.3323    0.0490 @   1.5561 f
  data arrival time                                                                    1.5561

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3439


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1848/S (MUX21X1)                                               0.5809    0.0791 @   1.2665 f
  U1848/Q (MUX21X1)                                               0.3204    0.2438 @   1.5103 f
  io_cmd_o[46] (net)                            4      96.6325              0.0000     1.5103 f
  io_cmd_o[46] (out)                                              0.3238    0.0452 @   1.5555 f
  data arrival time                                                                    1.5555

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3445


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1852/S (MUX21X1)                                               0.5819    0.0732 @   1.2607 f
  U1852/Q (MUX21X1)                                               0.3269    0.2467 @   1.5073 f
  io_cmd_o[52] (net)                            4      98.7288              0.0000     1.5073 f
  io_cmd_o[52] (out)                                              0.3303    0.0479 @   1.5553 f
  data arrival time                                                                    1.5553

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3447


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1824/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1824/Q (MUX21X1)                                               0.3281    0.2658 @   1.5121 r
  io_cmd_o[34] (net)                            4      95.2479              0.0000     1.5121 r
  io_cmd_o[34] (out)                                              0.3316    0.0431 @   1.5552 r
  data arrival time                                                                    1.5552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1782/S (MUX21X1)                                               0.5808    0.0792 @   1.2666 f
  U1782/Q (MUX21X1)                                               0.3254    0.2649 @   1.5315 r
  io_cmd_o[13] (net)                            4      94.3911              0.0000     1.5315 r
  io_cmd_o[13] (out)                                              0.3289    0.0235 @   1.5550 r
  data arrival time                                                                    1.5550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1776/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1776/Q (MUX21X1)                                               0.3139    0.2409 @   1.5080 f
  io_cmd_o[10] (net)                            4      94.4556              0.0000     1.5080 f
  io_cmd_o[10] (out)                                              0.3171    0.0467 @   1.5547 f
  data arrival time                                                                    1.5547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1768/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1768/Q (MUX21X1)                                               0.3112    0.2621 @   1.5070 r
  io_cmd_o[6] (net)                             4      89.8852              0.0000     1.5070 r
  io_cmd_o[6] (out)                                               0.3142    0.0460 @   1.5531 r
  data arrival time                                                                    1.5531

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3469


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1764/S (MUX21X1)                                               0.6079    0.0753 @   1.2555 r
  U1764/Q (MUX21X1)                                               0.3122    0.2423 @   1.4977 f
  io_cmd_o[4] (net)                             4      94.2806              0.0000     1.4977 f
  io_cmd_o[4] (out)                                               0.3149    0.0547 @   1.5524 f
  data arrival time                                                                    1.5524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1782/S (MUX21X1)                                               0.6063    0.0805 @   1.2607 r
  U1782/Q (MUX21X1)                                               0.3254    0.2675 @   1.5281 r
  io_cmd_o[13] (net)                            4      94.3911              0.0000     1.5281 r
  io_cmd_o[13] (out)                                              0.3289    0.0235 @   1.5516 r
  data arrival time                                                                    1.5516

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3484


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1824/S (MUX21X1)                                               0.6053    0.0599 @   1.2401 r
  U1824/Q (MUX21X1)                                               0.3281    0.2684 @   1.5085 r
  io_cmd_o[34] (net)                            4      95.2479              0.0000     1.5085 r
  io_cmd_o[34] (out)                                              0.3316    0.0431 @   1.5516 r
  data arrival time                                                                    1.5516

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3484


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1814/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1814/Q (MUX21X1)                                               0.3286    0.2479 @   1.5023 f
  io_cmd_o[29] (net)                            4      99.1195              0.0000     1.5023 f
  io_cmd_o[29] (out)                                              0.3323    0.0490 @   1.5513 f
  data arrival time                                                                    1.5513

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3487


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1931/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1931/Q (AND2X1)                                                0.0389    0.0779     1.1713 f
  n2644 (net)                                   1       4.1053              0.0000     1.1713 f
  icc_place1903/INP (NBUFFX2)                                     0.0389    0.0008 &   1.1721 f
  icc_place1903/Z (NBUFFX2)                                       0.3280    0.1557 @   1.3278 f
  mem_cmd_o[94] (net)                           4     193.1477              0.0000     1.3278 f
  icc_place1978/INP (NBUFFX2)                                     0.3790    0.1423 @   1.4701 f
  icc_place1978/Z (NBUFFX2)                                       0.0374    0.0810     1.5511 f
  io_cmd_o[94] (net)                            1       2.1520              0.0000     1.5511 f
  io_cmd_o[94] (out)                                              0.0374    0.0000 &   1.5511 f
  data arrival time                                                                    1.5511

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3489


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1848/S (MUX21X1)                                               0.6064    0.0804 @   1.2606 r
  U1848/Q (MUX21X1)                                               0.3204    0.2448 @   1.5053 f
  io_cmd_o[46] (net)                            4      96.6325              0.0000     1.5053 f
  io_cmd_o[46] (out)                                              0.3238    0.0452 @   1.5505 f
  data arrival time                                                                    1.5505

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3495


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1852/S (MUX21X1)                                               0.6073    0.0745 @   1.2546 r
  U1852/Q (MUX21X1)                                               0.3269    0.2476 @   1.5023 f
  io_cmd_o[52] (net)                            4      98.7288              0.0000     1.5023 f
  io_cmd_o[52] (out)                                              0.3303    0.0479 @   1.5502 f
  data arrival time                                                                    1.5502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1776/S (MUX21X1)                                               0.6083    0.0810 @   1.2611 r
  U1776/Q (MUX21X1)                                               0.3139    0.2419 @   1.5030 f
  io_cmd_o[10] (net)                            4      94.4556              0.0000     1.5030 f
  io_cmd_o[10] (out)                                              0.3171    0.0467 @   1.5497 f
  data arrival time                                                                    1.5497

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3503


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1762/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1762/Q (MUX21X1)                                               0.2900    0.2311 @   1.4921 f
  io_cmd_o[2] (net)                             4      86.8990              0.0000     1.4921 f
  io_cmd_o[2] (out)                                               0.2922    0.0573 @   1.5494 f
  data arrival time                                                                    1.5494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U5079/IN1 (AND2X1)                                              0.5766    0.0000 @   1.1802 r
  U5079/Q (AND2X1)                                                0.4544    0.2950 @   1.4752 r
  io_cmd_o[0] (net)                             4     134.4970              0.0000     1.4752 r
  io_cmd_o[0] (out)                                               0.4648    0.0712 @   1.5464 r
  data arrival time                                                                    1.5464

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5464
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3536


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1838/S (MUX21X1)                                               0.5822    0.0726 @   1.2601 f
  U1838/Q (MUX21X1)                                               0.3498    0.2548 @   1.5149 f
  io_cmd_o[41] (net)                            5     105.6179              0.0000     1.5149 f
  io_cmd_o[41] (out)                                              0.3550    0.0310 @   1.5458 f
  data arrival time                                                                    1.5458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3542


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1772/S (MUX21X1)                                               0.5825    0.0739 @   1.2613 f
  U1772/Q (MUX21X1)                                               0.2991    0.2352 @   1.4965 f
  io_cmd_o[8] (net)                             4      89.9012              0.0000     1.4965 f
  io_cmd_o[8] (out)                                               0.3015    0.0484 @   1.5449 f
  data arrival time                                                                    1.5449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1844/S (MUX21X1)                                               0.5816    0.0736 @   1.2610 f
  U1844/Q (MUX21X1)                                               0.3358    0.2506 @   1.5116 f
  io_cmd_o[44] (net)                            4     101.6417              0.0000     1.5116 f
  io_cmd_o[44] (out)                                              0.3398    0.0327 @   1.5443 f
  data arrival time                                                                    1.5443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1762/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1762/Q (MUX21X1)                                               0.2900    0.2320 @   1.4870 f
  io_cmd_o[2] (net)                             4      86.8990              0.0000     1.4870 f
  io_cmd_o[2] (out)                                               0.2922    0.0573 @   1.5443 f
  data arrival time                                                                    1.5443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1820/S (MUX21X1)                                               0.5828    0.0798 @   1.2673 f
  U1820/Q (MUX21X1)                                               0.3199    0.2422 @   1.5095 f
  io_cmd_o[32] (net)                            4      96.0164              0.0000     1.5095 f
  io_cmd_o[32] (out)                                              0.3237    0.0347 @   1.5442 f
  data arrival time                                                                    1.5442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1778/S (MUX21X1)                                               0.5828    0.0796 @   1.2671 f
  U1778/Q (MUX21X1)                                               0.3342    0.2485 @   1.5156 f
  io_cmd_o[11] (net)                            4     100.6887              0.0000     1.5156 f
  io_cmd_o[11] (out)                                              0.3384    0.0274 @   1.5430 f
  data arrival time                                                                    1.5430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3570


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1796/S (MUX21X1)                                               0.5828    0.0798 @   1.2672 f
  U1796/Q (MUX21X1)                                               0.3322    0.2469 @   1.5141 f
  io_cmd_o[20] (net)                            4      99.8064              0.0000     1.5141 f
  io_cmd_o[20] (out)                                              0.3368    0.0284 @   1.5425 f
  data arrival time                                                                    1.5425

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3575


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1881/IN1 (AND2X1)                                              0.2051    0.0009 @   1.0977 r
  U1881/Q (AND2X1)                                                0.4041    0.2510 @   1.3487 r
  io_cmd_o[69] (net)                            4     127.1467              0.0000     1.3487 r
  U1882/INP (NBUFFX2)                                             0.4065    0.0337 @   1.3824 r
  U1882/Z (NBUFFX2)                                               0.1204    0.1482 @   1.5306 r
  mem_cmd_o[69] (net)                           1      54.2391              0.0000     1.5306 r
  mem_cmd_o[69] (out)                                             0.1221    0.0105 @   1.5411 r
  data arrival time                                                                    1.5411

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3589


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1838/S (MUX21X1)                                               0.6077    0.0741 @   1.2543 r
  U1838/Q (MUX21X1)                                               0.3498    0.2558 @   1.5101 f
  io_cmd_o[41] (net)                            5     105.6179              0.0000     1.5101 f
  io_cmd_o[41] (out)                                              0.3550    0.0310 @   1.5410 f
  data arrival time                                                                    1.5410

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3590


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1903/IN1 (AND2X2)                                              0.2056    0.0017 @   1.0985 r
  U1903/Q (AND2X2)                                                0.2739    0.1954 @   1.2939 r
  io_cmd_o[80] (net)                            4     151.4268              0.0000     1.2939 r
  U1904/INP (NBUFFX2)                                             0.2921    0.0568 @   1.3507 r
  U1904/Z (NBUFFX2)                                               0.1144    0.1359 @   1.4866 r
  mem_cmd_o[80] (net)                           1      55.2235              0.0000     1.4866 r
  mem_cmd_o[80] (out)                                             0.1152    0.0539 @   1.5404 r
  data arrival time                                                                    1.5404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1901/IN1 (AND2X2)                                              0.1927    0.0016 @   1.0944 f
  U1901/Q (AND2X2)                                                0.2505    0.1915 @   1.2859 f
  io_cmd_o[79] (net)                            4     135.3091              0.0000     1.2859 f
  U1902/INP (NBUFFX2)                                             0.2644    0.0653 @   1.3513 f
  U1902/Z (NBUFFX2)                                               0.1247    0.1267 @   1.4779 f
  mem_cmd_o[79] (net)                           1      66.8094              0.0000     1.4779 f
  mem_cmd_o[79] (out)                                             0.1268    0.0620 @   1.5400 f
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1772/S (MUX21X1)                                               0.6079    0.0753 @   1.2554 r
  U1772/Q (MUX21X1)                                               0.2991    0.2362 @   1.4916 f
  io_cmd_o[8] (net)                             4      89.9012              0.0000     1.4916 f
  io_cmd_o[8] (out)                                               0.3015    0.0484 @   1.5399 f
  data arrival time                                                                    1.5399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1844/S (MUX21X1)                                               0.6071    0.0748 @   1.2550 r
  U1844/Q (MUX21X1)                                               0.3358    0.2515 @   1.5065 f
  io_cmd_o[44] (net)                            4     101.6417              0.0000     1.5065 f
  io_cmd_o[44] (out)                                              0.3398    0.0327 @   1.5393 f
  data arrival time                                                                    1.5393

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3607


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1820/S (MUX21X1)                                               0.6083    0.0811 @   1.2613 r
  U1820/Q (MUX21X1)                                               0.3199    0.2432 @   1.5045 f
  io_cmd_o[32] (net)                            4      96.0164              0.0000     1.5045 f
  io_cmd_o[32] (out)                                              0.3237    0.0347 @   1.5392 f
  data arrival time                                                                    1.5392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1881/IN1 (AND2X1)                                              0.1923    0.0008 @   1.0936 f
  U1881/Q (AND2X1)                                                0.4172    0.2750 @   1.3686 f
  io_cmd_o[69] (net)                            4     126.9220              0.0000     1.3686 f
  U1882/INP (NBUFFX2)                                             0.4195    0.0316 @   1.4001 f
  U1882/Z (NBUFFX2)                                               0.1127    0.1283 @   1.5285 f
  mem_cmd_o[69] (net)                           1      54.2391              0.0000     1.5285 f
  mem_cmd_o[69] (out)                                             0.1145    0.0105 @   1.5390 f
  data arrival time                                                                    1.5390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1778/S (MUX21X1)                                               0.6083    0.0809 @   1.2611 r
  U1778/Q (MUX21X1)                                               0.3342    0.2495 @   1.5106 f
  io_cmd_o[11] (net)                            4     100.6887              0.0000     1.5106 f
  io_cmd_o[11] (out)                                              0.3384    0.0274 @   1.5380 f
  data arrival time                                                                    1.5380

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3620


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1796/S (MUX21X1)                                               0.6083    0.0811 @   1.2612 r
  U1796/Q (MUX21X1)                                               0.3322    0.2479 @   1.5091 f
  io_cmd_o[20] (net)                            4      99.8064              0.0000     1.5091 f
  io_cmd_o[20] (out)                                              0.3368    0.0284 @   1.5375 f
  data arrival time                                                                    1.5375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1798/S (MUX21X1)                                               0.5822    0.0727 @   1.2602 f
  U1798/Q (MUX21X1)                                               0.3143    0.2400 @   1.5002 f
  io_cmd_o[21] (net)                            4      94.2488              0.0000     1.5002 f
  io_cmd_o[21] (out)                                              0.3178    0.0344 @   1.5345 f
  data arrival time                                                                    1.5345

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3655


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1782/S (MUX21X1)                                               0.5808    0.0792 @   1.2666 f
  U1782/Q (MUX21X1)                                               0.3138    0.2399 @   1.5066 f
  io_cmd_o[13] (net)                            4      94.1663              0.0000     1.5066 f
  io_cmd_o[13] (out)                                              0.3174    0.0234 @   1.5299 f
  data arrival time                                                                    1.5299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1798/S (MUX21X1)                                               0.6077    0.0743 @   1.2544 r
  U1798/Q (MUX21X1)                                               0.3143    0.2410 @   1.4954 f
  io_cmd_o[21] (net)                            4      94.2488              0.0000     1.4954 f
  io_cmd_o[21] (out)                                              0.3178    0.0344 @   1.5297 f
  data arrival time                                                                    1.5297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1768/S (MUX21X1)                                               0.5802    0.0637 @   1.2511 f
  U1768/Q (MUX21X1)                                               0.2999    0.2339 @   1.4850 f
  io_cmd_o[6] (net)                             4      89.6604              0.0000     1.4850 f
  io_cmd_o[6] (out)                                               0.3030    0.0444 @   1.5294 f
  data arrival time                                                                    1.5294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1890/INP (NBUFFX2)                                     0.3025    0.0149 @   0.8964 f
  icc_place1890/Z (NBUFFX2)                                       0.5505    0.2910 @   1.1875 f
  n2555 (net)                                  54     336.1059              0.0000     1.1875 f
  U1824/S (MUX21X1)                                               0.5798    0.0589 @   1.2463 f
  U1824/Q (MUX21X1)                                               0.3164    0.2410 @   1.4873 f
  io_cmd_o[34] (net)                            4      95.0232              0.0000     1.4873 f
  io_cmd_o[34] (out)                                              0.3200    0.0420 @   1.5293 f
  data arrival time                                                                    1.5293

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3707


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1782/S (MUX21X1)                                               0.6063    0.0805 @   1.2607 r
  U1782/Q (MUX21X1)                                               0.3138    0.2409 @   1.5015 f
  io_cmd_o[13] (net)                            4      94.1663              0.0000     1.5015 f
  io_cmd_o[13] (out)                                              0.3174    0.0234 @   1.5249 f
  data arrival time                                                                    1.5249

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3751


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1768/S (MUX21X1)                                               0.6057    0.0648 @   1.2450 r
  U1768/Q (MUX21X1)                                               0.2999    0.2348 @   1.4798 f
  io_cmd_o[6] (net)                             4      89.6604              0.0000     1.4798 f
  io_cmd_o[6] (out)                                               0.3030    0.0444 @   1.5242 f
  data arrival time                                                                    1.5242

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3758


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1890/INP (NBUFFX2)                                     0.3566    0.0187 @   0.8848 r
  icc_place1890/Z (NBUFFX2)                                       0.5766    0.2954 @   1.1802 r
  n2555 (net)                                  54     340.4620              0.0000     1.1802 r
  U1824/S (MUX21X1)                                               0.6053    0.0599 @   1.2401 r
  U1824/Q (MUX21X1)                                               0.3164    0.2420 @   1.4821 f
  io_cmd_o[34] (net)                            4      95.0232              0.0000     1.4821 f
  io_cmd_o[34] (out)                                              0.3200    0.0420 @   1.5240 f
  data arrival time                                                                    1.5240

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3760


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1903/IN1 (AND2X2)                                              0.1921    0.0016 @   1.0944 f
  U1903/Q (AND2X2)                                                0.2778    0.2016 @   1.2960 f
  io_cmd_o[80] (net)                            4     151.2020              0.0000     1.2960 f
  U1904/INP (NBUFFX2)                                             0.2957    0.0569 @   1.3529 f
  U1904/Z (NBUFFX2)                                               0.1068    0.1217 @   1.4747 f
  mem_cmd_o[80] (net)                           1      55.2235              0.0000     1.4747 f
  mem_cmd_o[80] (out)                                             0.1077    0.0479 @   1.5226 f
  data arrival time                                                                    1.5226

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3774


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1931/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0975 r
  U1931/Q (AND2X1)                                                0.0437    0.0863     1.1838 r
  n2644 (net)                                   1       4.1645              0.0000     1.1838 r
  icc_place1903/INP (NBUFFX2)                                     0.0437    0.0010 &   1.1848 r
  icc_place1903/Z (NBUFFX2)                                       0.3395    0.1495 @   1.3343 r
  mem_cmd_o[94] (net)                           4     193.3724              0.0000     1.3343 r
  mem_cmd_o[94] (out)                                             0.3920    0.1827 @   1.5169 r
  data arrival time                                                                    1.5169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3831


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1949/IN1 (AND2X1)                                              0.2054    0.0016 @   1.0984 r
  U1949/Q (AND2X1)                                                0.3253    0.2116 @   1.3100 r
  io_cmd_o[103] (net)                           4      98.7744              0.0000     1.3100 r
  U1950/INP (NBUFFX2)                                             0.3277    0.0801 @   1.3902 r
  U1950/Z (NBUFFX2)                                               0.0626    0.1150 @   1.5051 r
  mem_cmd_o[103] (net)                          1      20.4163              0.0000     1.5051 r
  mem_cmd_o[103] (out)                                            0.0626    0.0090 @   1.5141 r
  data arrival time                                                                    1.5141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1949/IN1 (AND2X1)                                              0.1926    0.0015 @   1.0943 f
  U1949/Q (AND2X1)                                                0.3336    0.2271 @   1.3214 f
  io_cmd_o[103] (net)                           4      98.5496              0.0000     1.3214 f
  U1950/INP (NBUFFX2)                                             0.3358    0.0820 @   1.4033 f
  U1950/Z (NBUFFX2)                                               0.0572    0.0979 @   1.5012 f
  mem_cmd_o[103] (net)                          1      20.4163              0.0000     1.5012 f
  mem_cmd_o[103] (out)                                            0.0573    0.0075 @   1.5088 f
  data arrival time                                                                    1.5088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1923/IN1 (AND2X1)                                              0.2050    0.0012 @   1.0980 r
  U1923/Q (AND2X1)                                                0.3957    0.2475 @   1.3455 r
  io_cmd_o[90] (net)                            4     124.3505              0.0000     1.3455 r
  U1924/INP (NBUFFX2)                                             0.3976    0.0479 @   1.3934 r
  U1924/Z (NBUFFX2)                                               0.0510    0.1104     1.5038 r
  mem_cmd_o[90] (net)                           1       7.8673              0.0000     1.5038 r
  mem_cmd_o[90] (out)                                             0.0510    0.0023 &   1.5061 r
  data arrival time                                                                    1.5061

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3939


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1923/IN1 (AND2X1)                                              0.1922    0.0011 @   1.0938 f
  U1923/Q (AND2X1)                                                0.4083    0.2707 @   1.3646 f
  io_cmd_o[90] (net)                            4     124.1257              0.0000     1.3646 f
  U1924/INP (NBUFFX2)                                             0.4101    0.0492 @   1.4138 f
  U1924/Z (NBUFFX2)                                               0.0457    0.0894     1.5032 f
  mem_cmd_o[90] (net)                           1       7.8673              0.0000     1.5032 f
  mem_cmd_o[90] (out)                                             0.0457    0.0020 &   1.5052 f
  data arrival time                                                                    1.5052

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3948


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1931/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1931/Q (AND2X1)                                                0.0389    0.0779     1.1713 f
  n2644 (net)                                   1       4.1053              0.0000     1.1713 f
  icc_place1903/INP (NBUFFX2)                                     0.0389    0.0008 &   1.1721 f
  icc_place1903/Z (NBUFFX2)                                       0.3280    0.1557 @   1.3278 f
  mem_cmd_o[94] (net)                           4     193.1477              0.0000     1.3278 f
  mem_cmd_o[94] (out)                                             0.3821    0.1753 @   1.5031 f
  data arrival time                                                                    1.5031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1947/IN1 (AND2X2)                                              0.2052    0.0013 @   1.0982 r
  U1947/Q (AND2X2)                                                0.2394    0.1832 @   1.2813 r
  io_cmd_o[102] (net)                           4     129.2173              0.0000     1.2813 r
  U1948/INP (NBUFFX2)                                             0.2532    0.0674 @   1.3487 r
  U1948/Z (NBUFFX2)                                               0.0862    0.1188 @   1.4676 r
  mem_cmd_o[102] (net)                          1      37.6328              0.0000     1.4676 r
  mem_cmd_o[102] (out)                                            0.0865    0.0320 @   1.4996 r
  data arrival time                                                                    1.4996

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4004


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1875/IN1 (AND2X1)                                              0.2051    0.0012 @   1.0981 r
  U1875/Q (AND2X1)                                                0.3226    0.2114 @   1.3095 r
  io_cmd_o[66] (net)                            4      98.2276              0.0000     1.3095 r
  U1876/INP (NBUFFX2)                                             0.3249    0.0589 @   1.3684 r
  U1876/Z (NBUFFX2)                                               0.0642    0.1158 @   1.4842 r
  mem_cmd_o[66] (net)                           1      21.7892              0.0000     1.4842 r
  mem_cmd_o[66] (out)                                             0.0642    0.0126 @   1.4968 r
  data arrival time                                                                    1.4968

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4032


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1875/IN1 (AND2X1)                                              0.1923    0.0012 @   1.0940 f
  U1875/Q (AND2X1)                                                0.3308    0.2268 @   1.3207 f
  io_cmd_o[66] (net)                            4      98.0028              0.0000     1.3207 f
  U1876/INP (NBUFFX2)                                             0.3330    0.0595 @   1.3802 f
  U1876/Z (NBUFFX2)                                               0.0588    0.0989 @   1.4791 f
  mem_cmd_o[66] (net)                           1      21.7892              0.0000     1.4791 f
  mem_cmd_o[66] (out)                                             0.0589    0.0107 @   1.4899 f
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1873/IN1 (AND2X1)                                              0.2051    0.0012 @   1.0981 r
  U1873/Q (AND2X1)                                                0.2480    0.1822 @   1.2803 r
  io_cmd_o[65] (net)                            4      74.3594              0.0000     1.2803 r
  U1874/INP (NBUFFX2)                                             0.2498    0.1142 @   1.3945 r
  U1874/Z (NBUFFX2)                                               0.0367    0.0871     1.4816 r
  mem_cmd_o[65] (net)                           1       2.2439              0.0000     1.4816 r
  mem_cmd_o[65] (out)                                             0.0367    0.0000 &   1.4816 r
  data arrival time                                                                    1.4816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1963/IN1 (AND2X1)                                              0.2050    0.0011 @   1.0980 r
  U1963/Q (AND2X1)                                                0.2906    0.2029 @   1.3009 r
  io_cmd_o[110] (net)                           4      88.2840              0.0000     1.3009 r
  U1964/INP (NBUFFX2)                                             0.2912    0.0865 @   1.3875 r
  U1964/Z (NBUFFX2)                                               0.0379    0.0911     1.4786 r
  mem_cmd_o[110] (net)                          1       1.5372              0.0000     1.4786 r
  mem_cmd_o[110] (out)                                            0.0379    0.0024 &   1.4810 r
  data arrival time                                                                    1.4810

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4190


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1873/IN1 (AND2X1)                                              0.1923    0.0012 @   1.0940 f
  U1873/Q (AND2X1)                                                0.2523    0.1910 @   1.2850 f
  io_cmd_o[65] (net)                            4      74.1346              0.0000     1.2850 f
  U1874/INP (NBUFFX2)                                             0.2540    0.1210 @   1.4060 f
  U1874/Z (NBUFFX2)                                               0.0323    0.0741     1.4801 f
  mem_cmd_o[65] (net)                           1       2.2439              0.0000     1.4801 f
  mem_cmd_o[65] (out)                                             0.0323    0.0000 &   1.4801 f
  data arrival time                                                                    1.4801

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4199


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1947/IN1 (AND2X2)                                              0.1924    0.0013 @   1.0940 f
  U1947/Q (AND2X2)                                                0.2407    0.1866 @   1.2806 f
  io_cmd_o[102] (net)                           4     128.9926              0.0000     1.2806 f
  U1948/INP (NBUFFX2)                                             0.2543    0.0643 @   1.3450 f
  U1948/Z (NBUFFX2)                                               0.0807    0.1066 @   1.4516 f
  mem_cmd_o[102] (net)                          1      37.6328              0.0000     1.4516 f
  mem_cmd_o[102] (out)                                            0.0810    0.0274 @   1.4790 f
  data arrival time                                                                    1.4790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1885/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0976 r
  U1885/Q (AND2X1)                                                0.3411    0.2244 @   1.3219 r
  io_cmd_o[71] (net)                            4     106.4273              0.0000     1.3219 r
  U1886/INP (NBUFFX2)                                             0.3431    0.0416 @   1.3635 r
  U1886/Z (NBUFFX2)                                               0.0534    0.1088     1.4723 r
  mem_cmd_o[71] (net)                           1      11.8763              0.0000     1.4723 r
  mem_cmd_o[71] (out)                                             0.0534    0.0036 &   1.4760 r
  data arrival time                                                                    1.4760

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4240


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1963/IN1 (AND2X1)                                              0.1922    0.0011 @   1.0938 f
  U1963/Q (AND2X1)                                                0.2941    0.2172 @   1.3110 f
  io_cmd_o[110] (net)                           4      88.0592              0.0000     1.3110 f
  U1964/INP (NBUFFX2)                                             0.2947    0.0875 @   1.3985 f
  U1964/Z (NBUFFX2)                                               0.0331    0.0756     1.4741 f
  mem_cmd_o[110] (net)                          1       1.5372              0.0000     1.4741 f
  mem_cmd_o[110] (out)                                            0.0331    0.0017 &   1.4758 f
  data arrival time                                                                    1.4758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1885/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1885/Q (AND2X1)                                                0.3511    0.2425 @   1.3360 f
  io_cmd_o[71] (net)                            4     106.2025              0.0000     1.3360 f
  U1886/INP (NBUFFX2)                                             0.3530    0.0427 @   1.3786 f
  U1886/Z (NBUFFX2)                                               0.0483    0.0908     1.4694 f
  mem_cmd_o[71] (net)                           1      11.8763              0.0000     1.4694 f
  mem_cmd_o[71] (out)                                             0.0483    0.0030 &   1.4724 f
  data arrival time                                                                    1.4724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1979/IN1 (AND2X1)                                              0.2052    0.0007 @   1.0976 r
  U1979/Q (AND2X1)                                                0.2948    0.2031 @   1.3007 r
  io_cmd_o[118] (net)                           4      89.9312              0.0000     1.3007 r
  U1980/INP (NBUFFX2)                                             0.2954    0.0605 @   1.3612 r
  U1980/Z (NBUFFX2)                                               0.0486    0.1010     1.4623 r
  mem_cmd_o[118] (net)                          1       9.8875              0.0000     1.4623 r
  mem_cmd_o[118] (out)                                            0.0486    0.0093 &   1.4716 r
  data arrival time                                                                    1.4716

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4284


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1965/IN1 (AND2X1)                                              0.2054    0.0006 @   1.0974 r
  U1965/Q (AND2X1)                                                0.2856    0.1976 @   1.2950 r
  io_cmd_o[111] (net)                           4      86.7041              0.0000     1.2950 r
  U1966/INP (NBUFFX2)                                             0.2878    0.0632 @   1.3582 r
  U1966/Z (NBUFFX2)                                               0.0517    0.1032     1.4614 r
  mem_cmd_o[111] (net)                          1      12.5760              0.0000     1.4614 r
  mem_cmd_o[111] (out)                                            0.0517    0.0090 &   1.4704 r
  data arrival time                                                                    1.4704

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4296


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1979/IN1 (AND2X1)                                              0.1924    0.0007 @   1.0935 f
  U1979/Q (AND2X1)                                                0.3000    0.2198 @   1.3132 f
  io_cmd_o[118] (net)                           4      89.7065              0.0000     1.3132 f
  U1980/INP (NBUFFX2)                                             0.3006    0.0612 @   1.3744 f
  U1980/Z (NBUFFX2)                                               0.0436    0.0854     1.4599 f
  mem_cmd_o[118] (net)                          1       9.8875              0.0000     1.4599 f
  mem_cmd_o[118] (out)                                            0.0436    0.0072 &   1.4670 f
  data arrival time                                                                    1.4670

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4330


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1959/IN1 (AND2X1)                                              0.2052    0.0008 @   1.0976 r
  U1959/Q (AND2X1)                                                0.3139    0.2075 @   1.3051 r
  io_cmd_o[108] (net)                           4      95.2316              0.0000     1.3051 r
  U1960/INP (NBUFFX2)                                             0.3160    0.0513 @   1.3564 r
  U1960/Z (NBUFFX2)                                               0.0555    0.1088     1.4652 r
  mem_cmd_o[108] (net)                          1      14.5703              0.0000     1.4652 r
  mem_cmd_o[108] (out)                                            0.0555    0.0017 &   1.4669 r
  data arrival time                                                                    1.4669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1871/IN1 (AND2X1)                                              0.2055    0.0016 @   1.0985 r
  U1871/Q (AND2X1)                                                0.3640    0.2299 @   1.3283 r
  io_cmd_o[64] (net)                            4     112.5220              0.0000     1.3283 r
  U1872/INP (NBUFFX2)                                             0.3673    0.0279 @   1.3562 r
  U1872/Z (NBUFFX2)                                               0.0468    0.1044     1.4606 r
  mem_cmd_o[64] (net)                           1       5.6746              0.0000     1.4606 r
  mem_cmd_o[64] (out)                                             0.0468    0.0029 &   1.4636 r
  data arrival time                                                                    1.4636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1965/IN1 (AND2X1)                                              0.1926    0.0006 @   1.0933 f
  U1965/Q (AND2X1)                                                0.2920    0.2098 @   1.3031 f
  io_cmd_o[111] (net)                           4      86.4793              0.0000     1.3031 f
  U1966/INP (NBUFFX2)                                             0.2941    0.0643 @   1.3675 f
  U1966/Z (NBUFFX2)                                               0.0467    0.0881     1.4556 f
  mem_cmd_o[111] (net)                          1      12.5760              0.0000     1.4556 f
  mem_cmd_o[111] (out)                                            0.0467    0.0071 &   1.4627 f
  data arrival time                                                                    1.4627

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4373


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1959/IN1 (AND2X1)                                              0.1924    0.0008 @   1.0935 f
  U1959/Q (AND2X1)                                                0.3216    0.2220 @   1.3155 f
  io_cmd_o[108] (net)                           4      95.0068              0.0000     1.3155 f
  U1960/INP (NBUFFX2)                                             0.3237    0.0514 @   1.3669 f
  U1960/Z (NBUFFX2)                                               0.0504    0.0921     1.4590 f
  mem_cmd_o[108] (net)                          1      14.5703              0.0000     1.4590 f
  mem_cmd_o[108] (out)                                            0.0504    0.0015 &   1.4605 f
  data arrival time                                                                    1.4605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1945/IN1 (AND2X1)                                              0.2054    0.0006 @   1.0974 r
  U1945/Q (AND2X1)                                                0.3281    0.2130 @   1.3104 r
  io_cmd_o[101] (net)                           4      99.7682              0.0000     1.3104 r
  U1946/INP (NBUFFX2)                                             0.3304    0.0460 @   1.3564 r
  U1946/Z (NBUFFX2)                                               0.0463    0.1014     1.4579 r
  mem_cmd_o[101] (net)                          1       6.7203              0.0000     1.4579 r
  mem_cmd_o[101] (out)                                            0.0463    0.0022 &   1.4600 r
  data arrival time                                                                    1.4600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4400


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1927/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0975 r
  U1927/Q (AND2X1)                                                0.2963    0.2007 @   1.2982 r
  io_cmd_o[92] (net)                            4      89.6222              0.0000     1.2982 r
  U1928/INP (NBUFFX2)                                             0.2982    0.0575 @   1.3557 r
  U1928/Z (NBUFFX2)                                               0.0493    0.1018     1.4576 r
  mem_cmd_o[92] (net)                           1      10.2817              0.0000     1.4576 r
  mem_cmd_o[92] (out)                                             0.0493    0.0022 &   1.4598 r
  data arrival time                                                                    1.4598

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1871/IN1 (AND2X1)                                              0.1927    0.0016 @   1.0943 f
  U1871/Q (AND2X1)                                                0.3749    0.2494 @   1.3437 f
  io_cmd_o[64] (net)                            4     112.2972              0.0000     1.3437 f
  U1872/INP (NBUFFX2)                                             0.3781    0.0281 @   1.3718 f
  U1872/Z (NBUFFX2)                                               0.0417    0.0850     1.4568 f
  mem_cmd_o[64] (net)                           1       5.6746              0.0000     1.4568 f
  mem_cmd_o[64] (out)                                             0.0417    0.0013 &   1.4581 f
  data arrival time                                                                    1.4581

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4419


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1899/IN1 (AND2X1)                                              0.2056    0.0017 @   1.0985 r
  U1899/Q (AND2X1)                                                0.2705    0.1918 @   1.2903 r
  io_cmd_o[78] (net)                            4      81.8872              0.0000     1.2903 r
  U1900/INP (NBUFFX2)                                             0.2725    0.0606 @   1.3510 r
  U1900/Z (NBUFFX2)                                               0.0495    0.1001     1.4511 r
  mem_cmd_o[78] (net)                           1      11.3929              0.0000     1.4511 r
  mem_cmd_o[78] (out)                                             0.0495    0.0056 &   1.4566 r
  data arrival time                                                                    1.4566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1889/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0975 r
  U1889/Q (AND2X1)                                                0.2826    0.1971 @   1.2947 r
  io_cmd_o[73] (net)                            4      85.6317              0.0000     1.2947 r
  U1890/INP (NBUFFX2)                                             0.2833    0.0711 @   1.3658 r
  U1890/Z (NBUFFX2)                                               0.0380    0.0907     1.4565 r
  mem_cmd_o[73] (net)                           1       1.9521              0.0000     1.4565 r
  mem_cmd_o[73] (out)                                             0.0380    0.0000 &   1.4565 r
  data arrival time                                                                    1.4565

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4435


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1925/IN1 (AND2X2)                                              0.2054    0.0006 @   1.0974 r
  U1925/Q (AND2X2)                                                0.2474    0.1860 @   1.2834 r
  io_cmd_o[91] (net)                            4     134.3007              0.0000     1.2834 r
  U1926/INP (NBUFFX2)                                             0.2621    0.0465 @   1.3300 r
  U1926/Z (NBUFFX2)                                               0.0723    0.1124 @   1.4424 r
  mem_cmd_o[91] (net)                           1      27.2424              0.0000     1.4424 r
  mem_cmd_o[91] (out)                                             0.0725    0.0126 @   1.4550 r
  data arrival time                                                                    1.4550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1945/IN1 (AND2X1)                                              0.1926    0.0005 @   1.0933 f
  U1945/Q (AND2X1)                                                0.3366    0.2288 @   1.3221 f
  io_cmd_o[101] (net)                           4      99.5434              0.0000     1.3221 f
  U1946/INP (NBUFFX2)                                             0.3387    0.0470 @   1.3691 f
  U1946/Z (NBUFFX2)                                               0.0413    0.0840     1.4531 f
  mem_cmd_o[101] (net)                          1       6.7203              0.0000     1.4531 f
  mem_cmd_o[101] (out)                                            0.0413    0.0017 &   1.4548 f
  data arrival time                                                                    1.4548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4452


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1927/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1927/Q (AND2X1)                                                0.3022    0.2137 @   1.3071 f
  io_cmd_o[92] (net)                            4      89.3974              0.0000     1.3071 f
  U1928/INP (NBUFFX2)                                             0.3050    0.0592 @   1.3663 f
  U1928/Z (NBUFFX2)                                               0.0443    0.0861     1.4524 f
  mem_cmd_o[92] (net)                           1      10.2817              0.0000     1.4524 f
  mem_cmd_o[92] (out)                                             0.0443    0.0012 &   1.4537 f
  data arrival time                                                                    1.4537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1889/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1889/Q (AND2X1)                                                0.2872    0.2127 @   1.3061 f
  io_cmd_o[73] (net)                            4      85.4069              0.0000     1.3061 f
  U1890/INP (NBUFFX2)                                             0.2879    0.0716 @   1.3777 f
  U1890/Z (NBUFFX2)                                               0.0333    0.0757     1.4534 f
  mem_cmd_o[73] (net)                           1       1.9521              0.0000     1.4534 f
  mem_cmd_o[73] (out)                                             0.0333    0.0000 &   1.4534 f
  data arrival time                                                                    1.4534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4466


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1861/IN1 (AND2X1)                                              0.2054    0.0015 @   1.0984 r
  U1861/Q (AND2X1)                                                0.2706    0.1922 @   1.2906 r
  io_cmd_o[59] (net)                            4      82.0790              0.0000     1.2906 r
  U1862/INP (NBUFFX2)                                             0.2723    0.0592 @   1.3498 r
  U1862/Z (NBUFFX2)                                               0.0454    0.0965     1.4462 r
  mem_cmd_o[59] (net)                           1       8.1835              0.0000     1.4462 r
  mem_cmd_o[59] (out)                                             0.0454    0.0069 &   1.4532 r
  data arrival time                                                                    1.4532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1899/IN1 (AND2X1)                                              0.1921    0.0017 @   1.0944 f
  U1899/Q (AND2X1)                                                0.2761    0.2026 @   1.2970 f
  io_cmd_o[78] (net)                            4      81.6625              0.0000     1.2970 f
  U1900/INP (NBUFFX2)                                             0.2781    0.0623 @   1.3593 f
  U1900/Z (NBUFFX2)                                               0.0446    0.0858     1.4452 f
  mem_cmd_o[78] (net)                           1      11.3929              0.0000     1.4452 f
  mem_cmd_o[78] (out)                                             0.0446    0.0045 &   1.4497 f
  data arrival time                                                                    1.4497

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4503


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1983/IN1 (AND2X1)                                              0.2052    0.0014 @   1.0982 r
  U1983/Q (AND2X1)                                                0.1876    0.1584 @   1.2566 r
  io_cmd_o[120] (net)                           4      54.2616              0.0000     1.2566 r
  U1984/INP (NBUFFX2)                                             0.1879    0.0200 @   1.2765 r
  U1984/Z (NBUFFX2)                                               0.1606    0.1341 @   1.4107 r
  mem_cmd_o[120] (net)                          1      85.1766              0.0000     1.4107 r
  mem_cmd_o[120] (out)                                            0.1679    0.0375 @   1.4481 r
  data arrival time                                                                    1.4481

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1861/IN1 (AND2X1)                                              0.1926    0.0015 @   1.0942 f
  U1861/Q (AND2X1)                                                0.2765    0.2032 @   1.2974 f
  io_cmd_o[59] (net)                            4      81.8543              0.0000     1.2974 f
  U1862/INP (NBUFFX2)                                             0.2781    0.0601 @   1.3575 f
  U1862/Z (NBUFFX2)                                               0.0406    0.0822     1.4397 f
  mem_cmd_o[59] (net)                           1       8.1835              0.0000     1.4397 f
  mem_cmd_o[59] (out)                                             0.0406    0.0046 &   1.4443 f
  data arrival time                                                                    1.4443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1909/IN1 (AND2X1)                                              0.2054    0.0016 @   1.0984 r
  U1909/Q (AND2X1)                                                0.2541    0.1853 @   1.2837 r
  io_cmd_o[83] (net)                            4      76.5579              0.0000     1.2837 r
  U1910/INP (NBUFFX2)                                             0.2558    0.0619 @   1.3455 r
  U1910/Z (NBUFFX2)                                               0.0454    0.0953     1.4408 r
  mem_cmd_o[83] (net)                           1       8.8243              0.0000     1.4408 r
  mem_cmd_o[83] (out)                                             0.0454    0.0017 &   1.4426 r
  data arrival time                                                                    1.4426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1921/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0976 r
  U1921/Q (AND2X1)                                                0.3115    0.2109 @   1.3085 r
  io_cmd_o[89] (net)                            4      96.2386              0.0000     1.3085 r
  U1922/INP (NBUFFX2)                                             0.3133    0.0250 @   1.3335 r
  U1922/Z (NBUFFX2)                                               0.0508    0.1043     1.4378 r
  mem_cmd_o[89] (net)                           1      10.9506              0.0000     1.4378 r
  mem_cmd_o[89] (out)                                             0.0508    0.0037 &   1.4415 r
  data arrival time                                                                    1.4415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1983/IN1 (AND2X1)                                              0.1924    0.0013 @   1.0941 f
  U1983/Q (AND2X1)                                                0.1870    0.1623 @   1.2564 f
  io_cmd_o[120] (net)                           4      54.0368              0.0000     1.2564 f
  U1984/INP (NBUFFX2)                                             0.1873    0.0197 @   1.2761 f
  U1984/Z (NBUFFX2)                                               0.1535    0.1291 @   1.4052 f
  mem_cmd_o[120] (net)                          1      85.1766              0.0000     1.4052 f
  mem_cmd_o[120] (out)                                            0.1611    0.0363 @   1.4415 f
  data arrival time                                                                    1.4415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1951/IN1 (AND2X1)                                              0.2055    0.0016 @   1.0985 r
  U1951/Q (AND2X1)                                                0.2832    0.1959 @   1.2943 r
  io_cmd_o[104] (net)                           4      85.6593              0.0000     1.2943 r
  U1952/INP (NBUFFX2)                                             0.2857    0.0459 @   1.3402 r
  U1952/Z (NBUFFX2)                                               0.0459    0.0979     1.4381 r
  mem_cmd_o[104] (net)                          1       8.0684              0.0000     1.4381 r
  mem_cmd_o[104] (out)                                            0.0459    0.0026 &   1.4407 r
  data arrival time                                                                    1.4407

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4593


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1925/IN1 (AND2X2)                                              0.1926    0.0006 @   1.0933 f
  U1925/Q (AND2X2)                                                0.2492    0.1901 @   1.2834 f
  io_cmd_o[91] (net)                            4     134.0759              0.0000     1.2834 f
  U1926/INP (NBUFFX2)                                             0.2637    0.0465 @   1.3299 f
  U1926/Z (NBUFFX2)                                               0.0669    0.0990 @   1.4288 f
  mem_cmd_o[91] (net)                           1      27.2424              0.0000     1.4288 f
  mem_cmd_o[91] (out)                                             0.0671    0.0106 @   1.4394 f
  data arrival time                                                                    1.4394

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4606


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1981/IN1 (AND2X1)                                              0.2051    0.0008 @   1.0977 r
  U1981/Q (AND2X1)                                                0.2715    0.1908 @   1.2884 r
  io_cmd_o[119] (net)                           4      81.7267              0.0000     1.2884 r
  U1982/INP (NBUFFX2)                                             0.2740    0.0459 @   1.3343 r
  U1982/Z (NBUFFX2)                                               0.0475    0.0985     1.4328 r
  mem_cmd_o[119] (net)                          1       9.7746              0.0000     1.4328 r
  mem_cmd_o[119] (out)                                            0.0475    0.0065 &   1.4393 r
  data arrival time                                                                    1.4393

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4607


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1921/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1921/Q (AND2X1)                                                0.3198    0.2261 @   1.3195 f
  io_cmd_o[89] (net)                            4      96.0138              0.0000     1.3195 f
  U1922/INP (NBUFFX2)                                             0.3216    0.0253 @   1.3449 f
  U1922/Z (NBUFFX2)                                               0.0458    0.0879     1.4328 f
  mem_cmd_o[89] (net)                           1      10.9506              0.0000     1.4328 f
  mem_cmd_o[89] (out)                                             0.0458    0.0030 &   1.4358 f
  data arrival time                                                                    1.4358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1957/IN1 (AND2X1)                                              0.2051    0.0012 @   1.0981 r
  U1957/Q (AND2X1)                                                0.2972    0.2025 @   1.3006 r
  io_cmd_o[107] (net)                           4      90.0294              0.0000     1.3006 r
  U1958/INP (NBUFFX2)                                             0.2982    0.0339 @   1.3345 r
  U1958/Z (NBUFFX2)                                               0.0464    0.0992     1.4337 r
  mem_cmd_o[107] (net)                          1       8.0170              0.0000     1.4337 r
  mem_cmd_o[107] (out)                                            0.0464    0.0020 &   1.4357 r
  data arrival time                                                                    1.4357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1909/IN1 (AND2X1)                                              0.1926    0.0015 @   1.0943 f
  U1909/Q (AND2X1)                                                0.2588    0.1947 @   1.2890 f
  io_cmd_o[83] (net)                            4      76.3331              0.0000     1.2890 f
  U1910/INP (NBUFFX2)                                             0.2605    0.0626 @   1.3516 f
  U1910/Z (NBUFFX2)                                               0.0407    0.0819     1.4335 f
  mem_cmd_o[83] (net)                           1       8.8243              0.0000     1.4335 f
  mem_cmd_o[83] (out)                                             0.0407    0.0015 &   1.4350 f
  data arrival time                                                                    1.4350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1951/IN1 (AND2X1)                                              0.1927    0.0016 @   1.0943 f
  U1951/Q (AND2X1)                                                0.2895    0.2077 @   1.3021 f
  io_cmd_o[104] (net)                           4      85.4345              0.0000     1.3021 f
  U1952/INP (NBUFFX2)                                             0.2920    0.0465 @   1.3486 f
  U1952/Z (NBUFFX2)                                               0.0410    0.0829     1.4314 f
  mem_cmd_o[104] (net)                          1       8.0684              0.0000     1.4314 f
  mem_cmd_o[104] (out)                                            0.0410    0.0020 &   1.4335 f
  data arrival time                                                                    1.4335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1887/IN1 (AND2X2)                                              0.2053    0.0007 @   1.0975 r
  U1887/Q (AND2X2)                                                0.2213    0.1786 @   1.2761 r
  io_cmd_o[72] (net)                            4     118.9945              0.0000     1.2761 r
  U1888/INP (NBUFFX2)                                             0.2327    0.0447 @   1.3208 r
  U1888/Z (NBUFFX2)                                               0.0621    0.1054 @   1.4262 r
  mem_cmd_o[72] (net)                           1      23.7504              0.0000     1.4262 r
  mem_cmd_o[72] (out)                                             0.0622    0.0069 @   1.4331 r
  data arrival time                                                                    1.4331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1957/IN1 (AND2X1)                                              0.1923    0.0012 @   1.0940 f
  U1957/Q (AND2X1)                                                0.3022    0.2196 @   1.3135 f
  io_cmd_o[107] (net)                           4      89.8046              0.0000     1.3135 f
  U1958/INP (NBUFFX2)                                             0.3031    0.0341 @   1.3476 f
  U1958/Z (NBUFFX2)                                               0.0414    0.0835     1.4311 f
  mem_cmd_o[107] (net)                          1       8.0170              0.0000     1.4311 f
  mem_cmd_o[107] (out)                                            0.0414    0.0016 &   1.4326 f
  data arrival time                                                                    1.4326

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4674


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1905/IN1 (AND2X1)                                              0.2056    0.0017 @   1.0985 r
  U1905/Q (AND2X1)                                                0.2801    0.1956 @   1.2941 r
  io_cmd_o[81] (net)                            4      84.6195              0.0000     1.2941 r
  U1906/INP (NBUFFX2)                                             0.2809    0.0425 @   1.3366 r
  U1906/Z (NBUFFX2)                                               0.0430    0.0950     1.4316 r
  mem_cmd_o[81] (net)                           1       6.0132              0.0000     1.4316 r
  mem_cmd_o[81] (out)                                             0.0430    0.0010 &   1.4326 r
  data arrival time                                                                    1.4326

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4674


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1981/IN1 (AND2X1)                                              0.1923    0.0008 @   1.0936 f
  U1981/Q (AND2X1)                                                0.2770    0.2015 @   1.2951 f
  io_cmd_o[119] (net)                           4      81.5019              0.0000     1.2951 f
  U1982/INP (NBUFFX2)                                             0.2794    0.0464 @   1.3415 f
  U1982/Z (NBUFFX2)                                               0.0426    0.0841     1.4256 f
  mem_cmd_o[119] (net)                          1       9.7746              0.0000     1.4256 f
  mem_cmd_o[119] (out)                                            0.0426    0.0051 &   1.4307 f
  data arrival time                                                                    1.4307

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4693


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1955/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0976 r
  U1955/Q (AND2X1)                                                0.3232    0.2126 @   1.3102 r
  io_cmd_o[106] (net)                           4      98.3431              0.0000     1.3102 r
  U1956/INP (NBUFFX2)                                             0.3246    0.0245 @   1.3346 r
  U1956/Z (NBUFFX2)                                               0.0401    0.0954     1.4300 r
  mem_cmd_o[106] (net)                          1       1.9748              0.0000     1.4300 r
  mem_cmd_o[106] (out)                                            0.0401    0.0000 &   1.4300 r
  data arrival time                                                                    1.4300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1969/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0976 r
  U1969/Q (AND2X1)                                                0.2875    0.1979 @   1.2955 r
  io_cmd_o[113] (net)                           4      86.6769              0.0000     1.2955 r
  U1970/INP (NBUFFX2)                                             0.2886    0.0404 @   1.3359 r
  U1970/Z (NBUFFX2)                                               0.0380    0.0910     1.4269 r
  mem_cmd_o[113] (net)                          1       1.6866              0.0000     1.4269 r
  mem_cmd_o[113] (out)                                            0.0380    0.0022 &   1.4291 r
  data arrival time                                                                    1.4291

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4709


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1905/IN1 (AND2X1)                                              0.1921    0.0017 @   1.0944 f
  U1905/Q (AND2X1)                                                0.2845    0.2109 @   1.3053 f
  io_cmd_o[81] (net)                            4      84.3948              0.0000     1.3053 f
  U1906/INP (NBUFFX2)                                             0.2853    0.0424 @   1.3478 f
  U1906/Z (NBUFFX2)                                               0.0382    0.0802     1.4279 f
  mem_cmd_o[81] (net)                           1       6.0132              0.0000     1.4279 f
  mem_cmd_o[81] (out)                                             0.0382    0.0008 &   1.4287 f
  data arrival time                                                                    1.4287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1955/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0934 f
  U1955/Q (AND2X1)                                                0.3294    0.2328 @   1.3262 f
  io_cmd_o[106] (net)                           4      98.1183              0.0000     1.3262 f
  U1956/INP (NBUFFX2)                                             0.3308    0.0242 @   1.3504 f
  U1956/Z (NBUFFX2)                                               0.0351    0.0781     1.4285 f
  mem_cmd_o[106] (net)                          1       1.9748              0.0000     1.4285 f
  mem_cmd_o[106] (out)                                            0.0351    0.0000 &   1.4286 f
  data arrival time                                                                    1.4286

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4714


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3023    0.3506 @   0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (net)                          109.4900              0.0000     0.8815 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8815 f
  n2386 (net)                                         109.4900              0.0000     0.8815 f
  icc_place1889/INP (NBUFFX2)                                     0.3072    0.0362 @   0.9178 f
  icc_place1889/Z (NBUFFX2)                                       0.1921    0.1750 @   1.0928 f
  n2554 (net)                                  49     121.4468              0.0000     1.0928 f
  U1969/IN1 (AND2X1)                                              0.1925    0.0007 @   1.0935 f
  U1969/Q (AND2X1)                                                0.2921    0.2141 @   1.3075 f
  io_cmd_o[113] (net)                           4      86.4521              0.0000     1.3075 f
  U1970/INP (NBUFFX2)                                             0.2931    0.0408 @   1.3483 f
  U1970/Z (NBUFFX2)                                               0.0332    0.0757     1.4240 f
  mem_cmd_o[113] (net)                          1       1.6866              0.0000     1.4240 f
  mem_cmd_o[113] (out)                                            0.0332    0.0015 &   1.4255 f
  data arrival time                                                                    1.4255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.3340    0.0000     0.5309 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3565    0.3351 @   0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    17     109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (net)                          109.9084              0.0000     0.8661 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8661 r
  n2386 (net)                                         109.9084              0.0000     0.8661 r
  icc_place1889/INP (NBUFFX2)                                     0.3606    0.0402 @   0.9062 r
  icc_place1889/Z (NBUFFX2)                                       0.2049    0.1906 @   1.0968 r
  n2554 (net)                                  49     122.3552              0.0000     1.0968 r
  U1917/IN1 (AND2X1)                                              0.2053    0.0007 @   1.0975 r
  U1917/Q (AND2X1)                                                0.2522    0.1849 @   1.2824 r
  io_cmd_o[87] (net)                            4      76.1538              0.0000     1.2824 r
  U1918/INP (NBUFFX2)                                             0.2538    0.0548 @   1.3372 r
  U1918/Z (NBUFFX2)                                               0.0356    0.0865     1.4237 r
  mem_cmd_o[87] (net)                           1       1.1635              0.0000     1.4237 r
  mem_cmd_o[87] (out)                                             0.0356    0.0000 &   1.4237 r
  data arrival time                                                                    1.4237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4763


1
