ARM GAS  /tmp/ccpbVaEU.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.cpp"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB45:
  24              		.file 1 "../mculib3/STM32F0_files/CMSIS/core_cm0.h"
   1:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**************************************************************************//**
   2:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @file     core_cm0.h
   3:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @version  V4.30
   5:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @date     20. October 2015
   6:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
   7:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
   9:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    All rights reserved.
  10:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      to endorse or promote products derived from this software without
  19:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      specific prior written permission.
  20:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    *
  21:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  34:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 2


  35:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  40:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  41:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  44:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include <stdint.h>
  45:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  46:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
  47:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
  48:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  49:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  50:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  51:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  54:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  57:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  60:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  63:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  64:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  65:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
  66:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 CMSIS definitions
  67:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
  68:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  69:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup Cortex_M0
  70:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
  71:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  72:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  73:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  79:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  81:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  82:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __CC_ARM )
  83:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  87:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 3


  92:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
  93:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  97:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 102:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 103:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 106:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 107:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 111:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 112:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __packed
 113:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 117:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 118:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #error Unknown compiler
 119:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 120:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 121:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     This core does not support an FPU at all
 123:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 124:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __FPU_USED       0U
 125:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 126:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined ( __CC_ARM )
 127:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 130:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 131:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 135:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 136:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
 137:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 140:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 141:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARMVFP__
 143:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 145:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 146:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 147:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccpbVaEU.s 			page 4


 149:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 150:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 151:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 152:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __FPU_VFP__
 153:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 155:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 156:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 157:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 160:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 161:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 162:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 163:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 166:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 167:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
 168:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 169:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 170:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 172:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 174:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 177:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 178:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
 179:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 180:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 181:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* check device defines and use defaults */
 182:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __CM0_REV
 184:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 187:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 188:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 192:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 193:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 197:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 198:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 199:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 201:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 203:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccpbVaEU.s 			page 5


 206:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 207:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 208:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 210:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 212:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 215:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* following defines should be used for structure members */
 216:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 220:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 222:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 223:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 224:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 225:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 Register Abstraction
 226:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Register contain:
 227:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register
 228:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Register
 229:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SCB Register
 230:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Register
 231:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 232:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 233:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 236:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 237:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 238:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Core Register type definitions.
 241:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 242:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 243:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 244:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 245:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 247:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 248:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 249:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 250:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 251:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } APSR_Type;
 259:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 260:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* APSR Register Definitions */
 261:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/ccpbVaEU.s 			page 6


 263:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 264:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 267:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 270:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 273:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 274:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 275:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 277:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 278:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 279:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 280:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 281:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } IPSR_Type;
 286:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 287:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IPSR Register Definitions */
 288:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 291:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 292:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 293:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 295:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 296:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 297:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 298:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 299:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } xPSR_Type;
 310:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 311:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* xPSR Register Definitions */
 312:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 315:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 318:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccpbVaEU.s 			page 7


 320:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 321:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 324:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 327:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 330:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 331:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 332:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 334:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 335:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 336:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 337:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 338:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } CONTROL_Type;
 344:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 345:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* CONTROL Register Definitions */
 346:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 349:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 351:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 352:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 353:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 357:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 358:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 359:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 360:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 362:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 363:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 364:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }  NVIC_Type;
 375:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 376:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/ccpbVaEU.s 			page 8


 377:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 378:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 379:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 380:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 384:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 385:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 386:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 387:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 389:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 390:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 391:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0;
 394:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED1;
 398:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SCB_Type;
 401:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 402:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 406:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 409:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 412:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 415:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 418:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 422:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 425:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 428:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 431:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 9


 434:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 437:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 440:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 443:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 446:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 450:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 453:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 456:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 459:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 462:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Control Register Definitions */
 463:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 466:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 469:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 472:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 476:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 479:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 483:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 485:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 486:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 487:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
ARM GAS  /tmp/ccpbVaEU.s 			page 10


 491:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 492:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 493:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 494:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 496:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 497:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 498:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SysTick_Type;
 503:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 504:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 508:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 511:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 514:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 517:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 521:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Current Register Definitions */
 522:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 525:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 529:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 532:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 535:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 537:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 538:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 539:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 544:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 545:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 547:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 11


 548:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 549:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 553:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 554:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 555:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 556:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted value.
 560:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 561:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 563:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 564:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of register.
 567:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 569:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 571:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 573:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 574:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 575:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 579:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 580:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 581:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 587:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 591:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 592:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} */
 593:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 594:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 595:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 596:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 597:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                Hardware Abstraction Layer
 598:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Function Interface contains:
 599:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Functions
 600:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Functions
 601:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register Access Functions
 602:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 603:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 604:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/ccpbVaEU.s 			page 12


 605:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 606:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 607:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 608:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 609:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 611:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 615:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 616:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 617:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 623:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 624:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 625:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Enable External Interrupt
 626:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 629:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
  25              		.loc 1 630 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
 631:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  31              		.loc 1 631 0
  32 0000 1F23     		movs	r3, #31
  33 0002 1840     		ands	r0, r3
  34              	.LVL1:
  35 0004 1E3B     		subs	r3, r3, #30
  36 0006 8340     		lsls	r3, r3, r0
  37 0008 014A     		ldr	r2, .L2
 632:../mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
  38              		.loc 1 632 0
  39              		@ sp needed
 631:../mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  40              		.loc 1 631 0
  41 000a 1360     		str	r3, [r2]
  42              		.loc 1 632 0
  43 000c 7047     		bx	lr
  44              	.L3:
  45 000e C046     		.align	2
  46              	.L2:
  47 0010 00E100E0 		.word	-536813312
  48              		.cfi_endproc
  49              	.LFE45:
  51              		.section	.text._ZN5Timer6notifyEv,"ax",%progbits
  52              		.align	1
  53              		.global	_ZN5Timer6notifyEv
ARM GAS  /tmp/ccpbVaEU.s 			page 13


  54              		.syntax unified
  55              		.code	16
  56              		.thumb_func
  57              		.fpu softvfp
  59              	_ZN5Timer6notifyEv:
  60              	.LFB2976:
  61              		.file 2 "../mculib3/src/timers.h"
   1:../mculib3/src/timers.h **** #pragma once
   2:../mculib3/src/timers.h **** 
   3:../mculib3/src/timers.h **** #include <cstdint>
   4:../mculib3/src/timers.h **** #include "subscriber.h"
   5:../mculib3/src/timers.h **** #include "systick.h"
   6:../mculib3/src/timers.h **** #ifdef USE_MOCK_SYSTICK
   7:../mculib3/src/timers.h **** using mock::SysTick;
   8:../mculib3/src/timers.h **** #else
   9:../mculib3/src/timers.h **** using mcu::SysTick;
  10:../mculib3/src/timers.h **** #endif
  11:../mculib3/src/timers.h **** 
  12:../mculib3/src/timers.h **** 
  13:../mculib3/src/timers.h **** 
  14:../mculib3/src/timers.h **** 
  15:../mculib3/src/timers.h **** 
  16:../mculib3/src/timers.h **** struct TickUpdater : Publisher
  17:../mculib3/src/timers.h **** {
  18:../mculib3/src/timers.h **** // #if not defined(TEST) 
  19:../mculib3/src/timers.h ****    TickUpdater() { mcu::make_reference<mcu::Periph::SysTick>().initInterrupt<1>(); }
  20:../mculib3/src/timers.h **** // #endif
  21:../mculib3/src/timers.h ****    // using List::clear_subscribe;
  22:../mculib3/src/timers.h **** } tickUpdater;
  23:../mculib3/src/timers.h **** 
  24:../mculib3/src/timers.h **** extern "C" void SysTick_Handler()
  25:../mculib3/src/timers.h **** {
  26:../mculib3/src/timers.h ****    tickUpdater.notify();
  27:../mculib3/src/timers.h **** }
  28:../mculib3/src/timers.h **** 
  29:../mculib3/src/timers.h **** 
  30:../mculib3/src/timers.h **** class TickSubscriber : Subscriber
  31:../mculib3/src/timers.h **** {
  32:../mculib3/src/timers.h **** protected:
  33:../mculib3/src/timers.h ****    bool subscribed {false};
  34:../mculib3/src/timers.h ****    void tick_subscribe();
  35:../mculib3/src/timers.h ****    void tick_unsubscribe();
  36:../mculib3/src/timers.h **** public:
  37:../mculib3/src/timers.h ****    
  38:../mculib3/src/timers.h **** };
  39:../mculib3/src/timers.h **** 
  40:../mculib3/src/timers.h **** class Timer : TickSubscriber
  41:../mculib3/src/timers.h **** {
  42:../mculib3/src/timers.h **** public:
  43:../mculib3/src/timers.h ****    Timer() = default;
  44:../mculib3/src/timers.h ****    Timer (uint32_t ms) { start(ms); }
  45:../mculib3/src/timers.h ****    ~Timer () {tick_unsubscribe();}
  46:../mculib3/src/timers.h **** 
  47:../mculib3/src/timers.h ****    void     start   (uint32_t ms); ///     
  48:../mculib3/src/timers.h ****    bool     event();   ///  true,     
  49:../mculib3/src/timers.h ****    bool     done();    ///  true,      
  50:../mculib3/src/timers.h ****    void     pause();   ///  ,    
ARM GAS  /tmp/ccpbVaEU.s 			page 14


  51:../mculib3/src/timers.h ****    void     start();   ///      
  52:../mculib3/src/timers.h ****    void     stop();    ///     
  53:../mculib3/src/timers.h ****    bool     isGreater (uint32_t val); ///  true,   
  54:../mculib3/src/timers.h ****    bool     isCount(); ///  true  ,   
  55:../mculib3/src/timers.h ****    uint32_t timePassed(); ///   
  56:../mculib3/src/timers.h ****    uint32_t timeLeft();   ///   
  57:../mculib3/src/timers.h ****    template<class function>
  58:../mculib3/src/timers.h ****    void     event (function); ///  function,    
  59:../mculib3/src/timers.h **** 
  60:../mculib3/src/timers.h ****    volatile uint32_t timeSet {0};
  61:../mculib3/src/timers.h **** private:
  62:../mculib3/src/timers.h ****    volatile uint32_t timePassed_ {0};	
  63:../mculib3/src/timers.h **** 
  64:../mculib3/src/timers.h ****    void notify() override;
  65:../mculib3/src/timers.h **** };
  66:../mculib3/src/timers.h **** 
  67:../mculib3/src/timers.h **** 
  68:../mculib3/src/timers.h **** 
  69:../mculib3/src/timers.h **** 
  70:../mculib3/src/timers.h **** void Timer::notify()
  71:../mculib3/src/timers.h **** {
  62              		.loc 2 71 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  67              	.LVL2:
  72:../mculib3/src/timers.h ****    timePassed_++;
  68              		.loc 2 72 0
  69 0000 4369     		ldr	r3, [r0, #20]
  73:../mculib3/src/timers.h **** }
  70              		.loc 2 73 0
  71              		@ sp needed
  72:../mculib3/src/timers.h ****    timePassed_++;
  72              		.loc 2 72 0
  73 0002 0133     		adds	r3, r3, #1
  74 0004 4361     		str	r3, [r0, #20]
  75              		.loc 2 73 0
  76 0006 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE2976:
  80              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv,"ax",%progbits
  81              		.align	1
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  85              		.fpu softvfp
  87              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:
  88              	.LFB4588:
  89              		.file 3 "../mculib3/src/modbus_slave.h"
   1:../mculib3/src/modbus_slave.h **** #pragma once
   2:../mculib3/src/modbus_slave.h **** 
   3:../mculib3/src/modbus_slave.h **** #include <functional>
   4:../mculib3/src/modbus_slave.h **** #include "timers.h"
   5:../mculib3/src/modbus_slave.h **** #include "table_crc.h"
   6:../mculib3/src/modbus_slave.h **** #include "uart.h"
   7:../mculib3/src/modbus_slave.h **** #include "interrupt.h"
ARM GAS  /tmp/ccpbVaEU.s 			page 15


   8:../mculib3/src/modbus_slave.h **** #include "modbus_common.h"
   9:../mculib3/src/modbus_slave.h **** #include <cstring>
  10:../mculib3/src/modbus_slave.h **** 
  11:../mculib3/src/modbus_slave.h **** #if defined(USE_MOCK_UART)
  12:../mculib3/src/modbus_slave.h **** using UART_ = mock::UART;
  13:../mculib3/src/modbus_slave.h **** #else
  14:../mculib3/src/modbus_slave.h **** using UART_ = ::UART;
  15:../mculib3/src/modbus_slave.h **** #endif
  16:../mculib3/src/modbus_slave.h **** 
  17:../mculib3/src/modbus_slave.h **** 
  18:../mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
  19:../mculib3/src/modbus_slave.h **** class Modbus_slave : TickSubscriber
  20:../mculib3/src/modbus_slave.h **** {
  21:../mculib3/src/modbus_slave.h **** 	UART_& uart;
  22:../mculib3/src/modbus_slave.h **** 	Interrupt& interrupt_usart;
  23:../mculib3/src/modbus_slave.h **** 	Interrupt& interrupt_DMA_channel; 
  24:../mculib3/src/modbus_slave.h **** 
  25:../mculib3/src/modbus_slave.h **** 	int time {0}; //     
  26:../mculib3/src/modbus_slave.h **** 	int modbus_time {0};
  27:../mculib3/src/modbus_slave.h **** 
  28:../mculib3/src/modbus_slave.h **** 	const uint8_t address;
  29:../mculib3/src/modbus_slave.h **** 	uint8_t func;
  30:../mculib3/src/modbus_slave.h **** 	uint16_t first_reg{0};
  31:../mculib3/src/modbus_slave.h **** 	uint16_t last_reg {0};
  32:../mculib3/src/modbus_slave.h **** 	uint16_t qty_reg  {0};
  33:../mculib3/src/modbus_slave.h **** 	uint8_t  qty_byte {0};
  34:../mculib3/src/modbus_slave.h **** 	uint16_t data;
  35:../mculib3/src/modbus_slave.h **** 	uint16_t crc{0};
  36:../mculib3/src/modbus_slave.h **** 	size_t last_message_size;
  37:../mculib3/src/modbus_slave.h **** 
  38:../mculib3/src/modbus_slave.h **** 
  39:../mculib3/src/modbus_slave.h **** 	uint16_t crc16 (uint8_t* data, uint8_t length);
  40:../mculib3/src/modbus_slave.h **** 	uint8_t  set_high_bit (uint8_t);
  41:../mculib3/src/modbus_slave.h **** 
  42:../mculib3/src/modbus_slave.h **** 	bool check_CRC  ();
  43:../mculib3/src/modbus_slave.h **** 	bool check_value();
  44:../mculib3/src/modbus_slave.h **** 	bool check_reg  (uint16_t qty_reg_device);
  45:../mculib3/src/modbus_slave.h **** 
  46:../mculib3/src/modbus_slave.h **** 	void answer_error (Modbus_error_code);
  47:../mculib3/src/modbus_slave.h **** 	void answer_03();
  48:../mculib3/src/modbus_slave.h **** 	template <class function> void answer_16 (function reaction);
  49:../mculib3/src/modbus_slave.h **** 
  50:../mculib3/src/modbus_slave.h **** 	void uartInterrupt()
  51:../mculib3/src/modbus_slave.h **** 	{
  52:../mculib3/src/modbus_slave.h **** 		if (uart.is_rx_IDLE()) 
  53:../mculib3/src/modbus_slave.h **** 			tick_subscribe();
  54:../mculib3/src/modbus_slave.h **** 	}
  55:../mculib3/src/modbus_slave.h **** 	void dmaInterrupt()
  56:../mculib3/src/modbus_slave.h **** 	{
  57:../mculib3/src/modbus_slave.h **** 		if (uart.is_tx_complete())
  58:../mculib3/src/modbus_slave.h **** 			uart.receive();
  59:../mculib3/src/modbus_slave.h **** 	}
  60:../mculib3/src/modbus_slave.h **** 
  61:../mculib3/src/modbus_slave.h **** 	void notify() override 
  90              		.loc 3 61 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccpbVaEU.s 			page 16


  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.LVL3:
  62:../mculib3/src/modbus_slave.h **** 	{
  63:../mculib3/src/modbus_slave.h **** 		time++;
  96              		.loc 3 63 0
  97 0000 C369     		ldr	r3, [r0, #28]
  64:../mculib3/src/modbus_slave.h **** 	}
  98              		.loc 3 64 0
  99              		@ sp needed
  63:../mculib3/src/modbus_slave.h **** 	}
 100              		.loc 3 63 0
 101 0002 0133     		adds	r3, r3, #1
 102 0004 C361     		str	r3, [r0, #28]
 103              		.loc 3 64 0
 104 0006 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE4588:
 108              		.section	.text._ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St
 109              		.align	1
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
 113              		.fpu softvfp
 115              	_ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_opera
 116              	.LFB4231:
 117              		.file 4 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/b
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Implementation of std::function -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Copyright (C) 2004-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** /** @file include/bits/function.h
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  *  This is an internal header file, included by other library headers.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  *  Do not attempt to use it directly. @headername{functional}
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****  */
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #ifndef _GLIBCXX_STD_FUNCTION_H
ARM GAS  /tmp/ccpbVaEU.s 			page 17


  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #define _GLIBCXX_STD_FUNCTION_H 1
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #pragma GCC system_header
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cplusplus < 201103L
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** # include <bits/c++0x_warning.h>
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #else
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** # include <typeinfo>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/stl_function.h>
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/invoke.h>
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/refwrap.h>
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #include <bits/functexcept.h>
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** namespace std _GLIBCXX_VISIBILITY(default)
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** {
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * Derives from @c unary_function or @c binary_function, or perhaps
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * nothing, depending on the number of arguments provided. The
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    * primary template is the basis case, which derives nothing.
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function { };
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Derives from @c unary_function, as appropriate.
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _T1>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function<_Res, _T1>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : std::unary_function<_T1, _Res> { };
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Derives from @c binary_function, as appropriate.
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _T1, typename _T2>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Maybe_unary_or_binary_function<_Res, _T1, _T2>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : std::binary_function<_T1, _T2, _Res> { };
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @brief Exception class thrown when class template function's
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  operator() is called with an empty target.
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @ingroup exceptions
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class bad_function_call : public std::exception
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   public:
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     virtual ~bad_function_call() noexcept;
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const char* what() const noexcept;
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Trait identifying "location-invariant" types, meaning that the
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  address of the object (or any of its members) will not escape.
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Trivially copyable types are location-invariant and users can
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  specialize this trait for other types.
ARM GAS  /tmp/ccpbVaEU.s 			page 18


  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __is_location_invariant
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : is_trivially_copyable<_Tp>::type
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class _Undefined_class;
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   union _Nocopy_types
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void*       _M_object;
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const void* _M_const_object;
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void (*_M_function_pointer)();
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void (_Undefined_class::*_M_member_pointer)();
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   union [[gnu::may_alias]] _Any_data
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     void*       _M_access()       { return &_M_pod_data[0]; }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     const void* _M_access() const { return &_M_pod_data[0]; }
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Tp>
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Tp&
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_access()
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return *static_cast<_Tp*>(_M_access()); }
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Tp>
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       const _Tp&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_access() const
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return *static_cast<const _Tp*>(_M_access()); }
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Nocopy_types _M_unused;
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     char _M_pod_data[sizeof(_Nocopy_types)];
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   enum _Manager_operation
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __get_type_info,
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __get_functor_ptr,
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __clone_functor,
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     __destroy_functor
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // Simple type wrapper that helps avoid annoying const problems
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // when casting between void pointers and pointers-to-pointers.
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct _Simple_type_wrapper
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Simple_type_wrapper(_Tp __value) : __value(__value) { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Tp __value;
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Tp>
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __is_location_invariant<_Simple_type_wrapper<_Tp> >
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : __is_location_invariant<_Tp>
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
ARM GAS  /tmp/ccpbVaEU.s 			page 19


 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Signature>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class function;
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /// Base class of all polymorphic function object wrappers.
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   class _Function_base
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   {
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   public:
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     static const std::size_t _M_max_size = sizeof(_Nocopy_types);
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     static const std::size_t _M_max_align = __alignof__(_Nocopy_types);
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Functor>
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       class _Base_manager
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       protected:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static const bool __stored_locally =
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	(__is_location_invariant<_Functor>::value
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && sizeof(_Functor) <= _M_max_size
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && __alignof__(_Functor) <= _M_max_align
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	 && (_M_max_align % __alignof__(_Functor) == 0));
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	typedef integral_constant<bool, __stored_locally> _Local_storage;
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Retrieve a pointer to the function object
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static _Functor*
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_get_pointer(const _Any_data& __source)
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  const _Functor* __ptr =
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    /* have stored a pointer */ : __source._M_access<_Functor*>();
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return const_cast<_Functor*>(__ptr);
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Clone a location-invariant function object that fits within
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// an _Any_data structure.
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_clone(_Any_data& __dest, const _Any_data& __source, true_type)
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  ::new (__dest._M_access()) _Functor(__source._M_access<_Functor>());
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Clone a function object that is not location-invariant or
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// that cannot fit into an _Any_data structure.
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_clone(_Any_data& __dest, const _Any_data& __source, false_type)
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __dest._M_access<_Functor*>() =
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    new _Functor(*__source._M_access<_Functor*>());
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Destroying a location-invariant object may still require
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// destruction.
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_destroy(_Any_data& __victim, true_type)
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __victim._M_access<_Functor>().~_Functor();
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
ARM GAS  /tmp/ccpbVaEU.s 			page 20


 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	// Destroying an object located on the heap.
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_destroy(_Any_data& __victim, false_type)
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  delete __victim._M_access<_Functor*>();
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       public:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static bool
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_Any_data& __dest, const _Any_data& __source,
 118              		.loc 4 212 0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              	.LVL4:
 123 0000 70B5     		push	{r4, r5, r6, lr}
 124              	.LCFI0:
 125              		.cfi_def_cfa_offset 16
 126              		.cfi_offset 4, -16
 127              		.cfi_offset 5, -12
 128              		.cfi_offset 6, -8
 129              		.cfi_offset 14, -4
 130              		.loc 4 212 0
 131 0002 0500     		movs	r5, r0
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		   _Manager_operation __op)
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  switch (__op)
 132              		.loc 4 215 0
 133 0004 022A     		cmp	r2, #2
 134 0006 07D0     		beq	.L8
 135 0008 032A     		cmp	r2, #3
 136 000a 14D0     		beq	.L9
 137 000c 012A     		cmp	r2, #1
 138 000e 01D1     		bne	.L7
 139              	.LVL5:
 140              	.LBB2274:
 141              	.LBB2275:
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 142              		.loc 4 172 0
 143 0010 0B68     		ldr	r3, [r1]
 144 0012 0360     		str	r3, [r0]
 145              	.LVL6:
 146              	.L7:
 147              	.LBE2275:
 148              	.LBE2274:
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    {
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __get_type_info:
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      __dest._M_access<const type_info*>() = &typeid(_Functor);
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __get_functor_ptr:
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __clone_functor:
ARM GAS  /tmp/ccpbVaEU.s 			page 21


 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      _M_clone(__dest, __source, _Local_storage());
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    case __destroy_functor:
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      _M_destroy(__dest, _Local_storage());
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      break;
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    }
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return false;
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 149              		.loc 4 235 0
 150 0014 0020     		movs	r0, #0
 151              		@ sp needed
 152              	.LVL7:
 153 0016 70BD     		pop	{r4, r5, r6, pc}
 154              	.LVL8:
 155              	.L8:
 156              	.LBB2276:
 157              	.LBB2277:
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 158              		.loc 4 192 0
 159 0018 2820     		movs	r0, #40
 160              	.LVL9:
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    new _Functor(*__source._M_access<_Functor*>());
 161              		.loc 4 191 0
 162 001a 0C68     		ldr	r4, [r1]
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 163              		.loc 4 192 0
 164 001c FFF7FEFF 		bl	_Znwj
 165              	.LVL10:
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    new _Functor(*__source._M_access<_Functor*>());
 166              		.loc 4 191 0
 167 0020 0200     		movs	r2, r0
 168 0022 4ACC     		ldmia	r4!, {r1, r3, r6}
 169 0024 4AC2     		stmia	r2!, {r1, r3, r6}
 170 0026 4ACC     		ldmia	r4!, {r1, r3, r6}
 171 0028 4AC2     		stmia	r2!, {r1, r3, r6}
 172 002a 4ACC     		ldmia	r4!, {r1, r3, r6}
 173 002c 4AC2     		stmia	r2!, {r1, r3, r6}
 174 002e 2368     		ldr	r3, [r4]
 175 0030 1360     		str	r3, [r2]
 176 0032 2860     		str	r0, [r5]
 177 0034 EEE7     		b	.L7
 178              	.LVL11:
 179              	.L9:
 180              	.LBE2277:
 181              	.LBE2276:
 182              	.LBB2278:
 183              	.LBB2279:
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 184              		.loc 4 207 0
 185 0036 2821     		movs	r1, #40
 186              	.LVL12:
 187 0038 0068     		ldr	r0, [r0]
 188              	.LVL13:
 189 003a FFF7FEFF 		bl	_ZdlPvj
 190              	.LVL14:
 191 003e E9E7     		b	.L7
ARM GAS  /tmp/ccpbVaEU.s 			page 22


 192              	.LBE2279:
 193              	.LBE2278:
 194              		.cfi_endproc
 195              	.LFE4231:
 197              		.section	.text._ZN9Interrupt9interruptEv.isra.11,"ax",%progbits
 198              		.align	1
 199              		.syntax unified
 200              		.code	16
 201              		.thumb_func
 202              		.fpu softvfp
 204              	_ZN9Interrupt9interruptEv.isra.11:
 205              	.LFB4608:
 206              		.file 5 "../mculib3/src/interrupt.h"
   1:../mculib3/src/interrupt.h **** #pragma once
   2:../mculib3/src/interrupt.h **** 
   3:../mculib3/src/interrupt.h **** #include "periph.h"
   4:../mculib3/src/interrupt.h **** 
   5:../mculib3/src/interrupt.h **** #if defined(USE_MOCK_NVIC)
   6:../mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = mock::NVIC_EnableIRQ;
   7:../mculib3/src/interrupt.h **** #else
   8:../mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = ::NVIC_EnableIRQ;
   9:../mculib3/src/interrupt.h **** #endif
  10:../mculib3/src/interrupt.h **** 
  11:../mculib3/src/interrupt.h **** ///     
  12:../mculib3/src/interrupt.h **** struct Interrupting
  13:../mculib3/src/interrupt.h **** {
  14:../mculib3/src/interrupt.h ****     Interrupting* next {nullptr};
  15:../mculib3/src/interrupt.h ****     virtual void interrupt() = 0;
  16:../mculib3/src/interrupt.h **** };
  17:../mculib3/src/interrupt.h **** 
  18:../mculib3/src/interrupt.h **** class Interrupt 
  19:../mculib3/src/interrupt.h **** {
  20:../mculib3/src/interrupt.h ****     Interrupting* first{nullptr};
  21:../mculib3/src/interrupt.h ****     const IRQn_Type irq_n;
  22:../mculib3/src/interrupt.h **** 
  23:../mculib3/src/interrupt.h **** public:
  24:../mculib3/src/interrupt.h ****     Interrupt (IRQn_Type irq_n) : irq_n {irq_n} {}
  25:../mculib3/src/interrupt.h **** 
  26:../mculib3/src/interrupt.h ****     auto IRQn() const { return irq_n; }
  27:../mculib3/src/interrupt.h **** 
  28:../mculib3/src/interrupt.h ****     void enable() { NVIC_EnableIRQ_t(irq_n); }
  29:../mculib3/src/interrupt.h **** 
  30:../mculib3/src/interrupt.h ****     void subscribe(Interrupting* ps)
  31:../mculib3/src/interrupt.h ****     {
  32:../mculib3/src/interrupt.h ****         auto p = first;
  33:../mculib3/src/interrupt.h ****         if (p) {
  34:../mculib3/src/interrupt.h ****             while (p->next)
  35:../mculib3/src/interrupt.h ****                 p = p->next;
  36:../mculib3/src/interrupt.h ****             p->next = ps;
  37:../mculib3/src/interrupt.h ****         } else {  
  38:../mculib3/src/interrupt.h ****             first = ps;
  39:../mculib3/src/interrupt.h ****         } 
  40:../mculib3/src/interrupt.h ****     }
  41:../mculib3/src/interrupt.h **** 
  42:../mculib3/src/interrupt.h ****     void clear_subscribe() { first = nullptr; }
  43:../mculib3/src/interrupt.h **** 
  44:../mculib3/src/interrupt.h ****     void interrupt()
ARM GAS  /tmp/ccpbVaEU.s 			page 23


 207              		.loc 5 44 0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 10B5     		push	{r4, lr}
 212              	.LCFI1:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 4, -8
 215              		.cfi_offset 14, -4
 216 0002 0400     		movs	r4, r0
 217              	.L13:
 218              	.LVL15:
  45:../mculib3/src/interrupt.h ****     {
  46:../mculib3/src/interrupt.h ****         auto p = first;
  47:../mculib3/src/interrupt.h ****         while (p) {
 219              		.loc 5 47 0
 220 0004 002C     		cmp	r4, #0
 221 0006 05D0     		beq	.L11
  48:../mculib3/src/interrupt.h ****             p->interrupt();
 222              		.loc 5 48 0
 223 0008 2368     		ldr	r3, [r4]
 224 000a 2000     		movs	r0, r4
 225 000c 1B68     		ldr	r3, [r3]
 226 000e 9847     		blx	r3
 227              	.LVL16:
  49:../mculib3/src/interrupt.h ****             p = p->next;
 228              		.loc 5 49 0
 229 0010 6468     		ldr	r4, [r4, #4]
 230              	.LVL17:
 231 0012 F7E7     		b	.L13
 232              	.L11:
  50:../mculib3/src/interrupt.h ****         }
  51:../mculib3/src/interrupt.h ****     }
 233              		.loc 5 51 0
 234              		@ sp needed
 235              	.LVL18:
 236 0014 10BD     		pop	{r4, pc}
 237              		.cfi_endproc
 238              	.LFE4608:
 240              		.section	.text._ZN3mcu5FLASH6unlockEv,"ax",%progbits
 241              		.align	1
 242              		.global	_ZN3mcu5FLASH6unlockEv
 243              		.syntax unified
 244              		.code	16
 245              		.thumb_func
 246              		.fpu softvfp
 248              	_ZN3mcu5FLASH6unlockEv:
 249              	.LFB82:
 250              		.file 6 "../mculib3/src/periph/flash_f0.h"
   1:../mculib3/src/periph/flash_f0.h **** #pragma once
   2:../mculib3/src/periph/flash_f0.h **** 
   3:../mculib3/src/periph/flash_f0.h **** #include "bits_flash_f0.h"
   4:../mculib3/src/periph/flash_f0.h **** 
   5:../mculib3/src/periph/flash_f0.h **** namespace mcu {
   6:../mculib3/src/periph/flash_f0.h **** 
   7:../mculib3/src/periph/flash_f0.h **** class FLASH {
   8:../mculib3/src/periph/flash_f0.h **** protected:
ARM GAS  /tmp/ccpbVaEU.s 			page 24


   9:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::ACR ACR;      // FLASH access control register, offset: 0x00
  10:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        KEYR;     // FLASH key register,            offset: 0x04
  11:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OPTKEYR;  // FLASH OPT key register,        offset: 0x08
  12:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::SR  SR;       // FLASH status register,         offset: 0x0C
  13:../mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::CR  CR;       // FLASH control register,        offset: 0x10
  14:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        AR;       // FLASH address register,        offset: 0x14
  15:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        RESERVED; //  Reserved,                             0x18
  16:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OBR;      // FLASH option bytes register,   offset: 0x1C
  17:../mculib3/src/periph/flash_f0.h ****    volatile uint32_t        WRPR;     // FLASH option bytes register,   offset: 0x20
  18:../mculib3/src/periph/flash_f0.h **** public:
  19:../mculib3/src/periph/flash_f0.h ****    using CMSIS_type   = FLASH_TypeDef;
  20:../mculib3/src/periph/flash_f0.h ****    using Latency      = FLASH_bits::ACR::Latency;
  21:../mculib3/src/periph/flash_f0.h ****    ///   ,    
  22:../mculib3/src/periph/flash_f0.h ****    enum Sector { _0, _1, _2, _3, _4, _5, _6, _7, _8, _9,
  23:../mculib3/src/periph/flash_f0.h ****                 _10,_11,_12,_13,_14,_15,_16,_17,_18,_19,
  24:../mculib3/src/periph/flash_f0.h ****                 _20,_21,_22,_23,_24,_25,_26,_27,_28,_29,
  25:../mculib3/src/periph/flash_f0.h ****                 _30,_31
  26:../mculib3/src/periph/flash_f0.h ****    };
  27:../mculib3/src/periph/flash_f0.h **** 
  28:../mculib3/src/periph/flash_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  29:../mculib3/src/periph/flash_f0.h **** 
  30:../mculib3/src/periph/flash_f0.h ****    FLASH& set (Latency v)            { ACR.LATENCY = v;    return *this; }
  31:../mculib3/src/periph/flash_f0.h ****    FLASH& lock()                     { CR.LOCK     = true; return *this; }
  32:../mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
  33:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
  34:../mculib3/src/periph/flash_f0.h ****    FLASH& set_progMode()             { CR.PG       = true; return *this; }
  35:../mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
  36:../mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
  37:../mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
  38:../mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
  39:../mculib3/src/periph/flash_f0.h **** 
  40:../mculib3/src/periph/flash_f0.h ****    template<Sector> FLASH& start_erase();
  41:../mculib3/src/periph/flash_f0.h **** 
  42:../mculib3/src/periph/flash_f0.h ****    template<Sector s> static constexpr size_t address() { return 0x08000000 + 1024 * s; }
  43:../mculib3/src/periph/flash_f0.h ****    template<Sector>   static constexpr size_t size()    { return 1024; }
  44:../mculib3/src/periph/flash_f0.h **** };
  45:../mculib3/src/periph/flash_f0.h **** 
  46:../mculib3/src/periph/flash_f0.h **** 
  47:../mculib3/src/periph/flash_f0.h **** #if not defined(USE_MOCK_FLASH)
  48:../mculib3/src/periph/flash_f0.h **** template<Periph p> std::enable_if_t<p == Periph::FLASH, FLASH&> make_reference() { return *reinterp
  49:../mculib3/src/periph/flash_f0.h **** #endif
  50:../mculib3/src/periph/flash_f0.h **** 
  51:../mculib3/src/periph/flash_f0.h **** 
  52:../mculib3/src/periph/flash_f0.h **** 
  53:../mculib3/src/periph/flash_f0.h **** 
  54:../mculib3/src/periph/flash_f0.h **** 
  55:../mculib3/src/periph/flash_f0.h **** 
  56:../mculib3/src/periph/flash_f0.h **** 
  57:../mculib3/src/periph/flash_f0.h **** FLASH& FLASH::unlock()
  58:../mculib3/src/periph/flash_f0.h **** {
 251              		.loc 6 58 0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 256              	.LVL19:
 257              	.LBB2280:
ARM GAS  /tmp/ccpbVaEU.s 			page 25


 258              	.LBB2281:
  32:../mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
 259              		.loc 6 32 0
 260 0000 0369     		ldr	r3, [r0, #16]
 261              	.LBE2281:
 262              	.LBE2280:
  59:../mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key1 = 0x45670123;
  60:../mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key2 = 0xCDEF89AB;
  61:../mculib3/src/periph/flash_f0.h ****    if (is_lock()) {
 263              		.loc 6 61 0
 264 0002 1B06     		lsls	r3, r3, #24
 265 0004 03D5     		bpl	.L15
  62:../mculib3/src/periph/flash_f0.h ****       KEYR = Key1;
 266              		.loc 6 62 0
 267 0006 024B     		ldr	r3, .L19
 268 0008 4360     		str	r3, [r0, #4]
  63:../mculib3/src/periph/flash_f0.h ****       IF_TEST_WAIT_MS(100);
  64:../mculib3/src/periph/flash_f0.h ****       KEYR = Key2;
 269              		.loc 6 64 0
 270 000a 024B     		ldr	r3, .L19+4
 271 000c 4360     		str	r3, [r0, #4]
 272              	.L15:
  65:../mculib3/src/periph/flash_f0.h ****    }
  66:../mculib3/src/periph/flash_f0.h ****    return *this;
  67:../mculib3/src/periph/flash_f0.h **** }
 273              		.loc 6 67 0
 274              		@ sp needed
 275 000e 7047     		bx	lr
 276              	.L20:
 277              		.align	2
 278              	.L19:
 279 0010 23016745 		.word	1164378403
 280 0014 AB89EFCD 		.word	-839939669
 281              		.cfi_endproc
 282              	.LFE82:
 284              		.section	.text._ZNSt14_Function_baseD2Ev,"axG",%progbits,_ZNSt14_Function_baseD5Ev,comdat
 285              		.align	1
 286              		.weak	_ZNSt14_Function_baseD2Ev
 287              		.syntax unified
 288              		.code	16
 289              		.thumb_func
 290              		.fpu softvfp
 292              	_ZNSt14_Function_baseD2Ev:
 293              	.LFB1642:
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Signature>
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(const function<_Signature>& __f)
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return static_cast<bool>(__f); }
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Tp>
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(_Tp* __fp)
ARM GAS  /tmp/ccpbVaEU.s 			page 26


 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return __fp != nullptr; }
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Class, typename _Tp>
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(_Tp _Class::* __mp)
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return __mp != nullptr; }
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	template<typename _Tp>
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  static bool
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_not_empty_function(const _Tp&)
 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  { return true; }
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       private:
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f, true_type)
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ ::new (__functor._M_access()) _Functor(std::move(__f)); }
 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	static void
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Function_base() : _M_manager(nullptr) { }
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     ~_Function_base()
 294              		.loc 4 273 0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              	.LVL20:
 299 0000 10B5     		push	{r4, lr}
 300              	.LCFI2:
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 4, -8
 303              		.cfi_offset 14, -4
 304              	.LBB2282:
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (_M_manager)
 305              		.loc 4 275 0
 306 0002 8368     		ldr	r3, [r0, #8]
 307              	.LBE2282:
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 308              		.loc 4 273 0
 309 0004 0400     		movs	r4, r0
 310              	.LBB2283:
 311              		.loc 4 275 0
 312 0006 002B     		cmp	r3, #0
 313 0008 02D0     		beq	.L22
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_M_manager(_M_functor, _M_functor, __destroy_functor);
 314              		.loc 4 276 0
 315 000a 0322     		movs	r2, #3
 316 000c 0100     		movs	r1, r0
 317 000e 9847     		blx	r3
 318              	.LVL21:
 319              	.L22:
 320              	.LBE2283:
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     }
ARM GAS  /tmp/ccpbVaEU.s 			page 27


 321              		.loc 4 277 0
 322 0010 2000     		movs	r0, r4
 323              		@ sp needed
 324              	.LVL22:
 325 0012 10BD     		pop	{r4, pc}
 326              		.cfi_endproc
 327              	.LFE1642:
 329              		.weak	_ZNSt14_Function_baseD1Ev
 330              		.thumb_set _ZNSt14_Function_baseD1Ev,_ZNSt14_Function_baseD2Ev
 331              		.section	.text.SysTick_Handler,"ax",%progbits
 332              		.align	1
 333              		.global	SysTick_Handler
 334              		.syntax unified
 335              		.code	16
 336              		.thumb_func
 337              		.fpu softvfp
 339              	SysTick_Handler:
 340              	.LFB2960:
  25:../mculib3/src/timers.h ****    tickUpdater.notify();
 341              		.loc 2 25 0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              	.LVL23:
 346              	.LBB2293:
 347              	.LBB2294:
 348              		.file 7 "../mculib3/src/subscriber.h"
   1:../mculib3/src/subscriber.h **** #pragma once
   2:../mculib3/src/subscriber.h **** 
   3:../mculib3/src/subscriber.h **** #pragma once
   4:../mculib3/src/subscriber.h **** 
   5:../mculib3/src/subscriber.h **** #include "list.h"
   6:../mculib3/src/subscriber.h **** 
   7:../mculib3/src/subscriber.h **** struct Subscriber : Listable<Subscriber> {
   8:../mculib3/src/subscriber.h ****    virtual void notify() = 0;
   9:../mculib3/src/subscriber.h **** };
  10:../mculib3/src/subscriber.h **** 
  11:../mculib3/src/subscriber.h **** struct Publisher : private List<Subscriber>
  12:../mculib3/src/subscriber.h **** {
  13:../mculib3/src/subscriber.h ****    void clear(){clear_subscribe();}
  14:../mculib3/src/subscriber.h ****    void subscribe  (Subscriber& v) { push_back(v); }
  15:../mculib3/src/subscriber.h ****    void unsubscribe(Subscriber& v) { remove(v);    }
  16:../mculib3/src/subscriber.h ****    // ,     subscriber  *this
  17:../mculib3/src/subscriber.h ****    void notify() {
  18:../mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 349              		.loc 7 18 0
 350 0000 054B     		ldr	r3, .L29
 351              	.LBE2294:
 352              	.LBE2293:
  25:../mculib3/src/timers.h ****    tickUpdater.notify();
 353              		.loc 2 25 0
 354 0002 10B5     		push	{r4, lr}
 355              	.LCFI3:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 4, -8
 358              		.cfi_offset 14, -4
 359              	.LBB2298:
ARM GAS  /tmp/ccpbVaEU.s 			page 28


 360              	.LBB2297:
 361              		.loc 7 18 0
 362 0004 1C68     		ldr	r4, [r3]
 363              	.LVL24:
 364              	.L28:
 365 0006 002C     		cmp	r4, #0
 366 0008 05D0     		beq	.L26
  19:../mculib3/src/subscriber.h ****          subscriber.notify();
 367              		.loc 7 19 0
 368 000a 2368     		ldr	r3, [r4]
 369 000c 2000     		movs	r0, r4
 370 000e 1B68     		ldr	r3, [r3]
 371 0010 9847     		blx	r3
 372              	.LVL25:
 373              	.LBB2295:
 374              	.LBB2296:
 375              		.file 8 "../mculib3/src/list.h"
   1:../mculib3/src/list.h **** #pragma once
   2:../mculib3/src/list.h **** 
   3:../mculib3/src/list.h **** #include <algorithm>
   4:../mculib3/src/list.h **** 
   5:../mculib3/src/list.h **** 
   6:../mculib3/src/list.h **** template<class T> struct Listable
   7:../mculib3/src/list.h **** {
   8:../mculib3/src/list.h ****    T* prev {nullptr};
   9:../mculib3/src/list.h ****    T* next {nullptr};
  10:../mculib3/src/list.h **** };
  11:../mculib3/src/list.h **** 
  12:../mculib3/src/list.h **** template<class T> class List
  13:../mculib3/src/list.h **** {
  14:../mculib3/src/list.h ****    T* first {nullptr};
  15:../mculib3/src/list.h ****    T* last  {nullptr};
  16:../mculib3/src/list.h **** public:
  17:../mculib3/src/list.h ****    class Iterator
  18:../mculib3/src/list.h ****    {
  19:../mculib3/src/list.h ****       T* p {nullptr};
  20:../mculib3/src/list.h ****    public:
  21:../mculib3/src/list.h ****       using iterator_category = std::input_iterator_tag;
  22:../mculib3/src/list.h ****       using value_type        = T;
  23:../mculib3/src/list.h ****       using difference_type   = T;
  24:../mculib3/src/list.h ****       using pointer           = const T*;
  25:../mculib3/src/list.h ****       using reference         = T;
  26:../mculib3/src/list.h ****       Iterator (T*);
  27:../mculib3/src/list.h ****       Iterator() = default;
  28:../mculib3/src/list.h ****       operator T*() { return p; }
  29:../mculib3/src/list.h ****       T&        operator*  () const;
  30:../mculib3/src/list.h ****       T*        operator-> () const { return p; }
  31:../mculib3/src/list.h ****       bool      operator!= (const Iterator&) const;
  32:../mculib3/src/list.h ****       Iterator& operator++ ();
  33:../mculib3/src/list.h ****    };
  34:../mculib3/src/list.h **** 
  35:../mculib3/src/list.h ****    void clear_subscribe(){first = nullptr; last = nullptr;}
  36:../mculib3/src/list.h ****    void push_back  (T&);
  37:../mculib3/src/list.h ****    void push_front (T&);
  38:../mculib3/src/list.h ****    void remove     (T&);
  39:../mculib3/src/list.h ****    void insert  (Iterator, T&);
  40:../mculib3/src/list.h ****    void clear();
ARM GAS  /tmp/ccpbVaEU.s 			page 29


  41:../mculib3/src/list.h ****    Iterator begin();
  42:../mculib3/src/list.h ****    Iterator end();
  43:../mculib3/src/list.h **** };
  44:../mculib3/src/list.h **** 
  45:../mculib3/src/list.h **** 
  46:../mculib3/src/list.h **** 
  47:../mculib3/src/list.h **** 
  48:../mculib3/src/list.h **** 
  49:../mculib3/src/list.h **** 
  50:../mculib3/src/list.h **** template<class T>
  51:../mculib3/src/list.h **** void List<T>::push_back (T& v)
  52:../mculib3/src/list.h **** {
  53:../mculib3/src/list.h ****    v.prev = last;
  54:../mculib3/src/list.h ****    if (last)
  55:../mculib3/src/list.h ****       last->next = &v;
  56:../mculib3/src/list.h ****    last = &v;
  57:../mculib3/src/list.h ****    if (not first)
  58:../mculib3/src/list.h ****       first = &v;
  59:../mculib3/src/list.h **** }
  60:../mculib3/src/list.h **** 
  61:../mculib3/src/list.h **** 
  62:../mculib3/src/list.h **** template<class T>
  63:../mculib3/src/list.h **** void List<T>::push_front (T& v)
  64:../mculib3/src/list.h **** {
  65:../mculib3/src/list.h ****    v.next = first;
  66:../mculib3/src/list.h ****    if (first)
  67:../mculib3/src/list.h ****       first->prev = &v;
  68:../mculib3/src/list.h ****    first = &v;
  69:../mculib3/src/list.h ****    if (not last)
  70:../mculib3/src/list.h ****       last = &v;
  71:../mculib3/src/list.h **** }
  72:../mculib3/src/list.h **** 
  73:../mculib3/src/list.h **** 
  74:../mculib3/src/list.h **** template<class T>
  75:../mculib3/src/list.h **** void List<T>::remove (T& v)
  76:../mculib3/src/list.h **** {
  77:../mculib3/src/list.h ****    if (v.prev and v.next) {         //   
  78:../mculib3/src/list.h ****       v.prev->next = v.next;
  79:../mculib3/src/list.h ****       v.next->prev = v.prev;
  80:../mculib3/src/list.h ****    } else if (v.next) {             //  
  81:../mculib3/src/list.h ****       first = v.next;
  82:../mculib3/src/list.h ****       first->prev = nullptr;
  83:../mculib3/src/list.h ****       if (not first) last = nullptr;
  84:../mculib3/src/list.h ****    } else if (v.prev) {             //  
  85:../mculib3/src/list.h ****       last = v.prev;
  86:../mculib3/src/list.h ****       last->next = nullptr;
  87:../mculib3/src/list.h ****       if (not last) first = nullptr;
  88:../mculib3/src/list.h ****    } else {                         //   
  89:../mculib3/src/list.h ****       first = nullptr;
  90:../mculib3/src/list.h ****       last  = nullptr;
  91:../mculib3/src/list.h ****    }
  92:../mculib3/src/list.h ****    v.prev = nullptr;
  93:../mculib3/src/list.h ****    v.next = nullptr;
  94:../mculib3/src/list.h **** 
  95:../mculib3/src/list.h **** }
  96:../mculib3/src/list.h **** 
  97:../mculib3/src/list.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 30


  98:../mculib3/src/list.h **** 
  99:../mculib3/src/list.h **** template<class T>
 100:../mculib3/src/list.h **** void List<T>::insert (typename List<T>::Iterator it, T& v)
 101:../mculib3/src/list.h **** {
 102:../mculib3/src/list.h ****    if (it == begin()) {
 103:../mculib3/src/list.h ****       push_front (v);
 104:../mculib3/src/list.h ****    } else if (it == end()) {
 105:../mculib3/src/list.h ****       push_back (v);
 106:../mculib3/src/list.h ****    } else {
 107:../mculib3/src/list.h ****       v.prev = it->prev;
 108:../mculib3/src/list.h ****       v.next = it;
 109:../mculib3/src/list.h ****       it->prev = &v;
 110:../mculib3/src/list.h ****       v.prev->next = &v;
 111:../mculib3/src/list.h ****    }
 112:../mculib3/src/list.h **** }
 113:../mculib3/src/list.h **** 
 114:../mculib3/src/list.h **** template<class T>
 115:../mculib3/src/list.h **** void List<T>::clear()
 116:../mculib3/src/list.h **** {
 117:../mculib3/src/list.h ****    for (auto& v : *this) {
 118:../mculib3/src/list.h ****       v.prev = nullptr;
 119:../mculib3/src/list.h ****       v.next = nullptr;
 120:../mculib3/src/list.h ****    }
 121:../mculib3/src/list.h ****    first = nullptr;
 122:../mculib3/src/list.h ****    last  = nullptr;
 123:../mculib3/src/list.h **** }
 124:../mculib3/src/list.h **** 
 125:../mculib3/src/list.h **** 
 126:../mculib3/src/list.h **** template<class T>
 127:../mculib3/src/list.h **** typename List<T>::Iterator List<T>::begin()
 128:../mculib3/src/list.h **** {
 129:../mculib3/src/list.h ****    return List<T>::Iterator {first};
 130:../mculib3/src/list.h **** }
 131:../mculib3/src/list.h **** 
 132:../mculib3/src/list.h **** 
 133:../mculib3/src/list.h **** template<class T>
 134:../mculib3/src/list.h **** typename List<T>::Iterator List<T>::end()
 135:../mculib3/src/list.h **** {
 136:../mculib3/src/list.h ****    return List<T>::Iterator();
 137:../mculib3/src/list.h **** }
 138:../mculib3/src/list.h **** 
 139:../mculib3/src/list.h **** 
 140:../mculib3/src/list.h **** 
 141:../mculib3/src/list.h **** /// Iterator
 142:../mculib3/src/list.h **** template<class T>
 143:../mculib3/src/list.h **** List<T>::Iterator::Iterator (T* other) : p {other} {}
 144:../mculib3/src/list.h **** 
 145:../mculib3/src/list.h **** template<class T>
 146:../mculib3/src/list.h **** T& List<T>::Iterator::operator* () const 
 147:../mculib3/src/list.h **** {
 148:../mculib3/src/list.h ****    return *p;
 149:../mculib3/src/list.h **** }
 150:../mculib3/src/list.h **** 
 151:../mculib3/src/list.h **** template<class T>
 152:../mculib3/src/list.h **** bool List<T>::Iterator::operator!= (const List<T>::Iterator& other) const
 153:../mculib3/src/list.h **** {
 154:../mculib3/src/list.h ****    return p != other.p;
ARM GAS  /tmp/ccpbVaEU.s 			page 31


 155:../mculib3/src/list.h **** }
 156:../mculib3/src/list.h **** 
 157:../mculib3/src/list.h **** template<class T>
 158:../mculib3/src/list.h **** typename List<T>::Iterator& List<T>::Iterator::operator++ ()
 159:../mculib3/src/list.h **** {
 160:../mculib3/src/list.h ****    p = p->next;
 376              		.loc 8 160 0
 377 0012 A468     		ldr	r4, [r4, #8]
 378              	.LVL26:
 379 0014 F7E7     		b	.L28
 380              	.LVL27:
 381              	.L26:
 382              	.LBE2296:
 383              	.LBE2295:
 384              	.LBE2297:
 385              	.LBE2298:
  27:../mculib3/src/timers.h **** 
 386              		.loc 2 27 0
 387              		@ sp needed
 388              	.LVL28:
 389 0016 10BD     		pop	{r4, pc}
 390              	.L30:
 391              		.align	2
 392              	.L29:
 393 0018 00000000 		.word	.LANCHOR0
 394              		.cfi_endproc
 395              	.LFE2960:
 397              		.section	.text._ZN5Timer5eventEv,"ax",%progbits
 398              		.align	1
 399              		.global	_ZN5Timer5eventEv
 400              		.syntax unified
 401              		.code	16
 402              		.thumb_func
 403              		.fpu softvfp
 405              	_ZN5Timer5eventEv:
 406              	.LFB2978:
  74:../mculib3/src/timers.h **** 
  75:../mculib3/src/timers.h **** 
  76:../mculib3/src/timers.h **** 
  77:../mculib3/src/timers.h **** void Timer::start (uint32_t ms)
  78:../mculib3/src/timers.h **** {
  79:../mculib3/src/timers.h ****    timeSet = ms;
  80:../mculib3/src/timers.h ****    tick_subscribe();
  81:../mculib3/src/timers.h **** }
  82:../mculib3/src/timers.h **** 
  83:../mculib3/src/timers.h **** 
  84:../mculib3/src/timers.h **** bool Timer::event()
  85:../mculib3/src/timers.h **** {
 407              		.loc 2 85 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412              	.LVL29:
  86:../mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
 413              		.loc 2 86 0
 414 0000 4169     		ldr	r1, [r0, #20]
ARM GAS  /tmp/ccpbVaEU.s 			page 32


 415 0002 0269     		ldr	r2, [r0, #16]
 416 0004 0023     		movs	r3, #0
 417 0006 9142     		cmp	r1, r2
 418 0008 01D3     		bcc	.L32
  87:../mculib3/src/timers.h ****       timePassed_ = 0;
 419              		.loc 2 87 0
 420 000a 4361     		str	r3, [r0, #20]
  88:../mculib3/src/timers.h ****       return (true);
 421              		.loc 2 88 0
 422 000c 0133     		adds	r3, r3, #1
 423              	.L32:
  89:../mculib3/src/timers.h ****    } else {
  90:../mculib3/src/timers.h ****       return (false);
  91:../mculib3/src/timers.h ****    }
  92:../mculib3/src/timers.h **** }
 424              		.loc 2 92 0
 425 000e 1800     		movs	r0, r3
 426              	.LVL30:
 427              		@ sp needed
 428 0010 7047     		bx	lr
 429              		.cfi_endproc
 430              	.LFE2978:
 432              		.section	.text._ZN5Timer4doneEv,"ax",%progbits
 433              		.align	1
 434              		.global	_ZN5Timer4doneEv
 435              		.syntax unified
 436              		.code	16
 437              		.thumb_func
 438              		.fpu softvfp
 440              	_ZN5Timer4doneEv:
 441              	.LFB2981:
  93:../mculib3/src/timers.h **** 
  94:../mculib3/src/timers.h **** 
  95:../mculib3/src/timers.h **** template<class Functor>
  96:../mculib3/src/timers.h **** void Timer::event (Functor functor)
  97:../mculib3/src/timers.h **** {
  98:../mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
  99:../mculib3/src/timers.h ****       timePassed_ = 0;
 100:../mculib3/src/timers.h ****       functor();
 101:../mculib3/src/timers.h ****    }
 102:../mculib3/src/timers.h **** }
 103:../mculib3/src/timers.h **** 
 104:../mculib3/src/timers.h **** 
 105:../mculib3/src/timers.h **** void Timer::stop()
 106:../mculib3/src/timers.h **** {
 107:../mculib3/src/timers.h ****    timePassed_ = 0;
 108:../mculib3/src/timers.h ****    tick_unsubscribe();
 109:../mculib3/src/timers.h **** }
 110:../mculib3/src/timers.h **** 
 111:../mculib3/src/timers.h **** 
 112:../mculib3/src/timers.h **** bool     Timer::done()       { return timePassed_ >= timeSet; }
 442              		.loc 2 112 0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 447              	.LVL31:
ARM GAS  /tmp/ccpbVaEU.s 			page 33


 448              		.loc 2 112 0
 449 0000 4269     		ldr	r2, [r0, #20]
 450 0002 0369     		ldr	r3, [r0, #16]
 451 0004 0020     		movs	r0, #0
 452              	.LVL32:
 453 0006 9A42     		cmp	r2, r3
 454 0008 4041     		adcs	r0, r0, r0
 455              		@ sp needed
 456 000a C0B2     		uxtb	r0, r0
 457 000c 7047     		bx	lr
 458              		.cfi_endproc
 459              	.LFE2981:
 461              		.section	.text._ZN5Timer7isCountEv,"ax",%progbits
 462              		.align	1
 463              		.global	_ZN5Timer7isCountEv
 464              		.syntax unified
 465              		.code	16
 466              		.thumb_func
 467              		.fpu softvfp
 469              	_ZN5Timer7isCountEv:
 470              	.LFB2984:
 113:../mculib3/src/timers.h **** void     Timer::pause()      { tick_unsubscribe(); }
 114:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 115:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 471              		.loc 2 115 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476              	.LVL33:
 477              		.loc 2 115 0
 478 0000 007B     		ldrb	r0, [r0, #12]
 479              	.LVL34:
 480              		@ sp needed
 481 0002 7047     		bx	lr
 482              		.cfi_endproc
 483              	.LFE2984:
 485              		.section	.text._ZN5Timer10timePassedEv,"ax",%progbits
 486              		.align	1
 487              		.global	_ZN5Timer10timePassedEv
 488              		.syntax unified
 489              		.code	16
 490              		.thumb_func
 491              		.fpu softvfp
 493              	_ZN5Timer10timePassedEv:
 494              	.LFB2985:
 116:../mculib3/src/timers.h **** uint32_t Timer::timePassed() { return timePassed_; }
 495              		.loc 2 116 0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 0
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499              		@ link register save eliminated.
 500              	.LVL35:
 501              		.loc 2 116 0
 502 0000 4069     		ldr	r0, [r0, #20]
 503              	.LVL36:
 504              		@ sp needed
ARM GAS  /tmp/ccpbVaEU.s 			page 34


 505 0002 7047     		bx	lr
 506              		.cfi_endproc
 507              	.LFE2985:
 509              		.section	.text._ZN5Timer8timeLeftEv,"ax",%progbits
 510              		.align	1
 511              		.global	_ZN5Timer8timeLeftEv
 512              		.syntax unified
 513              		.code	16
 514              		.thumb_func
 515              		.fpu softvfp
 517              	_ZN5Timer8timeLeftEv:
 518              	.LFB2986:
 117:../mculib3/src/timers.h **** uint32_t Timer::timeLeft(  ) { return timeSet - timePassed_; }
 519              		.loc 2 117 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 524              	.LVL37:
 525              		.loc 2 117 0
 526 0000 0369     		ldr	r3, [r0, #16]
 527 0002 4069     		ldr	r0, [r0, #20]
 528              	.LVL38:
 529              		@ sp needed
 530 0004 181A     		subs	r0, r3, r0
 531 0006 7047     		bx	lr
 532              		.cfi_endproc
 533              	.LFE2986:
 535              		.section	.text._ZN5Timer9isGreaterEm,"ax",%progbits
 536              		.align	1
 537              		.global	_ZN5Timer9isGreaterEm
 538              		.syntax unified
 539              		.code	16
 540              		.thumb_func
 541              		.fpu softvfp
 543              	_ZN5Timer9isGreaterEm:
 544              	.LFB2987:
 118:../mculib3/src/timers.h **** bool     Timer::isGreater (uint32_t val) { return timePassed_ > val; }
 545              		.loc 2 118 0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 550              	.LVL39:
 551              		.loc 2 118 0
 552 0000 4069     		ldr	r0, [r0, #20]
 553              	.LVL40:
 554              		@ sp needed
 555 0002 8142     		cmp	r1, r0
 556 0004 8041     		sbcs	r0, r0, r0
 557 0006 4042     		rsbs	r0, r0, #0
 558 0008 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE2987:
 562              		.section	.text._ZN14TickSubscriber16tick_unsubscribeEv,"ax",%progbits
 563              		.align	1
 564              		.global	_ZN14TickSubscriber16tick_unsubscribeEv
ARM GAS  /tmp/ccpbVaEU.s 			page 35


 565              		.syntax unified
 566              		.code	16
 567              		.thumb_func
 568              		.fpu softvfp
 570              	_ZN14TickSubscriber16tick_unsubscribeEv:
 571              	.LFB2988:
 119:../mculib3/src/timers.h **** 
 120:../mculib3/src/timers.h **** 
 121:../mculib3/src/timers.h **** 
 122:../mculib3/src/timers.h **** void TickSubscriber::tick_unsubscribe()
 123:../mculib3/src/timers.h **** {
 572              		.loc 2 123 0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		@ link register save eliminated.
 577              	.LVL41:
 124:../mculib3/src/timers.h ****    if (subscribed) {
 578              		.loc 2 124 0
 579 0000 037B     		ldrb	r3, [r0, #12]
 580 0002 002B     		cmp	r3, #0
 581 0004 0DD0     		beq	.L39
 582              	.LVL42:
 583              	.LBB2305:
 584              	.LBB2306:
 125:../mculib3/src/timers.h ****       subscribed = false;
 585              		.loc 2 125 0
 586 0006 0023     		movs	r3, #0
 587              	.LBB2307:
 588              	.LBB2308:
 589              	.LBB2309:
  77:../mculib3/src/list.h ****       v.prev->next = v.next;
 590              		.loc 8 77 0
 591 0008 4268     		ldr	r2, [r0, #4]
 592              	.LBE2309:
 593              	.LBE2308:
 594              	.LBE2307:
 595              		.loc 2 125 0
 596 000a 0373     		strb	r3, [r0, #12]
 597              	.LVL43:
 598 000c 8368     		ldr	r3, [r0, #8]
 599              	.LBB2314:
 600              	.LBB2312:
 601              	.LBB2310:
  77:../mculib3/src/list.h ****       v.prev->next = v.next;
 602              		.loc 8 77 0
 603 000e 002A     		cmp	r2, #0
 604 0010 0ED0     		beq	.L41
 605 0012 002B     		cmp	r3, #0
 606 0014 08D0     		beq	.L42
  78:../mculib3/src/list.h ****       v.next->prev = v.prev;
 607              		.loc 8 78 0
 608 0016 9360     		str	r3, [r2, #8]
  79:../mculib3/src/list.h ****    } else if (v.next) {             //  
 609              		.loc 8 79 0
 610 0018 8368     		ldr	r3, [r0, #8]
 611              	.L50:
ARM GAS  /tmp/ccpbVaEU.s 			page 36


  82:../mculib3/src/list.h ****       if (not first) last = nullptr;
 612              		.loc 8 82 0
 613 001a 5A60     		str	r2, [r3, #4]
 614              	.L43:
  92:../mculib3/src/list.h ****    v.next = nullptr;
 615              		.loc 8 92 0
 616 001c 0023     		movs	r3, #0
 617 001e 4360     		str	r3, [r0, #4]
  93:../mculib3/src/list.h **** 
 618              		.loc 8 93 0
 619 0020 8360     		str	r3, [r0, #8]
 620              	.LVL44:
 621              	.L39:
 622              	.LBE2310:
 623              	.LBE2312:
 624              	.LBE2314:
 625              	.LBE2306:
 626              	.LBE2305:
 126:../mculib3/src/timers.h ****       tickUpdater.unsubscribe (*this);
 127:../mculib3/src/timers.h ****    }
 128:../mculib3/src/timers.h **** }
 627              		.loc 2 128 0
 628              		@ sp needed
 629 0022 7047     		bx	lr
 630              	.LVL45:
 631              	.L44:
 632              	.LBB2317:
 633              	.LBB2316:
 634              	.LBB2315:
 635              	.LBB2313:
 636              	.LBB2311:
  81:../mculib3/src/list.h ****       first->prev = nullptr;
 637              		.loc 8 81 0
 638 0024 0B60     		str	r3, [r1]
 639 0026 F8E7     		b	.L50
 640              	.L42:
  85:../mculib3/src/list.h ****       last->next = nullptr;
 641              		.loc 8 85 0
 642 0028 0449     		ldr	r1, .L51
  86:../mculib3/src/list.h ****       if (not last) first = nullptr;
 643              		.loc 8 86 0
 644 002a 9360     		str	r3, [r2, #8]
  85:../mculib3/src/list.h ****       last->next = nullptr;
 645              		.loc 8 85 0
 646 002c 4A60     		str	r2, [r1, #4]
 647 002e F5E7     		b	.L43
 648              	.L41:
 649 0030 0249     		ldr	r1, .L51
  80:../mculib3/src/list.h ****       first = v.next;
 650              		.loc 8 80 0
 651 0032 002B     		cmp	r3, #0
 652 0034 F6D1     		bne	.L44
  89:../mculib3/src/list.h ****       last  = nullptr;
 653              		.loc 8 89 0
 654 0036 0B60     		str	r3, [r1]
  90:../mculib3/src/list.h ****    }
 655              		.loc 8 90 0
ARM GAS  /tmp/ccpbVaEU.s 			page 37


 656 0038 4B60     		str	r3, [r1, #4]
 657 003a EFE7     		b	.L43
 658              	.L52:
 659              		.align	2
 660              	.L51:
 661 003c 00000000 		.word	.LANCHOR0
 662              	.LBE2311:
 663              	.LBE2313:
 664              	.LBE2315:
 665              	.LBE2316:
 666              	.LBE2317:
 667              		.cfi_endproc
 668              	.LFE2988:
 670              		.section	.text._ZN5Timer4stopEv,"ax",%progbits
 671              		.align	1
 672              		.global	_ZN5Timer4stopEv
 673              		.syntax unified
 674              		.code	16
 675              		.thumb_func
 676              		.fpu softvfp
 678              	_ZN5Timer4stopEv:
 679              	.LFB2980:
 106:../mculib3/src/timers.h ****    timePassed_ = 0;
 680              		.loc 2 106 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              	.LVL46:
 107:../mculib3/src/timers.h ****    tick_unsubscribe();
 685              		.loc 2 107 0
 686 0000 0023     		movs	r3, #0
 106:../mculib3/src/timers.h ****    timePassed_ = 0;
 687              		.loc 2 106 0
 688 0002 10B5     		push	{r4, lr}
 689              	.LCFI4:
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 4, -8
 692              		.cfi_offset 14, -4
 107:../mculib3/src/timers.h ****    tick_unsubscribe();
 693              		.loc 2 107 0
 694 0004 4361     		str	r3, [r0, #20]
 108:../mculib3/src/timers.h **** }
 695              		.loc 2 108 0
 696 0006 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 697              	.LVL47:
 109:../mculib3/src/timers.h **** 
 698              		.loc 2 109 0
 699              		@ sp needed
 700 000a 10BD     		pop	{r4, pc}
 701              		.cfi_endproc
 702              	.LFE2980:
 704              		.section	.text._ZN5Timer5pauseEv,"ax",%progbits
 705              		.align	1
 706              		.global	_ZN5Timer5pauseEv
 707              		.syntax unified
 708              		.code	16
 709              		.thumb_func
ARM GAS  /tmp/ccpbVaEU.s 			page 38


 710              		.fpu softvfp
 712              	_ZN5Timer5pauseEv:
 713              	.LFB2982:
 113:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 714              		.loc 2 113 0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718              	.LVL48:
 719 0000 10B5     		push	{r4, lr}
 720              	.LCFI5:
 721              		.cfi_def_cfa_offset 8
 722              		.cfi_offset 4, -8
 723              		.cfi_offset 14, -4
 113:../mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 724              		.loc 2 113 0
 725 0002 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 726              	.LVL49:
 727              		@ sp needed
 728 0006 10BD     		pop	{r4, pc}
 729              		.cfi_endproc
 730              	.LFE2982:
 732              		.section	.text._ZN14TickSubscriber14tick_subscribeEv,"ax",%progbits
 733              		.align	1
 734              		.global	_ZN14TickSubscriber14tick_subscribeEv
 735              		.syntax unified
 736              		.code	16
 737              		.thumb_func
 738              		.fpu softvfp
 740              	_ZN14TickSubscriber14tick_subscribeEv:
 741              	.LFB2989:
 129:../mculib3/src/timers.h **** 
 130:../mculib3/src/timers.h **** 
 131:../mculib3/src/timers.h **** void TickSubscriber::tick_subscribe()
 132:../mculib3/src/timers.h **** {
 742              		.loc 2 132 0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 747              	.LVL50:
 133:../mculib3/src/timers.h ****    if (not subscribed) {
 748              		.loc 2 133 0
 749 0000 037B     		ldrb	r3, [r0, #12]
 750 0002 002B     		cmp	r3, #0
 751 0004 0CD1     		bne	.L55
 752              	.LVL51:
 753              	.LBB2324:
 754              	.LBB2325:
 134:../mculib3/src/timers.h ****       subscribed = true;
 755              		.loc 2 134 0
 756 0006 0133     		adds	r3, r3, #1
 757 0008 0373     		strb	r3, [r0, #12]
 758              	.LVL52:
 759              	.LBB2326:
 760              	.LBB2327:
 761              	.LBB2328:
ARM GAS  /tmp/ccpbVaEU.s 			page 39


  53:../mculib3/src/list.h ****    if (last)
 762              		.loc 8 53 0
 763 000a 064B     		ldr	r3, .L63
 764 000c 5A68     		ldr	r2, [r3, #4]
 765 000e 4260     		str	r2, [r0, #4]
  54:../mculib3/src/list.h ****       last->next = &v;
 766              		.loc 8 54 0
 767 0010 002A     		cmp	r2, #0
 768 0012 00D0     		beq	.L58
  55:../mculib3/src/list.h ****    last = &v;
 769              		.loc 8 55 0
 770 0014 9060     		str	r0, [r2, #8]
 771              	.L58:
  57:../mculib3/src/list.h ****       first = &v;
 772              		.loc 8 57 0
 773 0016 1A68     		ldr	r2, [r3]
  56:../mculib3/src/list.h ****    if (not first)
 774              		.loc 8 56 0
 775 0018 5860     		str	r0, [r3, #4]
  57:../mculib3/src/list.h ****       first = &v;
 776              		.loc 8 57 0
 777 001a 002A     		cmp	r2, #0
 778 001c 00D1     		bne	.L55
  58:../mculib3/src/list.h **** }
 779              		.loc 8 58 0
 780 001e 1860     		str	r0, [r3]
 781              	.LVL53:
 782              	.L55:
 783              	.LBE2328:
 784              	.LBE2327:
 785              	.LBE2326:
 786              	.LBE2325:
 787              	.LBE2324:
 135:../mculib3/src/timers.h ****       tickUpdater.subscribe (*this);
 136:../mculib3/src/timers.h ****    }
 137:../mculib3/src/timers.h **** }
 788              		.loc 2 137 0
 789              		@ sp needed
 790 0020 7047     		bx	lr
 791              	.L64:
 792 0022 C046     		.align	2
 793              	.L63:
 794 0024 00000000 		.word	.LANCHOR0
 795              		.cfi_endproc
 796              	.LFE2989:
 798              		.section	.text._ZN5Timer5startEm,"ax",%progbits
 799              		.align	1
 800              		.global	_ZN5Timer5startEm
 801              		.syntax unified
 802              		.code	16
 803              		.thumb_func
 804              		.fpu softvfp
 806              	_ZN5Timer5startEm:
 807              	.LFB2977:
  78:../mculib3/src/timers.h ****    timeSet = ms;
 808              		.loc 2 78 0
 809              		.cfi_startproc
ARM GAS  /tmp/ccpbVaEU.s 			page 40


 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              	.LVL54:
 813 0000 10B5     		push	{r4, lr}
 814              	.LCFI6:
 815              		.cfi_def_cfa_offset 8
 816              		.cfi_offset 4, -8
 817              		.cfi_offset 14, -4
  79:../mculib3/src/timers.h ****    tick_subscribe();
 818              		.loc 2 79 0
 819 0002 0161     		str	r1, [r0, #16]
  80:../mculib3/src/timers.h **** }
 820              		.loc 2 80 0
 821 0004 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 822              	.LVL55:
  81:../mculib3/src/timers.h **** 
 823              		.loc 2 81 0
 824              		@ sp needed
 825 0008 10BD     		pop	{r4, pc}
 826              		.cfi_endproc
 827              	.LFE2977:
 829              		.section	.text._ZN5Timer5startEv,"ax",%progbits
 830              		.align	1
 831              		.global	_ZN5Timer5startEv
 832              		.syntax unified
 833              		.code	16
 834              		.thumb_func
 835              		.fpu softvfp
 837              	_ZN5Timer5startEv:
 838              	.LFB2983:
 114:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 839              		.loc 2 114 0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              	.LVL56:
 844 0000 10B5     		push	{r4, lr}
 845              	.LCFI7:
 846              		.cfi_def_cfa_offset 8
 847              		.cfi_offset 4, -8
 848              		.cfi_offset 14, -4
 114:../mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 849              		.loc 2 114 0
 850 0002 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 851              	.LVL57:
 852              		@ sp needed
 853 0006 10BD     		pop	{r4, pc}
 854              		.cfi_endproc
 855              	.LFE2983:
 857              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv,"ax"
 858              		.align	1
 859              		.syntax unified
 860              		.code	16
 861              		.thumb_func
 862              		.fpu softvfp
 864              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:
 865              	.LFB4590:
ARM GAS  /tmp/ccpbVaEU.s 			page 41


  65:../mculib3/src/modbus_slave.h **** 
  66:../mculib3/src/modbus_slave.h **** 	using Parent = Modbus_slave;
  67:../mculib3/src/modbus_slave.h **** 
  68:../mculib3/src/modbus_slave.h **** 	struct uart_interrupt : Interrupting
  69:../mculib3/src/modbus_slave.h **** 	{
  70:../mculib3/src/modbus_slave.h **** 		Parent& parent;
  71:../mculib3/src/modbus_slave.h **** 		uart_interrupt (Parent& parent) : parent(parent) {
  72:../mculib3/src/modbus_slave.h **** 			parent.interrupt_usart.subscribe (this);
  73:../mculib3/src/modbus_slave.h **** 		}
  74:../mculib3/src/modbus_slave.h **** 		void interrupt() override {parent.uartInterrupt();} 
 866              		.loc 3 74 0
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              	.LVL58:
 871 0000 10B5     		push	{r4, lr}
 872              	.LCFI8:
 873              		.cfi_def_cfa_offset 8
 874              		.cfi_offset 4, -8
 875              		.cfi_offset 14, -4
 876              		.loc 3 74 0
 877 0002 8068     		ldr	r0, [r0, #8]
 878              	.LVL59:
 879              	.LBB2343:
 880              	.LBB2344:
 881              	.LBB2345:
 882              	.LBB2346:
 883              		.file 9 "../mculib3/src/uart.h"
   1:../mculib3/src/uart.h **** #pragma once
   2:../mculib3/src/uart.h **** 
   3:../mculib3/src/uart.h **** #include <array>
   4:../mculib3/src/uart.h **** #include <type_traits>
   5:../mculib3/src/uart.h **** #include "periph_usart.h"
   6:../mculib3/src/uart.h **** #include "periph_dma.h"
   7:../mculib3/src/uart.h **** #include "pin.h"
   8:../mculib3/src/uart.h **** #include "net_buffer.h"
   9:../mculib3/src/uart.h **** #include "interrupt.h"
  10:../mculib3/src/uart.h **** 
  11:../mculib3/src/uart.h **** #if defined(USE_MOCK_DMA)
  12:../mculib3/src/uart.h **** using DMA_stream = mock::DMA_stream;
  13:../mculib3/src/uart.h **** using DMA = mock::DMA;
  14:../mculib3/src/uart.h **** #else
  15:../mculib3/src/uart.h **** using DMA_stream = mcu::DMA_stream;
  16:../mculib3/src/uart.h **** using DMA = mcu::DMA;
  17:../mculib3/src/uart.h **** #endif
  18:../mculib3/src/uart.h **** 
  19:../mculib3/src/uart.h **** #if defined(USE_MOCK_USART)
  20:../mculib3/src/uart.h **** using USART = mock::USART;
  21:../mculib3/src/uart.h **** #else
  22:../mculib3/src/uart.h **** using USART = mcu::USART;
  23:../mculib3/src/uart.h **** #endif
  24:../mculib3/src/uart.h **** 
  25:../mculib3/src/uart.h **** #if defined(USE_MOCK_NET_BUFFER)
  26:../mculib3/src/uart.h **** #define NS mock
  27:../mculib3/src/uart.h **** #else
  28:../mculib3/src/uart.h **** #define NS  
  29:../mculib3/src/uart.h **** #endif
ARM GAS  /tmp/ccpbVaEU.s 			page 42


  30:../mculib3/src/uart.h **** 
  31:../mculib3/src/uart.h **** template<size_t buffer_size = 255>
  32:../mculib3/src/uart.h **** class UART_sized
  33:../mculib3/src/uart.h **** {
  34:../mculib3/src/uart.h **** public:
  35:../mculib3/src/uart.h ****    using Parity   = USART::Parity;
  36:../mculib3/src/uart.h ****    using DataBits = USART::DataBits;
  37:../mculib3/src/uart.h ****    using StopBits = USART::StopBits;
  38:../mculib3/src/uart.h ****    using Baudrate = USART::Baudrate;
  39:../mculib3/src/uart.h ****    struct Settings {
  40:../mculib3/src/uart.h ****       bool     parity_enable :1;
  41:../mculib3/src/uart.h ****       Parity   parity        :1;
  42:../mculib3/src/uart.h ****       DataBits data_bits     :1;
  43:../mculib3/src/uart.h ****       StopBits stop_bits     :2;
  44:../mculib3/src/uart.h ****       Baudrate baudrate      :3;
  45:../mculib3/src/uart.h ****       uint16_t res           :8;
  46:../mculib3/src/uart.h ****    };
  47:../mculib3/src/uart.h **** 
  48:../mculib3/src/uart.h ****    NS::Net_buffer <buffer_size> buffer;
  49:../mculib3/src/uart.h **** 
  50:../mculib3/src/uart.h ****    template <
  51:../mculib3/src/uart.h ****         mcu::Periph usart
  52:../mculib3/src/uart.h ****       , class TXpin
  53:../mculib3/src/uart.h ****       , class RXpin
  54:../mculib3/src/uart.h ****       , class RTSpin
  55:../mculib3/src/uart.h ****    > static auto& make();
  56:../mculib3/src/uart.h **** 
  57:../mculib3/src/uart.h ****    void init (const Settings&);
  58:../mculib3/src/uart.h ****    void transmit();
  59:../mculib3/src/uart.h ****    void receive();
  60:../mculib3/src/uart.h ****    bool is_tx_complete();
  61:../mculib3/src/uart.h ****    bool is_rx_IDLE();
  62:../mculib3/src/uart.h ****    bool is_receiving() { return buffer.size() < (buffer_size - RXstream.qty_transactions_left()); }
  63:../mculib3/src/uart.h **** 
  64:../mculib3/src/uart.h **** 
  65:../mculib3/src/uart.h **** 
  66:../mculib3/src/uart.h **** protected:
  67:../mculib3/src/uart.h ****    using DataSize       = DMA_stream::DataSize;
  68:../mculib3/src/uart.h ****    using Priority       = DMA_stream::Priority;
  69:../mculib3/src/uart.h ****    using Channel        = DMA_stream::Channel;
  70:../mculib3/src/uart.h ****    using Direction      = DMA_stream::Direction;
  71:../mculib3/src/uart.h **** 
  72:../mculib3/src/uart.h ****    Pin&          tx;
  73:../mculib3/src/uart.h ****    Pin&          rx;
  74:../mculib3/src/uart.h ****    Pin&          rts;
  75:../mculib3/src/uart.h ****    DMA&        dma;
  76:../mculib3/src/uart.h ****    USART&      usart;
  77:../mculib3/src/uart.h ****    DMA_stream& TXstream;
  78:../mculib3/src/uart.h ****    DMA_stream& RXstream;
  79:../mculib3/src/uart.h ****    const mcu::Periph uart_periph;
  80:../mculib3/src/uart.h ****    const Channel TX_channel;
  81:../mculib3/src/uart.h **** 
  82:../mculib3/src/uart.h ****    UART_sized (
  83:../mculib3/src/uart.h ****         Pin&          tx
  84:../mculib3/src/uart.h ****       , Pin&          rx
  85:../mculib3/src/uart.h ****       , Pin&          rts
  86:../mculib3/src/uart.h ****       , USART&      usart
ARM GAS  /tmp/ccpbVaEU.s 			page 43


  87:../mculib3/src/uart.h ****       , DMA&        dma
  88:../mculib3/src/uart.h ****       , DMA_stream& TXstream
  89:../mculib3/src/uart.h ****       , DMA_stream& RXstream
  90:../mculib3/src/uart.h ****       , mcu::Periph uart_periph
  91:../mculib3/src/uart.h ****       , Channel TX_channel
  92:../mculib3/src/uart.h ****    )  : tx       {tx}
  93:../mculib3/src/uart.h ****       , rx       {rx}
  94:../mculib3/src/uart.h ****       , rts      {rts}
  95:../mculib3/src/uart.h ****       , dma      {dma}
  96:../mculib3/src/uart.h ****       , usart    {usart}
  97:../mculib3/src/uart.h ****       , TXstream {TXstream}
  98:../mculib3/src/uart.h ****       , RXstream {RXstream}
  99:../mculib3/src/uart.h ****       , uart_periph {uart_periph}
 100:../mculib3/src/uart.h ****       , TX_channel  {TX_channel}
 101:../mculib3/src/uart.h ****    {}
 102:../mculib3/src/uart.h **** 
 103:../mculib3/src/uart.h ****   //  UART_sized(const UART_sized&) = delete;
 104:../mculib3/src/uart.h ****    UART_sized& operator= (const UART_sized&) = delete;
 105:../mculib3/src/uart.h **** };
 106:../mculib3/src/uart.h **** 
 107:../mculib3/src/uart.h **** using UART = UART_sized<>;
 108:../mculib3/src/uart.h **** 
 109:../mculib3/src/uart.h **** 
 110:../mculib3/src/uart.h **** 
 111:../mculib3/src/uart.h **** 
 112:../mculib3/src/uart.h **** 
 113:../mculib3/src/uart.h **** 
 114:../mculib3/src/uart.h **** 
 115:../mculib3/src/uart.h **** 
 116:../mculib3/src/uart.h **** 
 117:../mculib3/src/uart.h **** 
 118:../mculib3/src/uart.h **** 
 119:../mculib3/src/uart.h **** 
 120:../mculib3/src/uart.h **** 
 121:../mculib3/src/uart.h **** 
 122:../mculib3/src/uart.h **** 
 123:../mculib3/src/uart.h **** 
 124:../mculib3/src/uart.h **** 
 125:../mculib3/src/uart.h **** 
 126:../mculib3/src/uart.h **** 
 127:../mculib3/src/uart.h **** 
 128:../mculib3/src/uart.h **** 
 129:../mculib3/src/uart.h **** 
 130:../mculib3/src/uart.h **** 
 131:../mculib3/src/uart.h **** 
 132:../mculib3/src/uart.h **** 
 133:../mculib3/src/uart.h **** 
 134:../mculib3/src/uart.h **** 
 135:../mculib3/src/uart.h **** 
 136:../mculib3/src/uart.h **** 
 137:../mculib3/src/uart.h **** 
 138:../mculib3/src/uart.h **** 
 139:../mculib3/src/uart.h **** 
 140:../mculib3/src/uart.h **** template<size_t buffer_size>
 141:../mculib3/src/uart.h **** template <mcu::Periph uart_periph, class TXpin, class RXpin, class RTSpin> 
 142:../mculib3/src/uart.h **** auto& UART_sized<buffer_size>::make()
 143:../mculib3/src/uart.h **** {
ARM GAS  /tmp/ccpbVaEU.s 			page 44


 144:../mculib3/src/uart.h ****    USART::pin_static_assert<uart_periph, TXpin, RXpin>();
 145:../mculib3/src/uart.h ****    
 146:../mculib3/src/uart.h ****    constexpr auto TX_stream  = USART::default_stream<TXpin>();
 147:../mculib3/src/uart.h ****    constexpr auto RX_stream  = USART::default_stream<RXpin>();
 148:../mculib3/src/uart.h ****    constexpr auto dma_periph = DMA_stream::dma_periph<TX_stream>();
 149:../mculib3/src/uart.h ****    constexpr auto TXpin_mode = USART::pin_mode<TXpin>();
 150:../mculib3/src/uart.h ****    constexpr auto RXpin_mode = USART::pin_mode<RXpin>();
 151:../mculib3/src/uart.h **** 
 152:../mculib3/src/uart.h ****    static UART_sized<buffer_size> uart {
 153:../mculib3/src/uart.h ****         Pin::make<TXpin, TXpin_mode>()
 154:../mculib3/src/uart.h ****       , Pin::make<RXpin, RXpin_mode>()
 155:../mculib3/src/uart.h ****       , Pin::make<RTSpin, mcu::PinMode::Output>()
 156:../mculib3/src/uart.h ****       , mcu::make_reference<uart_periph>()
 157:../mculib3/src/uart.h ****       , mcu::make_reference<dma_periph>()
 158:../mculib3/src/uart.h ****       , mcu::make_reference<TX_stream>()
 159:../mculib3/src/uart.h ****       , mcu::make_reference<RX_stream>()
 160:../mculib3/src/uart.h ****       , uart_periph
 161:../mculib3/src/uart.h ****       , DMA_stream::channel<uart_periph, TX_stream>()
 162:../mculib3/src/uart.h ****    };
 163:../mculib3/src/uart.h **** 
 164:../mculib3/src/uart.h ****    auto& rcc = REF(RCC);
 165:../mculib3/src/uart.h ****    rcc.clock_enable<uart_periph>();
 166:../mculib3/src/uart.h ****    uart.usart.tx_enable()
 167:../mculib3/src/uart.h ****              .rx_enable()
 168:../mculib3/src/uart.h ****              .DMA_tx_enable()
 169:../mculib3/src/uart.h ****              .DMA_rx_enable()
 170:../mculib3/src/uart.h ****              .enable_IDLE_interrupt();
 171:../mculib3/src/uart.h ****             //  .enable();
 172:../mculib3/src/uart.h ****    get_interrupt<uart_periph>().enable();
 173:../mculib3/src/uart.h **** 
 174:../mculib3/src/uart.h ****    rcc.clock_enable<dma_periph>();
 175:../mculib3/src/uart.h ****    uart.TXstream.set (Direction::to_periph)
 176:../mculib3/src/uart.h ****                 .set_memory_adr(size_t(uart.buffer.begin()))
 177:../mculib3/src/uart.h ****                 .set_periph_adr(uart.usart.transmit_data_adr())
 178:../mculib3/src/uart.h ****                 .inc_memory()
 179:../mculib3/src/uart.h ****                 .size_memory(DataSize::byte8)
 180:../mculib3/src/uart.h ****                 .size_periph(DataSize::byte8)
 181:../mculib3/src/uart.h ****                 .enable_transfer_complete_interrupt();
 182:../mculib3/src/uart.h ****    get_interrupt<TX_stream>().enable();
 183:../mculib3/src/uart.h **** 
 184:../mculib3/src/uart.h ****    uart.RXstream.set (Direction::to_memory)
 185:../mculib3/src/uart.h ****                 .set_memory_adr(size_t(uart.buffer.begin()))
 186:../mculib3/src/uart.h ****                 .set_periph_adr(uart.usart.transmit_data_adr())
 187:../mculib3/src/uart.h ****                 .set_qty_transactions(buffer_size)
 188:../mculib3/src/uart.h ****                 .inc_memory()
 189:../mculib3/src/uart.h ****                 .size_memory(DataSize::byte8)
 190:../mculib3/src/uart.h ****                 .size_periph(DataSize::byte8);
 191:../mculib3/src/uart.h **** 
 192:../mculib3/src/uart.h ****    return uart;
 193:../mculib3/src/uart.h **** }
 194:../mculib3/src/uart.h **** 
 195:../mculib3/src/uart.h **** template<size_t buffer_size>
 196:../mculib3/src/uart.h **** void UART_sized<buffer_size>::init (const UART_sized<buffer_size>::Settings& set) 
 197:../mculib3/src/uart.h **** {
 198:../mculib3/src/uart.h ****    usart.set(set.baudrate, uart_periph)
 199:../mculib3/src/uart.h ****         .set(set.parity)
 200:../mculib3/src/uart.h ****         .set(set.data_bits)
ARM GAS  /tmp/ccpbVaEU.s 			page 45


 201:../mculib3/src/uart.h ****         .set(set.stop_bits)
 202:../mculib3/src/uart.h ****         .parity_enable(set.parity_enable);
 203:../mculib3/src/uart.h **** }
 204:../mculib3/src/uart.h **** 
 205:../mculib3/src/uart.h **** template<size_t buffer_size>
 206:../mculib3/src/uart.h **** void UART_sized<buffer_size>::transmit()
 207:../mculib3/src/uart.h **** {
 208:../mculib3/src/uart.h ****    
 209:../mculib3/src/uart.h ****    usart.disable()
 210:../mculib3/src/uart.h ****         .enable_IDLE_interrupt(false);
 211:../mculib3/src/uart.h ****    rts = true;
 212:../mculib3/src/uart.h ****    RXstream.disable();
 213:../mculib3/src/uart.h ****    TXstream.disable();
 214:../mculib3/src/uart.h ****    // +2     2  (  
 215:../mculib3/src/uart.h ****    TXstream.set_qty_transactions(buffer.size() + 2);
 216:../mculib3/src/uart.h ****    usart.enable();
 217:../mculib3/src/uart.h ****    TXstream.enable();
 218:../mculib3/src/uart.h **** }
 219:../mculib3/src/uart.h **** 
 220:../mculib3/src/uart.h **** template<size_t buffer_size>
 221:../mculib3/src/uart.h **** void UART_sized<buffer_size>::receive()
 222:../mculib3/src/uart.h **** {
 223:../mculib3/src/uart.h ****    buffer.clear();
 224:../mculib3/src/uart.h ****    rts = false;
 225:../mculib3/src/uart.h ****    usart.disable()
 226:../mculib3/src/uart.h ****         .enable_IDLE_interrupt()
 227:../mculib3/src/uart.h ****         .enable();
 228:../mculib3/src/uart.h ****    TXstream.disable();
 229:../mculib3/src/uart.h ****    RXstream.disable()
 230:../mculib3/src/uart.h ****            .enable();
 231:../mculib3/src/uart.h **** }
 232:../mculib3/src/uart.h **** 
 233:../mculib3/src/uart.h **** template<size_t buffer_size>
 234:../mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_rx_IDLE()
 235:../mculib3/src/uart.h **** {
 236:../mculib3/src/uart.h ****    auto res = usart.is_IDLE_interrupt();
 884              		.loc 9 236 0
 885 0004 0369     		ldr	r3, [r0, #16]
 886 0006 FC33     		adds	r3, r3, #252
 887 0008 DA69     		ldr	r2, [r3, #28]
 888              	.LVL60:
 889              	.LBB2347:
 890              	.LBB2348:
 891              		.file 10 "../mculib3/src/periph/usart_f0.h"
   1:../mculib3/src/periph/usart_f0.h **** #pragma once
   2:../mculib3/src/periph/usart_f0.h **** 
   3:../mculib3/src/periph/usart_f0.h **** #include <type_traits>
   4:../mculib3/src/periph/usart_f0.h **** #include "bits_usart_f0.h"
   5:../mculib3/src/periph/usart_f0.h **** #include "periph_rcc.h"
   6:../mculib3/src/periph/usart_f0.h **** #include "pin.h"
   7:../mculib3/src/periph/usart_f0.h **** #include "meta.h"
   8:../mculib3/src/periph/usart_f0.h **** 
   9:../mculib3/src/periph/usart_f0.h **** namespace mcu {
  10:../mculib3/src/periph/usart_f0.h **** 
  11:../mculib3/src/periph/usart_f0.h **** class USART {
  12:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR1 CR1;  // Control register 1,                offset: 0x00 
  13:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR2 CR2;  // Control register 2,                offset: 0x04 
ARM GAS  /tmp/ccpbVaEU.s 			page 46


  14:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR3 CR3;  // Control register 3,                offset: 0x08
  15:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        BRR;  // Baud rate register,                offset: 0x0C
  16:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        GTPR; // Guard time and prescaler register, offset: 0x10
  17:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RTOR; // Receiver Time Out register,        offset: 0x14  
  18:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RQR;  // Request register,                  offset: 0x18
  19:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ISR;  // Interrupt and status register,     offset: 0x1C
  20:../mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ICR;  // Interrupt flag Clear register,     offset: 0x20
  21:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RDR;  // Receive Data register,             offset: 0x24
  22:../mculib3/src/periph/usart_f0.h ****    volatile uint32_t        TDR;  // Transmit Data register,            offset: 0x28
  23:../mculib3/src/periph/usart_f0.h **** 
  24:../mculib3/src/periph/usart_f0.h **** public:
  25:../mculib3/src/periph/usart_f0.h ****    using CMSIS_type     = USART_TypeDef;
  26:../mculib3/src/periph/usart_f0.h ****    using Parity         = USART_bits::CR1::Parity;
  27:../mculib3/src/periph/usart_f0.h ****    using DataBits       = USART_bits::CR1::DataBits;
  28:../mculib3/src/periph/usart_f0.h ****    using StopBits       = USART_bits::CR2::StopBits;
  29:../mculib3/src/periph/usart_f0.h **** 
  30:../mculib3/src/periph/usart_f0.h ****    enum Baudrate {
  31:../mculib3/src/periph/usart_f0.h ****       BR9600   = 0b000, // modbus time 4 ms
  32:../mculib3/src/periph/usart_f0.h ****       BR14400  = 0b001, // modbus time 3 ms
  33:../mculib3/src/periph/usart_f0.h ****       BR19200  = 0b010, // modbus time 2 ms
  34:../mculib3/src/periph/usart_f0.h ****       BR28800  = 0b011, // modbus time 2 ms
  35:../mculib3/src/periph/usart_f0.h ****       BR38400  = 0b100, // modbus time 2 ms
  36:../mculib3/src/periph/usart_f0.h ****       BR57600  = 0b101, // modbus time 2 ms
  37:../mculib3/src/periph/usart_f0.h ****       BR76800  = 0b110, // modbus time 2 ms
  38:../mculib3/src/periph/usart_f0.h ****       BR115200 = 0b111  // modbus time 2 ms
  39:../mculib3/src/periph/usart_f0.h ****    };
  40:../mculib3/src/periph/usart_f0.h **** 
  41:../mculib3/src/periph/usart_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:../mculib3/src/periph/usart_f0.h **** 
  43:../mculib3/src/periph/usart_f0.h ****    USART& set (Parity         v)         {CR1.PS    = v; return *this;}
  44:../mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
  45:../mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
  46:../mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
  47:../mculib3/src/periph/usart_f0.h **** 
  48:../mculib3/src/periph/usart_f0.h ****    USART& enable        (){CR1.UE   = true;  return *this;}
  49:../mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
  50:../mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
  51:../mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
  52:../mculib3/src/periph/usart_f0.h ****    USART& tx_enable     (){CR1.TE   = true;  return *this;}
  53:../mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
  54:../mculib3/src/periph/usart_f0.h ****    USART& rts_enable    (){CR3.RTSE = true;  return *this;}
  55:../mculib3/src/periph/usart_f0.h ****    USART& rts_disable   (){CR3.RTSE = false; return *this;}
  56:../mculib3/src/periph/usart_f0.h ****    USART& DMA_tx_enable (){CR3.DMAT = true;  return *this;}
  57:../mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
  58:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
  59:../mculib3/src/periph/usart_f0.h ****    USART& parity_disable(){CR1.PCE  = false; return *this;}
  60:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
  61:../mculib3/src/periph/usart_f0.h **** 
  62:../mculib3/src/periph/usart_f0.h ****    USART& enable_IDLE_interrupt (bool v = true) {CR1.IDLEIE = v;  return *this;}
  63:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 892              		.loc 10 63 0
 893 000a D269     		ldr	r2, [r2, #28]
 894              	.LBE2348:
 895              	.LBE2347:
 237:../mculib3/src/uart.h ****    if (res)
 896              		.loc 9 237 0
 897 000c D206     		lsls	r2, r2, #27
ARM GAS  /tmp/ccpbVaEU.s 			page 47


 898 000e 0ED5     		bpl	.L67
 899              	.LBB2349:
 900              	.LBB2350:
 901              		.file 11 "../mculib3/src/net_buffer.h"
   1:../mculib3/src/net_buffer.h **** #pragma once
   2:../mculib3/src/net_buffer.h **** 
   3:../mculib3/src/net_buffer.h **** #include <array>
   4:../mculib3/src/net_buffer.h **** #include <type_traits>
   5:../mculib3/src/net_buffer.h **** 
   6:../mculib3/src/net_buffer.h **** 
   7:../mculib3/src/net_buffer.h **** template<size_t size_>
   8:../mculib3/src/net_buffer.h **** class Net_buffer : public std::array<uint8_t,size_> {
   9:../mculib3/src/net_buffer.h **** public:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
  14:../mculib3/src/net_buffer.h ****    void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 902              		.loc 11 14 0
 903 0010 0021     		movs	r1, #0
 904              	.LBE2350:
 905              	.LBE2349:
 238:../mculib3/src/uart.h ****       buffer.set_size (buffer_size - RXstream.qty_transactions_left());
 906              		.loc 9 238 0
 907 0012 FF24     		movs	r4, #255
 908 0014 5A6A     		ldr	r2, [r3, #36]
 909              	.LVL61:
 910              	.LBB2353:
 911              	.LBB2354:
 912              		.file 12 "../mculib3/src/periph/dma_stream_f0_f1.h"
   1:../mculib3/src/periph/dma_stream_f0_f1.h **** #pragma once
   2:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   3:../mculib3/src/periph/dma_stream_f0_f1.h **** #include "bits_dma_stream_f0_f1.h"
   4:../mculib3/src/periph/dma_stream_f0_f1.h **** #include "periph_dma.h"
   5:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   6:../mculib3/src/periph/dma_stream_f0_f1.h **** namespace mcu {
   7:../mculib3/src/periph/dma_stream_f0_f1.h **** 
   8:../mculib3/src/periph/dma_stream_f0_f1.h **** class DMA_stream {
   9:../mculib3/src/periph/dma_stream_f0_f1.h **** protected:
  10:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile DMA_bits::CCR CCR;   // DMA channel x configuration register      offset: 0x08 + 0d20 
  11:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CNDTR; // DMA channel x number of data register     offset: 0x0C + 0d20 
  12:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CPAR;  // DMA channel x peripheral address register offset: 0x10 + 0d20 
  13:../mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CMAR;  // DMA channel x memory address register     offset: 0x14 + 0d20 
  14:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  15:../mculib3/src/periph/dma_stream_f0_f1.h **** public:
  16:../mculib3/src/periph/dma_stream_f0_f1.h ****    using CMSIS_type = DMA_Channel_TypeDef;
  17:../mculib3/src/periph/dma_stream_f0_f1.h ****    using DataSize   = DMA_bits::CCR::DataSize;
  18:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Priority   = DMA_bits::CCR::Priority;
  19:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Direction  = DMA_bits::CCR::Direction;
  20:../mculib3/src/periph/dma_stream_f0_f1.h ****    using Channel    = DMA::Channel;
  21:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  22:../mculib3/src/periph/dma_stream_f0_f1.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  23:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable       (){CCR.EN = true; while(not CCR.EN){} return *this;}
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
  26:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_memory   (){CCR.MINC = true; return *this;}
ARM GAS  /tmp/ccpbVaEU.s 			page 48


  28:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
  29:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& circular_mode(){CCR.CIRC = true; return *this;}
  30:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_memory_adr      (uint32_t v){CMAR  = v; return *this;}
  32:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
  33:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
  34:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  35:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set      (Direction v)  {CCR.DIR   = v; return *this;}
  36:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
  37:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
  38:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  39:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable_transfer_complete_interrupt(){CCR.TCIE = true; return *this;}
  40:../mculib3/src/periph/dma_stream_f0_f1.h **** 
  41:../mculib3/src/periph/dma_stream_f0_f1.h ****    uint16_t qty_transactions_left(){return CNDTR;}
 913              		.loc 12 41 0
 914 0016 5268     		ldr	r2, [r2, #4]
 915              	.LVL62:
 916              	.LBE2354:
 917              	.LBE2353:
 918              	.LBB2355:
 919              	.LBB2351:
 920              		.loc 11 14 0
 921 0018 5960     		str	r1, [r3, #4]
 922              	.LVL63:
 923 001a 92B2     		uxth	r2, r2
 924              	.LVL64:
 925              	.LBE2351:
 926              	.LBE2355:
 927              		.loc 9 238 0
 928 001c A11A     		subs	r1, r4, r2
 929              	.LVL65:
 930              	.LBB2356:
 931              	.LBB2352:
 932              		.loc 11 14 0
 933 001e A142     		cmp	r1, r4
 934 0020 00D9     		bls	.L70
 935 0022 2100     		movs	r1, r4
 936              	.LVL66:
 937              	.L70:
 938 0024 9960     		str	r1, [r3, #8]
 939              	.LBE2352:
 940              	.LBE2356:
 239:../mculib3/src/uart.h ****    return res and buffer.size();
 941              		.loc 9 239 0
 942 0026 FF2A     		cmp	r2, #255
 943 0028 01D0     		beq	.L67
 944              	.LVL67:
 945              	.LBE2346:
 946              	.LBE2345:
  53:../mculib3/src/modbus_slave.h **** 	}
 947              		.loc 3 53 0
 948 002a FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 949              	.LVL68:
 950              	.L67:
 951              	.LBE2344:
 952              	.LBE2343:
 953              		.loc 3 74 0
ARM GAS  /tmp/ccpbVaEU.s 			page 49


 954              		@ sp needed
 955 002e 10BD     		pop	{r4, pc}
 956              		.cfi_endproc
 957              	.LFE4590:
 959              		.section	.text._ZN3Pin6is_setEv,"axG",%progbits,_ZN3Pin6is_setEv,comdat
 960              		.align	1
 961              		.weak	_ZN3Pin6is_setEv
 962              		.syntax unified
 963              		.code	16
 964              		.thumb_func
 965              		.fpu softvfp
 967              	_ZN3Pin6is_setEv:
 968              	.LFB3549:
 969              		.file 13 "../mculib3/src/pin.h"
   1:../mculib3/src/pin.h **** #pragma once
   2:../mculib3/src/pin.h **** 
   3:../mculib3/src/pin.h **** #include "periph_gpio.h"
   4:../mculib3/src/pin.h **** #include "pins.h"
   5:../mculib3/src/pin.h **** #include "meta.h"
   6:../mculib3/src/pin.h **** 
   7:../mculib3/src/pin.h **** #if defined(USE_MOCK_GPIO)
   8:../mculib3/src/pin.h **** using GPIO = mock::GPIO;
   9:../mculib3/src/pin.h **** #else
  10:../mculib3/src/pin.h **** using GPIO = mcu::GPIO;
  11:../mculib3/src/pin.h **** #endif
  12:../mculib3/src/pin.h **** 
  13:../mculib3/src/pin.h **** class Pin {
  14:../mculib3/src/pin.h ****    GPIO& port;
  15:../mculib3/src/pin.h ****    const int n;
  16:../mculib3/src/pin.h **** public:
  17:../mculib3/src/pin.h ****    Pin (GPIO& port, int n) : port{port}, n{n} {}
  18:../mculib3/src/pin.h **** 
  19:../mculib3/src/pin.h ****    template<class Pin_, mcu::PinMode mode = mcu::PinMode::Input> static auto& make()
  20:../mculib3/src/pin.h ****    {
  21:../mculib3/src/pin.h ****       static Pin pin { mcu::make_reference<Pin_::periph>(), Pin_::n };
  22:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
  23:../mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
  24:../mculib3/src/pin.h ****       pin.port.template init<Pin_, mode>();
  25:../mculib3/src/pin.h ****       return pin;
  26:../mculib3/src/pin.h ****    }
  27:../mculib3/src/pin.h **** 
  28:../mculib3/src/pin.h ****    void set()       { port.set(n);             }
  29:../mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
  30:../mculib3/src/pin.h ****    bool is_set()    { return port.is_set(n);   }
 970              		.loc 13 30 0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		@ link register save eliminated.
 975              	.LVL69:
 976              		.loc 13 30 0
 977 0000 0368     		ldr	r3, [r0]
 978              	.LVL70:
 979              	.LBB2357:
 980              	.LBB2358:
 981              		.file 14 "../mculib3/src/periph/gpio_f0_f4_f7.h"
   1:../mculib3/src/periph/gpio_f0_f4_f7.h **** #pragma once
ARM GAS  /tmp/ccpbVaEU.s 			page 50


   2:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   3:../mculib3/src/periph/gpio_f0_f4_f7.h **** #include "bits_gpio_f0_f4_f7.h"
   4:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   5:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   6:../mculib3/src/periph/gpio_f0_f4_f7.h **** namespace mcu {
   7:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
   8:../mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PinMode {
   9:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Input, Output, Analog,
  10:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_0 , Alternate_1 , Alternate_2 , Alternate_3,
  11:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_4 , Alternate_5 , Alternate_6 , Alternate_7,
  12:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  13:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_8 , Alternate_9 , Alternate_10, Alternate_11,
  14:../mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_12, Alternate_13, Alternate_14, Alternate_15,
  15:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  16:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4)
  17:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_TX = Alternate_7, USART1_RX = Alternate_7,
  18:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_TX = Alternate_7, USART2_RX = Alternate_7,
  19:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_TX = Alternate_7, USART3_RX = Alternate_7,
  20:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_TX = Alternate_8, USART4_RX = Alternate_8,
  21:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_TX = Alternate_8, USART5_RX = Alternate_8,
  22:../mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_TX = Alternate_8, USART6_RX = Alternate_8,
  23:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  24:../mculib3/src/periph/gpio_f0_f4_f7.h **** };
  25:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  26:../mculib3/src/periph/gpio_f0_f4_f7.h **** class GPIO {
  27:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::MODER   MODER;   // mode register,                offset: 0x00
  28:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OTYPER  OTYPER;  // output type register,         offset: 0x04
  29:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OSPEEDR OSPEEDR; // output speed register,        offset: 0x08
  30:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::PUPDR   PUPDR;   // pull-up/pull-down register,   offset: 0x0C
  31:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      IDR;     // input data register,          offset: 0x10
  32:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      ODR;     // output data register,         offset: 0x14
  33:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BSRR;    // bit set/reset register,       offset: 0x18
  34:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           LCKR;    // configuration lock register,  offset: 0x1C
  35:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::AFR     AFR;     // alternate function registers, offset: 0x20-0x24
  36:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F0)
  37:../mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BRR;     // bit reset register,           offset: 0x28
  38:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  39:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  40:../mculib3/src/periph/gpio_f0_f4_f7.h **** public:
  41:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using CMSIS_type   = GPIO_TypeDef;
  42:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using Mode = GPIO_bits::MODER::Mode;
  43:../mculib3/src/periph/gpio_f0_f4_f7.h ****    using AF   = GPIO_bits::  AFR::AF;
  44:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  45:../mculib3/src/periph/gpio_f0_f4_f7.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  46:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  47:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void set      (size_t n) { BSRR = (1 << n);               }
  48:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
  49:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 982              		.loc 14 49 0
 983 0002 4268     		ldr	r2, [r0, #4]
 984 0004 0120     		movs	r0, #1
 985              	.LVL71:
 986 0006 9040     		lsls	r0, r0, r2
 987 0008 1B69     		ldr	r3, [r3, #16]
 988              	.LVL72:
 989              	.LBE2358:
 990              	.LBE2357:
ARM GAS  /tmp/ccpbVaEU.s 			page 51


 991              		.loc 13 30 0
 992              		@ sp needed
 993              	.LBB2360:
 994              	.LBB2359:
 995              		.loc 14 49 0
 996 000a 1840     		ands	r0, r3
 997 000c 431E     		subs	r3, r0, #1
 998 000e 9841     		sbcs	r0, r0, r3
 999              	.LBE2359:
 1000              	.LBE2360:
 1001              		.loc 13 30 0
 1002 0010 C0B2     		uxtb	r0, r0
 1003 0012 7047     		bx	lr
 1004              		.cfi_endproc
 1005              	.LFE3549:
 1007              		.section	.text._ZN3PinaSEb,"axG",%progbits,_ZN3PinaSEb,comdat
 1008              		.align	1
 1009              		.weak	_ZN3PinaSEb
 1010              		.syntax unified
 1011              		.code	16
 1012              		.thumb_func
 1013              		.fpu softvfp
 1015              	_ZN3PinaSEb:
 1016              	.LFB3551:
  31:../mculib3/src/pin.h ****    void toggle()    { port.toggle(n);          }
  32:../mculib3/src/pin.h **** 
  33:../mculib3/src/pin.h ****    bool operator=  (bool v) { v ? set() : clear(); return v; }
 1017              		.loc 13 33 0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 0
 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021              	.LVL73:
 1022 0000 10B5     		push	{r4, lr}
 1023              	.LCFI9:
 1024              		.cfi_def_cfa_offset 8
 1025              		.cfi_offset 4, -8
 1026              		.cfi_offset 14, -4
 1027 0002 4268     		ldr	r2, [r0, #4]
 1028 0004 0468     		ldr	r4, [r0]
 1029 0006 0123     		movs	r3, #1
 1030              		.loc 13 33 0
 1031 0008 0029     		cmp	r1, #0
 1032 000a 03D0     		beq	.L77
 1033              	.L79:
 1034              	.LBB2369:
 1035              	.LBB2370:
 1036              	.LBB2371:
  48:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 1037              		.loc 14 48 0
 1038 000c 9340     		lsls	r3, r3, r2
 1039              	.LBE2371:
 1040              	.LBE2370:
 1041              	.LBE2369:
 1042              		.loc 13 33 0
 1043 000e 0800     		movs	r0, r1
 1044              	.LVL74:
 1045              	.LBB2376:
ARM GAS  /tmp/ccpbVaEU.s 			page 52


 1046              	.LBB2374:
 1047              	.LBB2372:
  48:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 1048              		.loc 14 48 0
 1049 0010 A361     		str	r3, [r4, #24]
 1050              	.LBE2372:
 1051              	.LBE2374:
 1052              	.LBE2376:
 1053              		.loc 13 33 0
 1054              		@ sp needed
 1055 0012 10BD     		pop	{r4, pc}
 1056              	.LVL75:
 1057              	.L77:
 1058              	.LBB2377:
 1059              	.LBB2375:
 1060              	.LBB2373:
  48:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 1061              		.loc 14 48 0
 1062 0014 1032     		adds	r2, r2, #16
 1063 0016 F9E7     		b	.L79
 1064              	.LBE2373:
 1065              	.LBE2375:
 1066              	.LBE2377:
 1067              		.cfi_endproc
 1068              	.LFE3551:
 1070              		.section	.text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj,"ax",%progbit
 1071              		.align	1
 1072              		.syntax unified
 1073              		.code	16
 1074              		.thumb_func
 1075              		.fpu softvfp
 1077              	_ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:
 1078              	.LFB4230:
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     bool _M_empty() const { return !_M_manager; }
 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     typedef bool (*_Manager_type)(_Any_data&, const _Any_data&,
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 				  _Manager_operation);
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Any_data     _M_functor;
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Manager_type _M_manager;
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Signature, typename _Functor>
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler;
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Functor, typename... _ArgTypes>
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<_Res(_ArgTypes...), _Functor>
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<_Functor>
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Functor> _Base;
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static _Res
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return (*_Base::_M_get_pointer(__functor))(
ARM GAS  /tmp/ccpbVaEU.s 			page 53


 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    std::forward<_ArgTypes>(__args)...);
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Functor, typename... _ArgTypes>
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<void(_ArgTypes...), _Functor>
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<_Functor>
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Functor> _Base;
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****      public:
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static void
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 1079              		.loc 4 314 0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              	.LVL76:
 1084 0000 10B5     		push	{r4, lr}
 1085              	.LCFI10:
 1086              		.cfi_def_cfa_offset 8
 1087              		.cfi_offset 4, -8
 1088              		.cfi_offset 14, -4
 1089              	.LBB2383:
 1090              	.LBB2384:
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 1091              		.loc 4 172 0
 1092 0002 0468     		ldr	r4, [r0]
 1093              	.LVL77:
 1094              	.LBE2384:
 1095              	.LBE2383:
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	(*_Base::_M_get_pointer(__functor))(
 1096              		.loc 4 316 0
 1097 0004 0868     		ldr	r0, [r1]
 1098              	.LVL78:
 1099              	.LBB2385:
 1100              	.LBB2386:
 1101              	.LBB2387:
 1102              		.file 15 "src/main.cpp"
   1:src/main.cpp  **** #define STM32F030x6
   2:src/main.cpp  **** #define F_OSC   8000000UL
   3:src/main.cpp  **** #define F_CPU   48000000UL
   4:src/main.cpp  **** #define ADR(reg) GET_ADR(In_regs, reg)
   5:src/main.cpp  **** 
   6:src/main.cpp  **** #include "init_clock.h"
   7:src/main.cpp  **** #include "periph_rcc.h"
   8:src/main.cpp  **** #include "modbus_slave.h"
   9:src/main.cpp  **** 
  10:src/main.cpp  **** extern "C" void init_clock() { init_clock<F_OSC,F_CPU>(); }
  11:src/main.cpp  **** 
  12:src/main.cpp  **** using DI1  = mcu::PA9 ;  using DO1  = mcu::PB0 ;
  13:src/main.cpp  **** using DI2  = mcu::PA8 ;  using DO2  = mcu::PA7 ;
  14:src/main.cpp  **** using DI3  = mcu::PB15;  using DO3  = mcu::PA6 ;
  15:src/main.cpp  **** using DI4  = mcu::PB14;  using DO4  = mcu::PA5 ;
  16:src/main.cpp  **** using DI5  = mcu::PB13;  using DO5  = mcu::PB5 ;
  17:src/main.cpp  **** using DI6  = mcu::PB12;  using DO6  = mcu::PB4 ;
ARM GAS  /tmp/ccpbVaEU.s 			page 54


  18:src/main.cpp  **** using DI7  = mcu::PB11;  using DO7  = mcu::PB3 ;
  19:src/main.cpp  **** using DI8  = mcu::PB10;  using DO8  = mcu::PA15;
  20:src/main.cpp  **** using DI9  = mcu::PB2 ;
  21:src/main.cpp  **** using DI10 = mcu::PB1 ;
  22:src/main.cpp  **** 
  23:src/main.cpp  **** using TX_slave  = mcu::PA9;
  24:src/main.cpp  **** using RX_slave  = mcu::PA10;
  25:src/main.cpp  **** using RTS_slave = mcu::PA8;
  26:src/main.cpp  **** 
  27:src/main.cpp  **** 
  28:src/main.cpp  **** int main()
  29:src/main.cpp  **** {
  30:src/main.cpp  ****    auto[do1,do2,do3,do4,do5,do6,do7,do8]
  31:src/main.cpp  ****      = make_pins<mcu::PinMode::Output, DO1,DO2,DO3,DO4,DO5,DO6,DO7,DO8>();
  32:src/main.cpp  ****    auto[di1,di2,di3,di4,di5,di6,di7,di8,di9,di10] 
  33:src/main.cpp  ****       = make_pins<mcu::PinMode::Input, DI1,DI2,DI3,DI4,DI5,DI6,DI7,DI8,DI9,DI10>();
  34:src/main.cpp  ****    
  35:src/main.cpp  ****    struct Flash_data {
  36:src/main.cpp  ****       uint16_t factory_number = 0;
  37:src/main.cpp  ****       UART::Settings uart_set = {
  38:src/main.cpp  ****          .parity_enable  = false,
  39:src/main.cpp  ****          .parity         = USART::Parity::even,
  40:src/main.cpp  ****          .data_bits      = USART::DataBits::_8,
  41:src/main.cpp  ****          .stop_bits      = USART::StopBits::_1,
  42:src/main.cpp  ****          .baudrate       = USART::Baudrate::BR9600,
  43:src/main.cpp  ****          .res            = 0
  44:src/main.cpp  ****       };
  45:src/main.cpp  ****       uint8_t  modbus_address = 1;
  46:src/main.cpp  ****    } flash;
  47:src/main.cpp  ****    
  48:src/main.cpp  ****    struct Sense {
  49:src/main.cpp  ****       bool DI1  :1;  // Bit 0
  50:src/main.cpp  ****       bool DI2  :1;  // Bit 1
  51:src/main.cpp  ****       bool DI3  :1;  // Bit 2
  52:src/main.cpp  ****       bool DI4  :1;  // Bit 3 
  53:src/main.cpp  ****       bool DI5  :1;  // Bit 4
  54:src/main.cpp  ****       bool DI6  :1;  // Bit 5
  55:src/main.cpp  ****       bool DI7  :1;  // Bit 6
  56:src/main.cpp  ****       bool DI8  :1;  // Bit 7 
  57:src/main.cpp  ****       bool DI9  :1;  // Bit 8
  58:src/main.cpp  ****       bool DI10 :1;  // Bit 9
  59:src/main.cpp  ****       uint16_t  :6;  // Bits 15:10 res: Reserved, must be kept cleared
  60:src/main.cpp  ****    };
  61:src/main.cpp  **** 
  62:src/main.cpp  ****    struct Control {
  63:src/main.cpp  ****       bool DO1  :1;  // Bit 0
  64:src/main.cpp  ****       bool DO2  :1;  // Bit 1
  65:src/main.cpp  ****       bool DO3  :1;  // Bit 2
  66:src/main.cpp  ****       bool DO4  :1;  // Bit 3 
  67:src/main.cpp  ****       bool DO5  :1;  // Bit 4
  68:src/main.cpp  ****       bool DO6  :1;  // Bit 5
  69:src/main.cpp  ****       bool DO7  :1;  // Bit 6
  70:src/main.cpp  ****       bool DO8  :1;  // Bit 7 
  71:src/main.cpp  ****       uint16_t  :8;  // Bits 15:8 res: Reserved, must be kept cleared
  72:src/main.cpp  ****    };
  73:src/main.cpp  ****    
  74:src/main.cpp  ****    
ARM GAS  /tmp/ccpbVaEU.s 			page 55


  75:src/main.cpp  ****    struct In_regs {
  76:src/main.cpp  ****    
  77:src/main.cpp  ****       UART::Settings uart_set;   // 0
  78:src/main.cpp  ****       uint16_t modbus_address;   // 1
  79:src/main.cpp  ****       uint16_t password;         // 2
  80:src/main.cpp  ****       uint16_t factory_number;   // 3
  81:src/main.cpp  ****       Control   output;          // 4 
  82:src/main.cpp  ****    
  83:src/main.cpp  ****    }__attribute__((packed));
  84:src/main.cpp  **** 
  85:src/main.cpp  **** 
  86:src/main.cpp  ****    struct Out_regs {
  87:src/main.cpp  ****    
  88:src/main.cpp  ****       uint16_t device_code;      // 0
  89:src/main.cpp  ****       uint16_t factory_number;   // 1
  90:src/main.cpp  ****       UART::Settings uart_set;   // 2
  91:src/main.cpp  ****       uint16_t modbus_address;   // 3
  92:src/main.cpp  ****       bool     work_flags;       // 4
  93:src/main.cpp  ****       Sense    input;            // 4
  94:src/main.cpp  **** 
  95:src/main.cpp  ****    }__attribute__((packed));
  96:src/main.cpp  **** 
  97:src/main.cpp  ****    auto& slave = Modbus_slave<In_regs, Out_regs>::
  98:src/main.cpp  ****       make<mcu::Periph::USART1, TX_slave, RX_slave, RTS_slave>
  99:src/main.cpp  ****          (flash.modbus_address, flash.uart_set);
 100:src/main.cpp  **** 
 101:src/main.cpp  ****    while(1){
 102:src/main.cpp  ****       // slave reaction
 103:src/main.cpp  ****       slave ([&](uint16_t registrAddress) {
 104:src/main.cpp  ****             static bool unblock = false;
 105:src/main.cpp  ****          switch (registrAddress) {
 1103              		.loc 15 105 0
 1104 0006 80B2     		uxth	r0, r0
 1105 0008 0428     		cmp	r0, #4
 1106 000a 0CD8     		bhi	.L80
 1107 000c FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 1108              	.L83:
 1109 0010 03       		.byte	(.L82-.L83)/2
 1110 0011 0C       		.byte	(.L84-.L83)/2
 1111 0012 15       		.byte	(.L85-.L83)/2
 1112 0013 1E       		.byte	(.L86-.L83)/2
 1113 0014 2C       		.byte	(.L87-.L83)/2
 1114 0015 00       		.p2align 1
 1115              	.L82:
 106:src/main.cpp  ****             case ADR(uart_set):
 107:src/main.cpp  ****                flash.uart_set
 108:src/main.cpp  ****                   = slave.outRegs.uart_set
 1116              		.loc 15 108 0
 1117 0016 6368     		ldr	r3, [r4, #4]
 109:src/main.cpp  ****                   = slave.inRegs.uart_set;
 1118              		.loc 15 109 0
 1119 0018 1A00     		movs	r2, r3
 1120 001a 5032     		adds	r2, r2, #80
 1121 001c 1288     		ldrh	r2, [r2]
 1122 001e 5E33     		adds	r3, r3, #94
 1123 0020 1A80     		strh	r2, [r3]
 108:src/main.cpp  ****                   = slave.inRegs.uart_set;
ARM GAS  /tmp/ccpbVaEU.s 			page 56


 1124              		.loc 15 108 0
 1125 0022 2368     		ldr	r3, [r4]
 1126 0024 5A80     		strh	r2, [r3, #2]
 1127              	.LVL79:
 1128              	.L80:
 1129              	.LBE2387:
 1130              	.LBE2386:
 1131              	.LBE2385:
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    std::forward<_ArgTypes>(__args)...);
 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 1132              		.loc 4 318 0
 1133              		@ sp needed
 1134 0026 10BD     		pop	{r4, pc}
 1135              	.LVL80:
 1136              	.L84:
 1137              	.LBB2390:
 1138              	.LBB2389:
 1139              	.LBB2388:
 108:src/main.cpp  ****                   = slave.inRegs.uart_set;
 1140              		.loc 15 108 0
 1141 0028 6368     		ldr	r3, [r4, #4]
 110:src/main.cpp  ****             break;
 111:src/main.cpp  ****             case ADR(modbus_address):
 112:src/main.cpp  ****                flash.modbus_address 
 113:src/main.cpp  ****                   = slave.outRegs.modbus_address
 114:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 1142              		.loc 15 114 0
 1143 002a 1A00     		movs	r2, r3
 1144 002c 5232     		adds	r2, r2, #82
 1145 002e 1288     		ldrh	r2, [r2]
 1146 0030 6033     		adds	r3, r3, #96
 1147 0032 1A80     		strh	r2, [r3]
 113:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 1148              		.loc 15 113 0
 1149 0034 2368     		ldr	r3, [r4]
 1150 0036 1A71     		strb	r2, [r3, #4]
 1151              	.LVL81:
 1152 0038 F5E7     		b	.L80
 1153              	.LVL82:
 1154              	.L85:
 115:src/main.cpp  ****             break;
 116:src/main.cpp  ****             case ADR(password):
 117:src/main.cpp  ****                unblock = slave.inRegs.password == 208;
 1155              		.loc 15 117 0
 1156 003a 6368     		ldr	r3, [r4, #4]
 1157 003c 5433     		adds	r3, r3, #84
 1158 003e 1B88     		ldrh	r3, [r3]
 1159 0040 D03B     		subs	r3, r3, #208
 1160 0042 5A42     		rsbs	r2, r3, #0
 1161 0044 5341     		adcs	r3, r3, r2
 1162 0046 284A     		ldr	r2, .L93
 1163              	.LVL83:
 1164              	.L92:
 118:src/main.cpp  ****             break;
 119:src/main.cpp  ****             case ADR(factory_number):
 120:src/main.cpp  ****                if (unblock) {
 121:src/main.cpp  ****                   unblock = false;
ARM GAS  /tmp/ccpbVaEU.s 			page 57


 122:src/main.cpp  ****                   flash.factory_number 
 123:src/main.cpp  ****                      = slave.outRegs.factory_number
 124:src/main.cpp  ****                      = slave.inRegs.factory_number;
 125:src/main.cpp  ****                }
 126:src/main.cpp  ****                unblock = true;
 1165              		.loc 15 126 0
 1166 0048 1370     		strb	r3, [r2]
 1167 004a ECE7     		b	.L80
 1168              	.LVL84:
 1169              	.L86:
 120:src/main.cpp  ****                   unblock = false;
 1170              		.loc 15 120 0
 1171 004c 264A     		ldr	r2, .L93
 1172 004e 1378     		ldrb	r3, [r2]
 1173 0050 002B     		cmp	r3, #0
 1174 0052 07D0     		beq	.L88
 108:src/main.cpp  ****                   = slave.inRegs.uart_set;
 1175              		.loc 15 108 0
 1176 0054 6368     		ldr	r3, [r4, #4]
 124:src/main.cpp  ****                }
 1177              		.loc 15 124 0
 1178 0056 1900     		movs	r1, r3
 1179              	.LVL85:
 1180 0058 5631     		adds	r1, r1, #86
 1181 005a 0988     		ldrh	r1, [r1]
 1182 005c 5C33     		adds	r3, r3, #92
 1183 005e 1980     		strh	r1, [r3]
 123:src/main.cpp  ****                      = slave.inRegs.factory_number;
 1184              		.loc 15 123 0
 1185 0060 2368     		ldr	r3, [r4]
 1186 0062 1980     		strh	r1, [r3]
 1187              	.L88:
 1188              		.loc 15 126 0
 1189 0064 0123     		movs	r3, #1
 1190 0066 EFE7     		b	.L92
 1191              	.LVL86:
 1192              	.L87:
 127:src/main.cpp  ****             break;
 128:src/main.cpp  ****             case ADR(output):
 129:src/main.cpp  ****                do1 = slave.inRegs.output.DO1;
 1193              		.loc 15 129 0
 1194 0068 6368     		ldr	r3, [r4, #4]
 1195 006a A068     		ldr	r0, [r4, #8]
 1196 006c 5833     		adds	r3, r3, #88
 1197 006e 1978     		ldrb	r1, [r3]
 1198              	.LVL87:
 1199 0070 C907     		lsls	r1, r1, #31
 1200 0072 C90F     		lsrs	r1, r1, #31
 1201 0074 FFF7FEFF 		bl	_ZN3PinaSEb
 1202              	.LVL88:
 130:src/main.cpp  ****                do2 = slave.inRegs.output.DO2;
 1203              		.loc 15 130 0
 1204 0078 6368     		ldr	r3, [r4, #4]
 1205 007a E068     		ldr	r0, [r4, #12]
 1206 007c 5833     		adds	r3, r3, #88
 1207 007e 1978     		ldrb	r1, [r3]
 1208 0080 8907     		lsls	r1, r1, #30
ARM GAS  /tmp/ccpbVaEU.s 			page 58


 1209 0082 C90F     		lsrs	r1, r1, #31
 1210 0084 FFF7FEFF 		bl	_ZN3PinaSEb
 1211              	.LVL89:
 131:src/main.cpp  ****                do3 = slave.inRegs.output.DO3;
 1212              		.loc 15 131 0
 1213 0088 6368     		ldr	r3, [r4, #4]
 1214 008a 2069     		ldr	r0, [r4, #16]
 1215 008c 5833     		adds	r3, r3, #88
 1216 008e 1978     		ldrb	r1, [r3]
 1217 0090 4907     		lsls	r1, r1, #29
 1218 0092 C90F     		lsrs	r1, r1, #31
 1219 0094 FFF7FEFF 		bl	_ZN3PinaSEb
 1220              	.LVL90:
 132:src/main.cpp  ****                do4 = slave.inRegs.output.DO4;
 1221              		.loc 15 132 0
 1222 0098 6368     		ldr	r3, [r4, #4]
 1223 009a 6069     		ldr	r0, [r4, #20]
 1224 009c 5833     		adds	r3, r3, #88
 1225 009e 1978     		ldrb	r1, [r3]
 1226 00a0 0907     		lsls	r1, r1, #28
 1227 00a2 C90F     		lsrs	r1, r1, #31
 1228 00a4 FFF7FEFF 		bl	_ZN3PinaSEb
 1229              	.LVL91:
 133:src/main.cpp  ****                do5 = slave.inRegs.output.DO5;
 1230              		.loc 15 133 0
 1231 00a8 6368     		ldr	r3, [r4, #4]
 1232 00aa A069     		ldr	r0, [r4, #24]
 1233 00ac 5833     		adds	r3, r3, #88
 1234 00ae 1978     		ldrb	r1, [r3]
 1235 00b0 C906     		lsls	r1, r1, #27
 1236 00b2 C90F     		lsrs	r1, r1, #31
 1237 00b4 FFF7FEFF 		bl	_ZN3PinaSEb
 1238              	.LVL92:
 134:src/main.cpp  ****                do6 = slave.inRegs.output.DO6;
 1239              		.loc 15 134 0
 1240 00b8 6368     		ldr	r3, [r4, #4]
 1241 00ba E069     		ldr	r0, [r4, #28]
 1242 00bc 5833     		adds	r3, r3, #88
 1243 00be 1978     		ldrb	r1, [r3]
 1244 00c0 8906     		lsls	r1, r1, #26
 1245 00c2 C90F     		lsrs	r1, r1, #31
 1246 00c4 FFF7FEFF 		bl	_ZN3PinaSEb
 1247              	.LVL93:
 135:src/main.cpp  ****                do7 = slave.inRegs.output.DO7;
 1248              		.loc 15 135 0
 1249 00c8 6368     		ldr	r3, [r4, #4]
 1250 00ca 206A     		ldr	r0, [r4, #32]
 1251 00cc 5833     		adds	r3, r3, #88
 1252 00ce 1978     		ldrb	r1, [r3]
 1253 00d0 4906     		lsls	r1, r1, #25
 1254 00d2 C90F     		lsrs	r1, r1, #31
 1255 00d4 FFF7FEFF 		bl	_ZN3PinaSEb
 1256              	.LVL94:
 136:src/main.cpp  ****                do8 = slave.inRegs.output.DO8;
 1257              		.loc 15 136 0
 1258 00d8 6368     		ldr	r3, [r4, #4]
 1259 00da 606A     		ldr	r0, [r4, #36]
ARM GAS  /tmp/ccpbVaEU.s 			page 59


 1260 00dc 5833     		adds	r3, r3, #88
 1261 00de 1978     		ldrb	r1, [r3]
 1262 00e0 C909     		lsrs	r1, r1, #7
 1263 00e2 FFF7FEFF 		bl	_ZN3PinaSEb
 1264              	.LVL95:
 1265              	.LBE2388:
 1266              	.LBE2389:
 1267              	.LBE2390:
 1268              		.loc 4 318 0
 1269 00e6 9EE7     		b	.L80
 1270              	.L94:
 1271              		.align	2
 1272              	.L93:
 1273 00e8 00000000 		.word	.LANCHOR1
 1274              		.cfi_endproc
 1275              	.LFE4230:
 1277              		.global	__aeabi_uidiv
 1278              		.global	__aeabi_idiv
 1279              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"ax",%progbits
 1280              		.align	1
 1281              		.global	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 1282              		.syntax unified
 1283              		.code	16
 1284              		.thumb_func
 1285              		.fpu softvfp
 1287              	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:
 1288              	.LFB3582:
  64:../mculib3/src/periph/usart_f0.h ****    USART& enable_tx_complete_interrupt   (){CR1.TCIE   = true;  return *this;}
  65:../mculib3/src/periph/usart_f0.h ****    USART& disable_tx_complete_interrupt  (){CR1.TCIE   = false; return *this;}
  66:../mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete                 (){return ISR.TC;}
  67:../mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete_interrupt_enable(){return CR1.TCIE;}
  68:../mculib3/src/periph/usart_f0.h **** 
  69:../mculib3/src/periph/usart_f0.h ****    
  70:../mculib3/src/periph/usart_f0.h ****    USART& clear_interrupt_flags()
  71:../mculib3/src/periph/usart_f0.h ****    {
  72:../mculib3/src/periph/usart_f0.h ****       *reinterpret_cast<volatile uint32_t*>(&ICR) = 0xFFFFFFFF;
  73:../mculib3/src/periph/usart_f0.h ****       return *this;
  74:../mculib3/src/periph/usart_f0.h ****    }
  75:../mculib3/src/periph/usart_f0.h **** 
  76:../mculib3/src/periph/usart_f0.h ****    size_t receive_data_adr () {return reinterpret_cast<size_t>(&RDR);}
  77:../mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
  78:../mculib3/src/periph/usart_f0.h **** 
  79:../mculib3/src/periph/usart_f0.h ****    
  80:../mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr Periph default_stream();
  81:../mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr PinMode pin_mode();
  82:../mculib3/src/periph/usart_f0.h ****    template<Periph usart, class TXpin, class RXpin> static void pin_static_assert();
  83:../mculib3/src/periph/usart_f0.h **** };
  84:../mculib3/src/periph/usart_f0.h **** 
  85:../mculib3/src/periph/usart_f0.h **** 
  86:../mculib3/src/periph/usart_f0.h **** 
  87:../mculib3/src/periph/usart_f0.h **** #if not defined(USE_MOCK_USART)
  88:../mculib3/src/periph/usart_f0.h **** SFINAE(USART1,USART) make_reference() {return *reinterpret_cast<USART*>(USART1_BASE);}
  89:../mculib3/src/periph/usart_f0.h **** #endif
  90:../mculib3/src/periph/usart_f0.h **** 
  91:../mculib3/src/periph/usart_f0.h **** 
  92:../mculib3/src/periph/usart_f0.h **** 
  93:../mculib3/src/periph/usart_f0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 60


  94:../mculib3/src/periph/usart_f0.h **** 
  95:../mculib3/src/periph/usart_f0.h **** 
  96:../mculib3/src/periph/usart_f0.h **** 
  97:../mculib3/src/periph/usart_f0.h **** 
  98:../mculib3/src/periph/usart_f0.h **** 
  99:../mculib3/src/periph/usart_f0.h **** 
 100:../mculib3/src/periph/usart_f0.h **** 
 101:../mculib3/src/periph/usart_f0.h **** 
 102:../mculib3/src/periph/usart_f0.h **** 
 103:../mculib3/src/periph/usart_f0.h **** 
 104:../mculib3/src/periph/usart_f0.h **** 
 105:../mculib3/src/periph/usart_f0.h **** 
 106:../mculib3/src/periph/usart_f0.h **** 
 107:../mculib3/src/periph/usart_f0.h **** USART& USART::set (Baudrate baudrate, Periph p)
 108:../mculib3/src/periph/usart_f0.h **** {
 1289              		.loc 10 108 0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 0
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293              	.LVL96:
 1294              	.LBB2395:
 1295              	.LBB2396:
 1296              	.LBB2397:
 1297              		.file 16 "../mculib3/src/periph/rcc_f0.h"
   1:../mculib3/src/periph/rcc_f0.h **** #pragma once
   2:../mculib3/src/periph/rcc_f0.h **** 
   3:../mculib3/src/periph/rcc_f0.h **** #include "bits_rcc_f0.h"
   4:../mculib3/src/periph/rcc_f0.h **** 
   5:../mculib3/src/periph/rcc_f0.h **** namespace mcu {
   6:../mculib3/src/periph/rcc_f0.h **** 
   7:../mculib3/src/periph/rcc_f0.h **** class RCC {
   8:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CR      CR;         // clock control register,                offset: 0x00
   9:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CFGR    CFGR;       // clock configuration register,          offset: 0x04
  10:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CIR;        // clock interrupt register,              offset: 0x08
  11:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB2RSTR;   // APB2 peripheral reset register,        offset: 0x0C
  12:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB1RSTR;   // APB1 peripheral reset register,        offset: 0x10
  13:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::AHBENR  AHBENR;     // AHB peripheral clock register,         offset: 0x14
  14:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB2ENR APB2ENR;    // APB2 peripheral clock enable register, offset: 0x18
  15:../mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB1ENR APB1ENR;    // APB1 peripheral clock enable register, offset: 0x1C
  16:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          BDCR;       // Backup domain control register,        offset: 0x20
  17:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CSR;        // clock control & status register,       offset: 0x24
  18:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          AHBRSTR;    // AHB peripheral reset register,         offset: 0x28
  19:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR2;      // clock configuration register 2,        offset: 0x2C
  20:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR3;      // clock configuration register 3,        offset: 0x30
  21:../mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CR2;        // clock control register 2,              offset: 0x34
  22:../mculib3/src/periph/rcc_f0.h **** 
  23:../mculib3/src/periph/rcc_f0.h **** 
  24:../mculib3/src/periph/rcc_f0.h **** public:
  25:../mculib3/src/periph/rcc_f0.h **** 	using CMSIS_type    = RCC_TypeDef;
  26:../mculib3/src/periph/rcc_f0.h **** 	using AHBprescaler  = RCC_bits::CFGR::AHBprescaler;
  27:../mculib3/src/periph/rcc_f0.h **** 	using APBprescaler  = RCC_bits::CFGR::APBprescaler;
  28:../mculib3/src/periph/rcc_f0.h **** 	using SystemClock   = RCC_bits::CFGR::SystemClock;
  29:../mculib3/src/periph/rcc_f0.h **** 	using PLLsource     = RCC_bits::CFGR::PLLsource;
  30:../mculib3/src/periph/rcc_f0.h **** 	using PLLmultiplier = RCC_bits::CFGR::PLLmultiplier;
  31:../mculib3/src/periph/rcc_f0.h **** 
  32:../mculib3/src/periph/rcc_f0.h **** 	auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  33:../mculib3/src/periph/rcc_f0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 61


  34:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (AHBprescaler  v) { CFGR.HPRE   = v; return *this; }
  35:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
  36:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
  37:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
  38:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
  39:../mculib3/src/periph/rcc_f0.h **** 
  40:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_HSE        () { CR.HSEON = true;         return *this; }
  41:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
  42:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
  43:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
  44:../mculib3/src/periph/rcc_f0.h **** 
  45:../mculib3/src/periph/rcc_f0.h **** 	size_t get_APB_clock()
  46:../mculib3/src/periph/rcc_f0.h **** 	{
  47:../mculib3/src/periph/rcc_f0.h **** 		auto v = CFGR.PPRE;
 1298              		.loc 16 47 0
 1299 0000 1C4B     		ldr	r3, .L116
 1300              	.LBE2397:
 1301              	.LBE2396:
 1302              	.LBE2395:
 1303              		.loc 10 108 0
 1304 0002 10B5     		push	{r4, lr}
 1305              	.LCFI11:
 1306              		.cfi_def_cfa_offset 8
 1307              		.cfi_offset 4, -8
 1308              		.cfi_offset 14, -4
 1309              	.LBB2404:
 1310              	.LBB2401:
 1311              	.LBB2398:
 1312              		.loc 16 47 0
 1313 0004 5B68     		ldr	r3, [r3, #4]
 1314              	.LBE2398:
 1315              	.LBE2401:
 1316              	.LBE2404:
 1317              		.loc 10 108 0
 1318 0006 0400     		movs	r4, r0
 1319              	.LBB2405:
 1320              	.LBB2402:
 1321              	.LBB2399:
 1322              		.loc 16 47 0
 1323 0008 5B05     		lsls	r3, r3, #21
 1324 000a 5B0F     		lsrs	r3, r3, #29
 1325              	.LVL97:
  48:../mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 1326              		.loc 16 48 0
 1327 000c 13D0     		beq	.L107
 1328 000e 042B     		cmp	r3, #4
 1329 0010 13D0     		beq	.L108
 1330 0012 052B     		cmp	r3, #5
 1331 0014 13D0     		beq	.L109
 1332 0016 063B     		subs	r3, r3, #6
 1333 0018 5A42     		rsbs	r2, r3, #0
 1334 001a 5341     		adcs	r3, r3, r2
 1335              	.LVL98:
 1336 001c 164A     		ldr	r2, .L116+4
 1337 001e 5B42     		rsbs	r3, r3, #0
 1338 0020 1340     		ands	r3, r2
 1339 0022 9B18     		adds	r3, r3, r2
ARM GAS  /tmp/ccpbVaEU.s 			page 62


 1340              	.L96:
 1341              	.LVL99:
 1342              	.LBE2399:
 1343              	.LBE2402:
 1344              	.LBE2405:
 109:../mculib3/src/periph/usart_f0.h ****    auto clock = REF(RCC).clock(p);
 110:../mculib3/src/periph/usart_f0.h ****    switch (baudrate) {
 1345              		.loc 10 110 0
 1346 0024 0729     		cmp	r1, #7
 1347 0026 12D8     		bhi	.L97
 1348 0028 0800     		movs	r0, r1
 1349              	.LVL100:
 1350 002a FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 1351              	.L99:
 1352 002e 0A       		.byte	(.L98-.L99)/2
 1353 002f 12       		.byte	(.L100-.L99)/2
 1354 0030 14       		.byte	(.L101-.L99)/2
 1355 0031 17       		.byte	(.L102-.L99)/2
 1356 0032 19       		.byte	(.L103-.L99)/2
 1357 0033 1C       		.byte	(.L104-.L99)/2
 1358 0034 1E       		.byte	(.L105-.L99)/2
 1359 0035 21       		.byte	(.L106-.L99)/2
 1360              	.LVL101:
 1361              		.p2align 1
 1362              	.L107:
 1363              	.LBB2406:
 1364              	.LBB2403:
 1365              	.LBB2400:
 1366              		.loc 16 48 0
 1367 0036 114B     		ldr	r3, .L116+8
 1368 0038 F4E7     		b	.L96
 1369              	.L108:
 1370 003a 114B     		ldr	r3, .L116+12
 1371 003c F2E7     		b	.L96
 1372              	.L109:
 1373 003e 114B     		ldr	r3, .L116+16
 1374 0040 F0E7     		b	.L96
 1375              	.LVL102:
 1376              	.L98:
 1377              	.LBE2400:
 1378              	.LBE2403:
 1379              	.LBE2406:
 111:../mculib3/src/periph/usart_f0.h ****       case BR9600:   BRR = clock/9600  ; break; 
 1380              		.loc 10 111 0
 1381 0042 9621     		movs	r1, #150
 1382              	.LVL103:
 1383              	.L113:
 112:../mculib3/src/periph/usart_f0.h ****       case BR14400:  BRR = clock/14400 ; break;
 1384              		.loc 10 112 0
 1385 0044 8901     		lsls	r1, r1, #6
 1386              	.L111:
 113:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 114:../mculib3/src/periph/usart_f0.h ****       case BR28800:  BRR = clock/28800 ; break;
 115:../mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 116:../mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 117:../mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 118:../mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
ARM GAS  /tmp/ccpbVaEU.s 			page 63


 1387              		.loc 10 118 0
 1388 0046 1800     		movs	r0, r3
 1389 0048 FFF7FEFF 		bl	__aeabi_uidiv
 1390              	.LVL104:
 1391 004c E060     		str	r0, [r4, #12]
 1392              	.L97:
 119:../mculib3/src/periph/usart_f0.h ****    }
 120:../mculib3/src/periph/usart_f0.h ****    return *this;
 121:../mculib3/src/periph/usart_f0.h **** }
 1393              		.loc 10 121 0
 1394 004e 2000     		movs	r0, r4
 1395              		@ sp needed
 1396              	.LVL105:
 1397 0050 10BD     		pop	{r4, pc}
 1398              	.LVL106:
 1399              	.L100:
 112:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 1400              		.loc 10 112 0
 1401 0052 E121     		movs	r1, #225
 1402              	.LVL107:
 1403 0054 F6E7     		b	.L113
 1404              	.LVL108:
 1405              	.L101:
 113:../mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 1406              		.loc 10 113 0
 1407 0056 9621     		movs	r1, #150
 1408              	.LVL109:
 1409              	.L115:
 114:../mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 1410              		.loc 10 114 0
 1411 0058 C901     		lsls	r1, r1, #7
 1412 005a F4E7     		b	.L111
 1413              	.LVL110:
 1414              	.L102:
 1415 005c E121     		movs	r1, #225
 1416              	.LVL111:
 1417 005e FBE7     		b	.L115
 1418              	.LVL112:
 1419              	.L103:
 115:../mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 1420              		.loc 10 115 0
 1421 0060 9621     		movs	r1, #150
 1422              	.LVL113:
 1423              	.L114:
 116:../mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 1424              		.loc 10 116 0
 1425 0062 0902     		lsls	r1, r1, #8
 1426 0064 EFE7     		b	.L111
 1427              	.LVL114:
 1428              	.L104:
 1429 0066 E121     		movs	r1, #225
 1430              	.LVL115:
 1431 0068 FBE7     		b	.L114
 1432              	.LVL116:
 1433              	.L105:
 117:../mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 1434              		.loc 10 117 0
ARM GAS  /tmp/ccpbVaEU.s 			page 64


 1435 006a 9621     		movs	r1, #150
 1436              	.LVL117:
 1437              	.L112:
 118:../mculib3/src/periph/usart_f0.h ****    }
 1438              		.loc 10 118 0
 1439 006c 4902     		lsls	r1, r1, #9
 1440 006e EAE7     		b	.L111
 1441              	.LVL118:
 1442              	.L106:
 1443 0070 E121     		movs	r1, #225
 1444              	.LVL119:
 1445 0072 FBE7     		b	.L112
 1446              	.L117:
 1447              		.align	2
 1448              	.L116:
 1449 0074 00100240 		.word	1073876992
 1450 0078 C0C62D00 		.word	3000000
 1451 007c 006CDC02 		.word	48000000
 1452 0080 00366E01 		.word	24000000
 1453 0084 001BB700 		.word	12000000
 1454              		.cfi_endproc
 1455              	.LFE3582:
 1457              		.section	.text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE,"ax",%progbits
 1458              		.align	1
 1459              		.global	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 1460              		.syntax unified
 1461              		.code	16
 1462              		.thumb_func
 1463              		.fpu softvfp
 1465              	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:
 1466              	.LFB3593:
 1467              		.file 17 "../mculib3/src/periph/dma_f0.h"
   1:../mculib3/src/periph/dma_f0.h **** #pragma once
   2:../mculib3/src/periph/dma_f0.h **** 
   3:../mculib3/src/periph/dma_f0.h **** #include "bits_dma_f0.h"
   4:../mculib3/src/periph/dma_f0.h **** #include  <cstring>
   5:../mculib3/src/periph/dma_f0.h **** 
   6:../mculib3/src/periph/dma_f0.h **** namespace mcu {
   7:../mculib3/src/periph/dma_f0.h **** 
   8:../mculib3/src/periph/dma_f0.h **** class DMA
   9:../mculib3/src/periph/dma_f0.h **** {
  10:../mculib3/src/periph/dma_f0.h ****    volatile DMA_bits::ISR  ISR;  // DMA interrupt status register     offset: 0x00
  11:../mculib3/src/periph/dma_f0.h ****    volatile DMA_bits::ISR  IFCR; // DMA interrupt flag clear register offset: 0x04
  12:../mculib3/src/periph/dma_f0.h **** 
  13:../mculib3/src/periph/dma_f0.h **** public:
  14:../mculib3/src/periph/dma_f0.h ****    using CMSIS_type = DMA_TypeDef;
  15:../mculib3/src/periph/dma_f0.h ****    enum class Channel { _1 = 1, _2, _3, _4, _5, error };
  16:../mculib3/src/periph/dma_f0.h **** 
  17:../mculib3/src/periph/dma_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  18:../mculib3/src/periph/dma_f0.h **** 
  19:../mculib3/src/periph/dma_f0.h ****    void clear_interrupt_flags         (Channel);
  20:../mculib3/src/periph/dma_f0.h ****    bool is_transfer_complete_interrupt(Channel);
  21:../mculib3/src/periph/dma_f0.h **** };
  22:../mculib3/src/periph/dma_f0.h **** 
  23:../mculib3/src/periph/dma_f0.h **** #if not defined(USE_MOCK_DMA)
  24:../mculib3/src/periph/dma_f0.h **** // template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *rein
  25:../mculib3/src/periph/dma_f0.h **** template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *new((vo
ARM GAS  /tmp/ccpbVaEU.s 			page 65


  26:../mculib3/src/periph/dma_f0.h **** #endif
  27:../mculib3/src/periph/dma_f0.h **** 
  28:../mculib3/src/periph/dma_f0.h **** 
  29:../mculib3/src/periph/dma_f0.h **** 
  30:../mculib3/src/periph/dma_f0.h **** 
  31:../mculib3/src/periph/dma_f0.h **** 
  32:../mculib3/src/periph/dma_f0.h **** 
  33:../mculib3/src/periph/dma_f0.h **** 
  34:../mculib3/src/periph/dma_f0.h **** 
  35:../mculib3/src/periph/dma_f0.h **** void DMA::clear_interrupt_flags(Channel v)
  36:../mculib3/src/periph/dma_f0.h **** {
 1468              		.loc 17 36 0
 1469              		.cfi_startproc
 1470              		@ args = 0, pretend = 0, frame = 0
 1471              		@ frame_needed = 0, uses_anonymous_args = 0
 1472              		@ link register save eliminated.
 1473              	.LVL120:
  37:../mculib3/src/periph/dma_f0.h ****    if      (v == Channel::_1) IFCR.GIF1 = true;
 1474              		.loc 17 37 0
 1475 0000 0129     		cmp	r1, #1
 1476 0002 03D1     		bne	.L119
 1477              		.loc 17 37 0 is_stmt 0 discriminator 1
 1478 0004 0379     		ldrb	r3, [r0, #4]
 1479 0006 1943     		orrs	r1, r3
 1480              	.LVL121:
 1481 0008 0171     		strb	r1, [r0, #4]
 1482              	.L118:
  38:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_2) IFCR.GIF2 = true;
  39:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_3) IFCR.GIF3 = true;
  40:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_4) IFCR.GIF4 = true;
  41:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_5) IFCR.GIF5 = true;
  42:../mculib3/src/periph/dma_f0.h **** }
 1483              		.loc 17 42 0 is_stmt 1
 1484              		@ sp needed
 1485 000a 7047     		bx	lr
 1486              	.LVL122:
 1487              	.L119:
  38:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_2) IFCR.GIF2 = true;
 1488              		.loc 17 38 0
 1489 000c 0229     		cmp	r1, #2
 1490 000e 04D1     		bne	.L121
  38:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_2) IFCR.GIF2 = true;
 1491              		.loc 17 38 0 is_stmt 0 discriminator 1
 1492 0010 1023     		movs	r3, #16
 1493 0012 0279     		ldrb	r2, [r0, #4]
 1494 0014 1343     		orrs	r3, r2
 1495 0016 0371     		strb	r3, [r0, #4]
 1496 0018 F7E7     		b	.L118
 1497              	.L121:
  39:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_4) IFCR.GIF4 = true;
 1498              		.loc 17 39 0 is_stmt 1
 1499 001a 0329     		cmp	r1, #3
 1500 001c 04D1     		bne	.L122
  39:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_4) IFCR.GIF4 = true;
 1501              		.loc 17 39 0 is_stmt 0 discriminator 1
 1502 001e 0123     		movs	r3, #1
 1503 0020 4279     		ldrb	r2, [r0, #5]
ARM GAS  /tmp/ccpbVaEU.s 			page 66


 1504              	.L124:
 1505              	.LBB2409:
 1506              	.LBB2410:
  40:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_5) IFCR.GIF5 = true;
 1507              		.loc 17 40 0 is_stmt 1
 1508 0022 1343     		orrs	r3, r2
 1509 0024 4371     		strb	r3, [r0, #5]
 1510 0026 F0E7     		b	.L118
 1511              	.L122:
 1512              	.LVL123:
 1513 0028 0429     		cmp	r1, #4
 1514 002a 02D1     		bne	.L123
 1515 002c 4279     		ldrb	r2, [r0, #5]
 1516 002e 1023     		movs	r3, #16
 1517 0030 F7E7     		b	.L124
 1518              	.L123:
  41:../mculib3/src/periph/dma_f0.h **** }
 1519              		.loc 17 41 0
 1520 0032 0529     		cmp	r1, #5
 1521 0034 E9D1     		bne	.L118
 1522 0036 0123     		movs	r3, #1
 1523 0038 8279     		ldrb	r2, [r0, #6]
 1524 003a 1343     		orrs	r3, r2
 1525 003c 8371     		strb	r3, [r0, #6]
 1526              	.LBE2410:
 1527              	.LBE2409:
 1528              		.loc 17 42 0
 1529 003e E4E7     		b	.L118
 1530              		.cfi_endproc
 1531              	.LFE3593:
 1533              		.section	.text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE,"ax",%progbits
 1534              		.align	1
 1535              		.global	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 1536              		.syntax unified
 1537              		.code	16
 1538              		.thumb_func
 1539              		.fpu softvfp
 1541              	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:
 1542              	.LFB3594:
  43:../mculib3/src/periph/dma_f0.h **** 
  44:../mculib3/src/periph/dma_f0.h **** bool DMA::is_transfer_complete_interrupt(Channel v)
  45:../mculib3/src/periph/dma_f0.h **** {
 1543              		.loc 17 45 0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 1548              	.LVL124:
  46:../mculib3/src/periph/dma_f0.h ****    // -fno-strict-volatile-bitfields dosent work
  47:../mculib3/src/periph/dma_f0.h ****    // if      (v == Channel::_1) return ISR.TCIF1;
  48:../mculib3/src/periph/dma_f0.h ****    // else if (v == Channel::_2) return ISR.TCIF2;
  49:../mculib3/src/periph/dma_f0.h ****    // else if (v == Channel::_3) return ISR.TCIF3;
  50:../mculib3/src/periph/dma_f0.h ****    // else if (v == Channel::_4) return ISR.TCIF4;
  51:../mculib3/src/periph/dma_f0.h ****    // else if (v == Channel::_5) return ISR.TCIF5;
  52:../mculib3/src/periph/dma_f0.h ****    // else return false;
  53:../mculib3/src/periph/dma_f0.h ****    return registr(ISR) & (1 << (1 + (static_cast<uint8_t>(v) - 1)*4));
 1549              		.loc 17 53 0
ARM GAS  /tmp/ccpbVaEU.s 			page 67


 1550 0000 0123     		movs	r3, #1
 1551 0002 C9B2     		uxtb	r1, r1
 1552              	.LVL125:
 1553 0004 8900     		lsls	r1, r1, #2
 1554 0006 0339     		subs	r1, r1, #3
 1555 0008 8B40     		lsls	r3, r3, r1
 1556 000a 0068     		ldr	r0, [r0]
 1557              	.LVL126:
  54:../mculib3/src/periph/dma_f0.h **** }
 1558              		.loc 17 54 0
 1559              		@ sp needed
  53:../mculib3/src/periph/dma_f0.h **** }
 1560              		.loc 17 53 0
 1561 000c 1840     		ands	r0, r3
 1562 000e 431E     		subs	r3, r0, #1
 1563 0010 9841     		sbcs	r0, r0, r3
 1564 0012 C0B2     		uxtb	r0, r0
 1565              		.loc 17 54 0
 1566 0014 7047     		bx	lr
 1567              		.cfi_endproc
 1568              	.LFE3594:
 1570              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 1571              		.align	1
 1572              		.global	DMA1_Channel1_IRQHandler
 1573              		.syntax unified
 1574              		.code	16
 1575              		.thumb_func
 1576              		.fpu softvfp
 1578              	DMA1_Channel1_IRQHandler:
 1579              	.LFB3643:
 1580              		.file 18 "../mculib3/src/interrupts.h"
   1:../mculib3/src/interrupts.h **** #pragma once
   2:../mculib3/src/interrupts.h **** #include "interrupt.h"
   3:../mculib3/src/interrupts.h **** #include "periph_usart.h"
   4:../mculib3/src/interrupts.h **** #include "periph_dma.h"
   5:../mculib3/src/interrupts.h **** 
   6:../mculib3/src/interrupts.h **** 
   7:../mculib3/src/interrupts.h **** #if defined (STM32F0)
   8:../mculib3/src/interrupts.h **** 	extern "C" void DMA1_Ch1_IRQHandler() { interrupt_DMA1_channel1.interrupt(); mcu::make_reference<m
 1581              		.loc 18 8 0
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 0, uses_anonymous_args = 0
 1585 0000 054B     		ldr	r3, .L127
 1586 0002 10B5     		push	{r4, lr}
 1587              	.LCFI12:
 1588              		.cfi_def_cfa_offset 8
 1589              		.cfi_offset 4, -8
 1590              		.cfi_offset 14, -4
 1591              		.loc 18 8 0
 1592 0004 1868     		ldr	r0, [r3]
 1593 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.11
 1594              	.LVL127:
 1595              	.LBB2411:
 1596              	.LBB2412:
  37:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_2) IFCR.GIF2 = true;
 1597              		.loc 17 37 0
ARM GAS  /tmp/ccpbVaEU.s 			page 68


 1598 000a 0123     		movs	r3, #1
 1599 000c 034A     		ldr	r2, .L127+4
 1600              	.LBE2412:
 1601              	.LBE2411:
 1602              		.loc 18 8 0
 1603              		@ sp needed
 1604              	.LBB2414:
 1605              	.LBB2413:
  37:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_2) IFCR.GIF2 = true;
 1606              		.loc 17 37 0
 1607 000e 5168     		ldr	r1, [r2, #4]
 1608 0010 0B43     		orrs	r3, r1
 1609 0012 5360     		str	r3, [r2, #4]
 1610              	.LVL128:
 1611              	.LBE2413:
 1612              	.LBE2414:
 1613              		.loc 18 8 0
 1614 0014 10BD     		pop	{r4, pc}
 1615              	.L128:
 1616 0016 C046     		.align	2
 1617              	.L127:
 1618 0018 00000000 		.word	.LANCHOR2
 1619 001c 00000240 		.word	1073872896
 1620              		.cfi_endproc
 1621              	.LFE3643:
 1623              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 1624              		.align	1
 1625              		.global	DMA1_Channel2_3_IRQHandler
 1626              		.syntax unified
 1627              		.code	16
 1628              		.thumb_func
 1629              		.fpu softvfp
 1631              	DMA1_Channel2_3_IRQHandler:
 1632              	.LFB3644:
   9:../mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 1633              		.loc 18 9 0
 1634              		.cfi_startproc
 1635              		@ args = 0, pretend = 0, frame = 0
 1636              		@ frame_needed = 0, uses_anonymous_args = 0
  10:../mculib3/src/interrupts.h ****       interrupt_DMA1_channel2.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 1637              		.loc 18 10 0
 1638 0000 094B     		ldr	r3, .L130
   9:../mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 1639              		.loc 18 9 0
 1640 0002 10B5     		push	{r4, lr}
 1641              	.LCFI13:
 1642              		.cfi_def_cfa_offset 8
 1643              		.cfi_offset 4, -8
 1644              		.cfi_offset 14, -4
 1645              		.loc 18 10 0
 1646 0004 1868     		ldr	r0, [r3]
 1647 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.11
 1648              	.LVL129:
 1649              	.LBB2415:
 1650              	.LBB2416:
  38:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_3) IFCR.GIF3 = true;
 1651              		.loc 17 38 0
ARM GAS  /tmp/ccpbVaEU.s 			page 69


 1652 000a 1023     		movs	r3, #16
 1653 000c 074C     		ldr	r4, .L130+4
 1654              	.LBE2416:
 1655              	.LBE2415:
  11:../mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
  12:../mculib3/src/interrupts.h ****    }
 1656              		.loc 18 12 0
 1657              		@ sp needed
 1658              	.LBB2418:
 1659              	.LBB2417:
  38:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_3) IFCR.GIF3 = true;
 1660              		.loc 17 38 0
 1661 000e 6268     		ldr	r2, [r4, #4]
 1662 0010 1343     		orrs	r3, r2
 1663 0012 6360     		str	r3, [r4, #4]
 1664              	.LVL130:
 1665              	.LBE2417:
 1666              	.LBE2418:
  11:../mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 1667              		.loc 18 11 0
 1668 0014 064B     		ldr	r3, .L130+8
 1669 0016 1868     		ldr	r0, [r3]
 1670 0018 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.11
 1671              	.LVL131:
 1672              	.LBB2419:
 1673              	.LBB2420:
  39:../mculib3/src/periph/dma_f0.h ****    else if (v == Channel::_4) IFCR.GIF4 = true;
 1674              		.loc 17 39 0
 1675 001c 8023     		movs	r3, #128
 1676 001e 6268     		ldr	r2, [r4, #4]
 1677 0020 5B00     		lsls	r3, r3, #1
 1678 0022 1343     		orrs	r3, r2
 1679 0024 6360     		str	r3, [r4, #4]
 1680              	.LVL132:
 1681              	.LBE2420:
 1682              	.LBE2419:
 1683              		.loc 18 12 0
 1684 0026 10BD     		pop	{r4, pc}
 1685              	.L131:
 1686              		.align	2
 1687              	.L130:
 1688 0028 00000000 		.word	.LANCHOR3
 1689 002c 00000240 		.word	1073872896
 1690 0030 00000000 		.word	.LANCHOR4
 1691              		.cfi_endproc
 1692              	.LFE3644:
 1694              		.section	.text.DMA1_Channel4_5_IRQHandler,"ax",%progbits
 1695              		.align	1
 1696              		.global	DMA1_Channel4_5_IRQHandler
 1697              		.syntax unified
 1698              		.code	16
 1699              		.thumb_func
 1700              		.fpu softvfp
 1702              	DMA1_Channel4_5_IRQHandler:
 1703              	.LFB3645:
  13:../mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel4_5_IRQHandler()     { while(1) {} }
 1704              		.loc 18 13 0
ARM GAS  /tmp/ccpbVaEU.s 			page 70


 1705              		.cfi_startproc
 1706              		@ Volatile: function does not return.
 1707              		@ args = 0, pretend = 0, frame = 0
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709              		@ link register save eliminated.
 1710              	.L133:
 1711 0000 FEE7     		b	.L133
 1712              		.cfi_endproc
 1713              	.LFE3645:
 1715              		.section	.text.TIM1_BRK_TIM9_IRQHandler,"ax",%progbits
 1716              		.align	1
 1717              		.global	TIM1_BRK_TIM9_IRQHandler
 1718              		.syntax unified
 1719              		.code	16
 1720              		.thumb_func
 1721              		.fpu softvfp
 1723              	TIM1_BRK_TIM9_IRQHandler:
 1724              	.LFB3646:
  14:../mculib3/src/interrupts.h **** 
  15:../mculib3/src/interrupts.h ****    extern "C" void TIM1_BRK_TIM9_IRQHandler      () { while(1) {} }
 1725              		.loc 18 15 0
 1726              		.cfi_startproc
 1727              		@ Volatile: function does not return.
 1728              		@ args = 0, pretend = 0, frame = 0
 1729              		@ frame_needed = 0, uses_anonymous_args = 0
 1730              		@ link register save eliminated.
 1731              	.L135:
 1732 0000 FEE7     		b	.L135
 1733              		.cfi_endproc
 1734              	.LFE3646:
 1736              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 1737              		.align	1
 1738              		.global	TIM1_CC_IRQHandler
 1739              		.syntax unified
 1740              		.code	16
 1741              		.thumb_func
 1742              		.fpu softvfp
 1744              	TIM1_CC_IRQHandler:
 1745              	.LFB3647:
  16:../mculib3/src/interrupts.h ****    extern "C" void TIM1_CC_IRQHandler            () { while(1) {} }
 1746              		.loc 18 16 0
 1747              		.cfi_startproc
 1748              		@ Volatile: function does not return.
 1749              		@ args = 0, pretend = 0, frame = 0
 1750              		@ frame_needed = 0, uses_anonymous_args = 0
 1751              		@ link register save eliminated.
 1752              	.L137:
 1753 0000 FEE7     		b	.L137
 1754              		.cfi_endproc
 1755              	.LFE3647:
 1757              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1758              		.align	1
 1759              		.global	TIM3_IRQHandler
 1760              		.syntax unified
 1761              		.code	16
 1762              		.thumb_func
 1763              		.fpu softvfp
ARM GAS  /tmp/ccpbVaEU.s 			page 71


 1765              	TIM3_IRQHandler:
 1766              	.LFB3648:
  17:../mculib3/src/interrupts.h ****    extern "C" void TIM3_IRQHandler               () { while(1) {} }
 1767              		.loc 18 17 0
 1768              		.cfi_startproc
 1769              		@ Volatile: function does not return.
 1770              		@ args = 0, pretend = 0, frame = 0
 1771              		@ frame_needed = 0, uses_anonymous_args = 0
 1772              		@ link register save eliminated.
 1773              	.L139:
 1774 0000 FEE7     		b	.L139
 1775              		.cfi_endproc
 1776              	.LFE3648:
 1778              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 1779              		.align	1
 1780              		.global	TIM14_IRQHandler
 1781              		.syntax unified
 1782              		.code	16
 1783              		.thumb_func
 1784              		.fpu softvfp
 1786              	TIM14_IRQHandler:
 1787              	.LFB3649:
  18:../mculib3/src/interrupts.h ****    extern "C" void TIM14_IRQHandler              () { while(1) {} }
 1788              		.loc 18 18 0
 1789              		.cfi_startproc
 1790              		@ Volatile: function does not return.
 1791              		@ args = 0, pretend = 0, frame = 0
 1792              		@ frame_needed = 0, uses_anonymous_args = 0
 1793              		@ link register save eliminated.
 1794              	.L141:
 1795 0000 FEE7     		b	.L141
 1796              		.cfi_endproc
 1797              	.LFE3649:
 1799              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 1800              		.align	1
 1801              		.global	TIM16_IRQHandler
 1802              		.syntax unified
 1803              		.code	16
 1804              		.thumb_func
 1805              		.fpu softvfp
 1807              	TIM16_IRQHandler:
 1808              	.LFB3650:
  19:../mculib3/src/interrupts.h ****    extern "C" void TIM16_IRQHandler              () { while(1) {} }
 1809              		.loc 18 19 0
 1810              		.cfi_startproc
 1811              		@ Volatile: function does not return.
 1812              		@ args = 0, pretend = 0, frame = 0
 1813              		@ frame_needed = 0, uses_anonymous_args = 0
 1814              		@ link register save eliminated.
 1815              	.L143:
 1816 0000 FEE7     		b	.L143
 1817              		.cfi_endproc
 1818              	.LFE3650:
 1820              		.section	.text.TIM17_IRQHandler,"ax",%progbits
 1821              		.align	1
 1822              		.global	TIM17_IRQHandler
 1823              		.syntax unified
ARM GAS  /tmp/ccpbVaEU.s 			page 72


 1824              		.code	16
 1825              		.thumb_func
 1826              		.fpu softvfp
 1828              	TIM17_IRQHandler:
 1829              	.LFB3651:
  20:../mculib3/src/interrupts.h ****    extern "C" void TIM17_IRQHandler              () { while(1) {} }
 1830              		.loc 18 20 0
 1831              		.cfi_startproc
 1832              		@ Volatile: function does not return.
 1833              		@ args = 0, pretend = 0, frame = 0
 1834              		@ frame_needed = 0, uses_anonymous_args = 0
 1835              		@ link register save eliminated.
 1836              	.L145:
 1837 0000 FEE7     		b	.L145
 1838              		.cfi_endproc
 1839              	.LFE3651:
 1841              		.section	.text.USART1_IRQHandler,"ax",%progbits
 1842              		.align	1
 1843              		.global	USART1_IRQHandler
 1844              		.syntax unified
 1845              		.code	16
 1846              		.thumb_func
 1847              		.fpu softvfp
 1849              	USART1_IRQHandler:
 1850              	.LFB3652:
  21:../mculib3/src/interrupts.h **** 
  22:../mculib3/src/interrupts.h ****    extern "C" void USART1_IRQHandler() { interrupt_usart1.interrupt(); mcu::make_reference<mcu::Per
 1851              		.loc 18 22 0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 0
 1854              		@ frame_needed = 0, uses_anonymous_args = 0
 1855              		.loc 18 22 0
 1856 0000 044B     		ldr	r3, .L147
 1857 0002 10B5     		push	{r4, lr}
 1858              	.LCFI14:
 1859              		.cfi_def_cfa_offset 8
 1860              		.cfi_offset 4, -8
 1861              		.cfi_offset 14, -4
 1862              		.loc 18 22 0
 1863 0004 1868     		ldr	r0, [r3]
 1864 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.11
 1865              	.LVL133:
 1866              	.LBB2421:
 1867              	.LBB2422:
  72:../mculib3/src/periph/usart_f0.h ****       return *this;
 1868              		.loc 10 72 0
 1869 000a 0122     		movs	r2, #1
 1870 000c 024B     		ldr	r3, .L147+4
 1871 000e 5242     		rsbs	r2, r2, #0
 1872 0010 1A62     		str	r2, [r3, #32]
 1873              	.LBE2422:
 1874              	.LBE2421:
 1875              		.loc 18 22 0
 1876              		@ sp needed
 1877 0012 10BD     		pop	{r4, pc}
 1878              	.L148:
 1879              		.align	2
ARM GAS  /tmp/ccpbVaEU.s 			page 73


 1880              	.L147:
 1881 0014 00000000 		.word	.LANCHOR5
 1882 0018 00380140 		.word	1073821696
 1883              		.cfi_endproc
 1884              	.LFE3652:
 1886              		.section	.text.init_clock,"ax",%progbits
 1887              		.align	1
 1888              		.global	init_clock
 1889              		.syntax unified
 1890              		.code	16
 1891              		.thumb_func
 1892              		.fpu softvfp
 1894              	init_clock:
 1895              	.LFB3679:
  10:src/main.cpp  **** 
 1896              		.loc 15 10 0
 1897              		.cfi_startproc
 1898              		@ args = 0, pretend = 0, frame = 0
 1899              		@ frame_needed = 0, uses_anonymous_args = 0
 1900              		@ link register save eliminated.
 1901              	.LVL134:
 1902              	.LBB2443:
 1903              	.LBB2444:
 1904              	.LBB2445:
  34:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
 1905              		.loc 16 34 0
 1906 0000 F021     		movs	r1, #240
 1907 0002 154B     		ldr	r3, .L156
 1908 0004 5A68     		ldr	r2, [r3, #4]
 1909 0006 8A43     		bics	r2, r1
 1910 0008 5A60     		str	r2, [r3, #4]
 1911              	.LVL135:
 1912              	.LBE2445:
 1913              	.LBE2444:
 1914              	.LBB2446:
 1915              	.LBB2447:
  35:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 1916              		.loc 16 35 0
 1917 000a 5A68     		ldr	r2, [r3, #4]
 1918 000c 1349     		ldr	r1, .L156+4
 1919 000e 0A40     		ands	r2, r1
 1920              	.LBE2447:
 1921              	.LBE2446:
 1922              	.LBB2449:
 1923              	.LBB2450:
  36:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 1924              		.loc 16 36 0
 1925 0010 0321     		movs	r1, #3
 1926              	.LBE2450:
 1927              	.LBE2449:
 1928              	.LBB2452:
 1929              	.LBB2448:
  35:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 1930              		.loc 16 35 0
 1931 0012 5A60     		str	r2, [r3, #4]
 1932              	.LVL136:
 1933              	.LBE2448:
ARM GAS  /tmp/ccpbVaEU.s 			page 74


 1934              	.LBE2452:
 1935              	.LBB2453:
 1936              	.LBB2451:
  36:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 1937              		.loc 16 36 0
 1938 0014 5A68     		ldr	r2, [r3, #4]
 1939 0016 8A43     		bics	r2, r1
 1940 0018 1100     		movs	r1, r2
 1941 001a 0222     		movs	r2, #2
 1942 001c 0A43     		orrs	r2, r1
 1943 001e 5A60     		str	r2, [r3, #4]
 1944              	.LVL137:
 1945              	.LBE2451:
 1946              	.LBE2453:
 1947              	.LBB2454:
 1948              	.LBB2455:
  40:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
 1949              		.loc 16 40 0
 1950 0020 8022     		movs	r2, #128
 1951 0022 1968     		ldr	r1, [r3]
 1952 0024 5202     		lsls	r2, r2, #9
 1953 0026 1143     		orrs	r1, r2
 1954 0028 1960     		str	r1, [r3]
 1955              	.L150:
 1956              	.LBE2455:
 1957              	.LBE2454:
 1958              	.LBB2456:
 1959              	.LBB2457:
  41:../mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
 1960              		.loc 16 41 0
 1961 002a 1968     		ldr	r1, [r3]
 1962 002c 8903     		lsls	r1, r1, #14
 1963 002e FCD5     		bpl	.L150
 1964              	.LVL138:
 1965              	.LBE2457:
 1966              	.LBE2456:
 1967              	.LBB2458:
 1968              	.LBB2459:
  37:../mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
 1969              		.loc 16 37 0
 1970 0030 5968     		ldr	r1, [r3, #4]
 1971 0032 0A43     		orrs	r2, r1
 1972 0034 5A60     		str	r2, [r3, #4]
 1973              	.LVL139:
 1974              	.LBE2459:
 1975              	.LBE2458:
 1976              	.LBB2460:
 1977              	.LBB2461:
  38:../mculib3/src/periph/rcc_f0.h **** 
 1978              		.loc 16 38 0
 1979 0036 5A68     		ldr	r2, [r3, #4]
 1980 0038 0949     		ldr	r1, .L156+8
 1981 003a 1140     		ands	r1, r2
 1982 003c A022     		movs	r2, #160
 1983 003e 9203     		lsls	r2, r2, #14
 1984 0040 0A43     		orrs	r2, r1
 1985 0042 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccpbVaEU.s 			page 75


 1986              	.LVL140:
 1987              	.LBE2461:
 1988              	.LBE2460:
 1989              	.LBB2462:
 1990              	.LBB2463:
  42:../mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
 1991              		.loc 16 42 0
 1992 0044 8022     		movs	r2, #128
 1993 0046 1968     		ldr	r1, [r3]
 1994 0048 5204     		lsls	r2, r2, #17
 1995 004a 0A43     		orrs	r2, r1
 1996 004c 1A60     		str	r2, [r3]
 1997              	.LVL141:
 1998              	.L151:
 1999              	.LBE2463:
 2000              	.LBE2462:
 2001              	.LBB2464:
 2002              	.LBB2465:
  43:../mculib3/src/periph/rcc_f0.h **** 
 2003              		.loc 16 43 0
 2004 004e 1A68     		ldr	r2, [r3]
 2005 0050 9201     		lsls	r2, r2, #6
 2006 0052 FCD5     		bpl	.L151
 2007              	.LBE2465:
 2008              	.LBE2464:
 2009              	.LBE2443:
  10:src/main.cpp  **** 
 2010              		.loc 15 10 0
 2011              		@ sp needed
 2012 0054 7047     		bx	lr
 2013              	.L157:
 2014 0056 C046     		.align	2
 2015              	.L156:
 2016 0058 00100240 		.word	1073876992
 2017 005c FFF8FFFF 		.word	-1793
 2018 0060 FFFFC3FF 		.word	-3932161
 2019              		.cfi_endproc
 2020              	.LFE3679:
 2022              		.section	.text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10E
 2023              		.align	1
 2024              		.weak	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS
 2025              		.syntax unified
 2026              		.code	16
 2027              		.thumb_func
 2028              		.fpu softvfp
 2030              	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8
 2031              	.LFB3768:
 142:../mculib3/src/uart.h **** {
 2032              		.loc 9 142 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              	.LVL142:
 2037 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2038              	.LCFI15:
 2039              		.cfi_def_cfa_offset 24
 2040              		.cfi_offset 3, -24
ARM GAS  /tmp/ccpbVaEU.s 			page 76


 2041              		.cfi_offset 4, -20
 2042              		.cfi_offset 5, -16
 2043              		.cfi_offset 6, -12
 2044              		.cfi_offset 7, -8
 2045              		.cfi_offset 14, -4
 152:../mculib3/src/uart.h ****         Pin::make<TXpin, TXpin_mode>()
 2046              		.loc 9 152 0
 2047 0002 0123     		movs	r3, #1
 2048 0004 684D     		ldr	r5, .L163
 2049 0006 694C     		ldr	r4, .L163+4
 2050 0008 2A68     		ldr	r2, [r5]
 2051 000a 1A42     		tst	r2, r3
 2052 000c 6DD1     		bne	.L159
 2053              	.LBB2565:
 2054              	.LBB2566:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2055              		.loc 13 21 0
 2056 000e 684A     		ldr	r2, .L163+8
 2057 0010 6848     		ldr	r0, .L163+12
 2058 0012 1168     		ldr	r1, [r2]
 2059 0014 1942     		tst	r1, r3
 2060 0016 05D1     		bne	.L160
 2061              	.LVL143:
 2062              	.LBB2567:
 2063              	.LBB2568:
 2064              	.LBB2569:
  17:../mculib3/src/pin.h **** 
 2065              		.loc 13 17 0
 2066 0018 9021     		movs	r1, #144
 2067 001a C905     		lsls	r1, r1, #23
 2068 001c 0160     		str	r1, [r0]
 2069 001e 0921     		movs	r1, #9
 2070              	.LBE2569:
 2071              	.LBE2568:
 2072              	.LBE2567:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2073              		.loc 13 21 0
 2074 0020 1360     		str	r3, [r2]
 2075              	.LBB2572:
 2076              	.LBB2571:
 2077              	.LBB2570:
  17:../mculib3/src/pin.h **** 
 2078              		.loc 13 17 0
 2079 0022 4160     		str	r1, [r0, #4]
 2080              	.LVL144:
 2081              	.L160:
 2082              	.LBE2570:
 2083              	.LBE2571:
 2084              	.LBE2572:
 2085              	.LBB2573:
 2086              	.LBB2574:
  49:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv2   ? F_CPU / 2 :
  50:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv4   ? F_CPU / 4 :
  51:../mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv8   ? F_CPU / 8 :
  52:../mculib3/src/periph/rcc_f0.h **** 														  F_CPU / 16;
  53:../mculib3/src/periph/rcc_f0.h **** 	}
  54:../mculib3/src/periph/rcc_f0.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 77


  55:../mculib3/src/periph/rcc_f0.h **** 	template<Periph p> void clock_enable()
  56:../mculib3/src/periph/rcc_f0.h **** 	{
  57:../mculib3/src/periph/rcc_f0.h **** 		if      constexpr (p == Periph::GPIOA)  AHBENR .IOPAEN  = true;
 2087              		.loc 16 57 0
 2088 0024 8023     		movs	r3, #128
 2089 0026 6269     		ldr	r2, [r4, #20]
 2090 0028 9B02     		lsls	r3, r3, #10
 2091 002a 1343     		orrs	r3, r2
 2092 002c 6361     		str	r3, [r4, #20]
 2093              	.LBE2574:
 2094              	.LBE2573:
  24:../mculib3/src/pin.h ****       return pin;
 2095              		.loc 13 24 0
 2096 002e 0368     		ldr	r3, [r0]
 2097              	.LVL145:
 2098              	.LBB2575:
 2099              	.LBB2576:
 2100              	.LBB2577:
  50:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void toggle   (size_t n) { is_set(n) ? clear(n) : set(n); }
  51:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void atomic_write (uint32_t value) {BSRR = value;}
  52:../mculib3/src/periph/gpio_f0_f4_f7.h ****    
  53:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template<class Pin_, PinMode> void init();
  54:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  55:../mculib3/src/periph/gpio_f0_f4_f7.h **** private:
  56:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (Mode);
  57:../mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (AF);
  58:../mculib3/src/periph/gpio_f0_f4_f7.h **** };
  59:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  60:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  61:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  62:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  63:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if not defined(USE_MOCK_GPIO)
  64:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOA, GPIO&> make_reference() { return *reinterpr
  65:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOB, GPIO&> make_reference() { return *reinterpr
  66:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
  67:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOD, GPIO&> make_reference() { return *reinterpr
  68:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOF, GPIO&> make_reference() { return *reinterpr
  69:../mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  70:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOE, GPIO&> make_reference() { return *reinterpr
  71:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOG, GPIO&> make_reference() { return *reinterpr
  72:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOH, GPIO&> make_reference() { return *reinterpr
  73:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOI, GPIO&> make_reference() { return *reinterpr
  74:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  75:../mculib3/src/periph/gpio_f0_f4_f7.h **** #endif // #if not defined(USE_MOCK_GPIO)
  76:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  77:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  78:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  79:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  80:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  81:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  82:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  83:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  84:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  85:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  86:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  87:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
  88:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (Mode v)
ARM GAS  /tmp/ccpbVaEU.s 			page 78


  89:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
  90:../mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { MODER.MODE0  = v; return *this; }
  91:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
  92:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
  93:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
  94:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
  95:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
  96:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
  97:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
  98:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
  99:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 2101              		.loc 14 99 0
 2102 0030 6149     		ldr	r1, .L163+16
 2103 0032 1A68     		ldr	r2, [r3]
 2104 0034 1140     		ands	r1, r2
 2105 0036 8022     		movs	r2, #128
 2106 0038 1203     		lsls	r2, r2, #12
 2107 003a 0A43     		orrs	r2, r1
 2108              	.LBE2577:
 2109              	.LBE2576:
 2110              	.LBB2579:
 2111              	.LBB2580:
 100:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 101:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 102:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 103:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 104:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 105:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 106:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 107:../mculib3/src/periph/gpio_f0_f4_f7.h **** 
 108:../mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (AF v)
 109:../mculib3/src/periph/gpio_f0_f4_f7.h **** {
 110:../mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { AFR.AF0  = v; return *this; }
 111:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { AFR.AF1  = v; return *this; }
 112:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { AFR.AF2  = v; return *this; }
 113:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 114:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { AFR.AF4  = v; return *this; }
 115:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { AFR.AF5  = v; return *this; }
 116:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { AFR.AF6  = v; return *this; }
 117:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { AFR.AF7  = v; return *this; }
 118:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { AFR.AF8  = v; return *this; }
 119:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { AFR.AF9  = v; return *this; }
 2112              		.loc 14 119 0
 2113 003c F021     		movs	r1, #240
 2114              	.LBE2580:
 2115              	.LBE2579:
 2116              	.LBB2582:
 2117              	.LBB2578:
  99:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 2118              		.loc 14 99 0
 2119 003e 1A60     		str	r2, [r3]
 2120              	.LVL146:
 2121              	.LBE2578:
 2122              	.LBE2582:
 2123              	.LBB2583:
 2124              	.LBB2581:
 2125              		.loc 14 119 0
ARM GAS  /tmp/ccpbVaEU.s 			page 79


 2126 0040 5A6A     		ldr	r2, [r3, #36]
 2127 0042 8A43     		bics	r2, r1
 2128 0044 1100     		movs	r1, r2
 2129 0046 1022     		movs	r2, #16
 2130 0048 0A43     		orrs	r2, r1
 2131 004a 5A62     		str	r2, [r3, #36]
 2132              	.LVL147:
 2133              	.LBE2581:
 2134              	.LBE2583:
 2135              	.LBE2575:
 2136              	.LBE2566:
 2137              	.LBE2565:
 2138              	.LBB2584:
 2139              	.LBB2585:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2140              		.loc 13 21 0
 2141 004c 0122     		movs	r2, #1
 2142 004e 5B4B     		ldr	r3, .L163+20
 2143 0050 5B49     		ldr	r1, .L163+24
 2144 0052 1E68     		ldr	r6, [r3]
 2145 0054 1642     		tst	r6, r2
 2146 0056 05D1     		bne	.L161
 2147              	.LVL148:
 2148              	.LBB2586:
 2149              	.LBB2587:
 2150              	.LBB2588:
  17:../mculib3/src/pin.h **** 
 2151              		.loc 13 17 0
 2152 0058 9026     		movs	r6, #144
 2153 005a F605     		lsls	r6, r6, #23
 2154 005c 0E60     		str	r6, [r1]
 2155 005e 0A26     		movs	r6, #10
 2156              	.LBE2588:
 2157              	.LBE2587:
 2158              	.LBE2586:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2159              		.loc 13 21 0
 2160 0060 1A60     		str	r2, [r3]
 2161              	.LBB2591:
 2162              	.LBB2590:
 2163              	.LBB2589:
  17:../mculib3/src/pin.h **** 
 2164              		.loc 13 17 0
 2165 0062 4E60     		str	r6, [r1, #4]
 2166              	.LVL149:
 2167              	.L161:
 2168              	.LBE2589:
 2169              	.LBE2590:
 2170              	.LBE2591:
 2171              	.LBB2592:
 2172              	.LBB2593:
 2173              		.loc 16 57 0
 2174 0064 8023     		movs	r3, #128
 2175 0066 6269     		ldr	r2, [r4, #20]
 2176 0068 9B02     		lsls	r3, r3, #10
 2177 006a 1343     		orrs	r3, r2
 2178 006c 6361     		str	r3, [r4, #20]
ARM GAS  /tmp/ccpbVaEU.s 			page 80


 2179              	.LBE2593:
 2180              	.LBE2592:
  24:../mculib3/src/pin.h ****       return pin;
 2181              		.loc 13 24 0
 2182 006e 0B68     		ldr	r3, [r1]
 2183              	.LVL150:
 2184              	.LBB2594:
 2185              	.LBB2595:
 2186              	.LBB2596:
 100:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 2187              		.loc 14 100 0
 2188 0070 544E     		ldr	r6, .L163+28
 2189 0072 1A68     		ldr	r2, [r3]
 2190 0074 1640     		ands	r6, r2
 2191 0076 8022     		movs	r2, #128
 2192 0078 9203     		lsls	r2, r2, #14
 2193 007a 3243     		orrs	r2, r6
 2194 007c 1A60     		str	r2, [r3]
 2195              	.LVL151:
 2196              	.LBE2596:
 2197              	.LBE2595:
 2198              	.LBB2597:
 2199              	.LBB2598:
 120:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { AFR.AF10 = v; return *this; }
 2200              		.loc 14 120 0
 2201 007e 5A6A     		ldr	r2, [r3, #36]
 2202 0080 514E     		ldr	r6, .L163+32
 2203 0082 1640     		ands	r6, r2
 2204 0084 8022     		movs	r2, #128
 2205 0086 5200     		lsls	r2, r2, #1
 2206 0088 3243     		orrs	r2, r6
 2207              	.LBE2598:
 2208              	.LBE2597:
 2209              	.LBE2594:
 2210              	.LBE2585:
 2211              	.LBE2584:
 2212              	.LBB2603:
 2213              	.LBB2604:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2214              		.loc 13 21 0
 2215 008a 0126     		movs	r6, #1
 2216              	.LBE2604:
 2217              	.LBE2603:
 2218              	.LBB2617:
 2219              	.LBB2602:
 2220              	.LBB2601:
 2221              	.LBB2600:
 2222              	.LBB2599:
 2223              		.loc 14 120 0
 2224 008c 5A62     		str	r2, [r3, #36]
 2225              	.LVL152:
 2226              	.LBE2599:
 2227              	.LBE2600:
 2228              	.LBE2601:
 2229              	.LBE2602:
 2230              	.LBE2617:
 2231              	.LBB2618:
ARM GAS  /tmp/ccpbVaEU.s 			page 81


 2232              	.LBB2616:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2233              		.loc 13 21 0
 2234 008e 4F4B     		ldr	r3, .L163+36
 2235 0090 4F4A     		ldr	r2, .L163+40
 2236 0092 1F68     		ldr	r7, [r3]
 2237 0094 3742     		tst	r7, r6
 2238 0096 05D1     		bne	.L162
 2239              	.LVL153:
 2240              	.LBB2605:
 2241              	.LBB2606:
 2242              	.LBB2607:
  17:../mculib3/src/pin.h **** 
 2243              		.loc 13 17 0
 2244 0098 9027     		movs	r7, #144
 2245 009a FF05     		lsls	r7, r7, #23
 2246 009c 1760     		str	r7, [r2]
 2247 009e 0827     		movs	r7, #8
 2248              	.LBE2607:
 2249              	.LBE2606:
 2250              	.LBE2605:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2251              		.loc 13 21 0
 2252 00a0 1E60     		str	r6, [r3]
 2253              	.LBB2610:
 2254              	.LBB2609:
 2255              	.LBB2608:
  17:../mculib3/src/pin.h **** 
 2256              		.loc 13 17 0
 2257 00a2 5760     		str	r7, [r2, #4]
 2258              	.LVL154:
 2259              	.L162:
 2260              	.LBE2608:
 2261              	.LBE2609:
 2262              	.LBE2610:
 2263              	.LBB2611:
 2264              	.LBB2612:
 2265              		.loc 16 57 0
 2266 00a4 8023     		movs	r3, #128
 2267 00a6 6669     		ldr	r6, [r4, #20]
 2268 00a8 9B02     		lsls	r3, r3, #10
 2269 00aa 3343     		orrs	r3, r6
 2270 00ac 6361     		str	r3, [r4, #20]
 2271              	.LBE2612:
 2272              	.LBE2611:
  24:../mculib3/src/pin.h ****       return pin;
 2273              		.loc 13 24 0
 2274 00ae 1768     		ldr	r7, [r2]
 2275              	.LVL155:
 2276              	.LBB2613:
 2277              	.LBB2614:
 2278              	.LBB2615:
  98:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 2279              		.loc 14 98 0
 2280 00b0 484E     		ldr	r6, .L163+44
 2281 00b2 3B68     		ldr	r3, [r7]
 2282 00b4 1E40     		ands	r6, r3
ARM GAS  /tmp/ccpbVaEU.s 			page 82


 2283 00b6 8023     		movs	r3, #128
 2284 00b8 5B02     		lsls	r3, r3, #9
 2285 00ba 3343     		orrs	r3, r6
 2286 00bc 3B60     		str	r3, [r7]
 2287              	.LVL156:
 2288              	.LBE2615:
 2289              	.LBE2614:
 2290              	.LBE2613:
 2291              	.LBE2616:
 2292              	.LBE2618:
 2293              	.LBB2619:
 2294              	.LBB2620:
 2295              	.LBB2621:
 2296              	.LBB2622:
 2297              	.LBB2623:
   8:../mculib3/src/net_buffer.h **** public:
 2298              		.loc 11 8 0
 2299 00be 464B     		ldr	r3, .L163+48
 2300 00c0 0026     		movs	r6, #0
 2301 00c2 FC33     		adds	r3, r3, #252
 2302              	.LBE2623:
 2303              	.LBE2622:
 100:../mculib3/src/uart.h ****    {}
 2304              		.loc 9 100 0
 2305 00c4 5A61     		str	r2, [r3, #20]
 2306 00c6 454A     		ldr	r2, .L163+52
 2307              	.LBB2626:
 2308              	.LBB2624:
   8:../mculib3/src/net_buffer.h **** public:
 2309              		.loc 11 8 0
 2310 00c8 5E60     		str	r6, [r3, #4]
 2311              	.LBE2624:
 2312              	.LBE2626:
 100:../mculib3/src/uart.h ****    {}
 2313              		.loc 9 100 0
 2314 00ca 9A61     		str	r2, [r3, #24]
 2315 00cc 444A     		ldr	r2, .L163+56
 2316              	.LBB2627:
 2317              	.LBB2625:
   8:../mculib3/src/net_buffer.h **** public:
 2318              		.loc 11 8 0
 2319 00ce 9E60     		str	r6, [r3, #8]
 2320              	.LVL157:
 2321              	.LBE2625:
 2322              	.LBE2627:
 100:../mculib3/src/uart.h ****    {}
 2323              		.loc 9 100 0
 2324 00d0 DA61     		str	r2, [r3, #28]
 2325 00d2 444A     		ldr	r2, .L163+60
 2326 00d4 D860     		str	r0, [r3, #12]
 2327 00d6 1A62     		str	r2, [r3, #32]
 2328 00d8 434A     		ldr	r2, .L163+64
 2329 00da 1961     		str	r1, [r3, #16]
 2330 00dc 5A62     		str	r2, [r3, #36]
 2331 00de 0622     		movs	r2, #6
 2332 00e0 9A62     		str	r2, [r3, #40]
 2333 00e2 043A     		subs	r2, r2, #4
ARM GAS  /tmp/ccpbVaEU.s 			page 83


 2334 00e4 DA62     		str	r2, [r3, #44]
 2335              	.LVL158:
 2336              	.LBE2621:
 2337              	.LBE2620:
 2338              	.LBE2619:
 152:../mculib3/src/uart.h ****         Pin::make<TXpin, TXpin_mode>()
 2339              		.loc 9 152 0
 2340 00e6 0123     		movs	r3, #1
 2341 00e8 2B60     		str	r3, [r5]
 2342              	.LVL159:
 2343              	.L159:
 2344              	.LBB2628:
 2345              	.LBB2629:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
  59:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
  60:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOD)  AHBENR .IOPDEN  = true;
  61:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOF)  AHBENR .IOPFEN  = true;
  62:../mculib3/src/periph/rcc_f0.h **** 
  63:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::USART1) APB2ENR.USART1EN  = true;
 2346              		.loc 16 63 0
 2347 00ea 8023     		movs	r3, #128
 2348              	.LBE2629:
 2349              	.LBE2628:
 166:../mculib3/src/uart.h ****              .rx_enable()
 2350              		.loc 9 166 0
 2351 00ec 3A4E     		ldr	r6, .L163+48
 2352              	.LBB2633:
 2353              	.LBB2630:
 2354              		.loc 16 63 0
 2355 00ee A269     		ldr	r2, [r4, #24]
 2356              	.LBE2630:
 2357              	.LBE2633:
 166:../mculib3/src/uart.h ****              .rx_enable()
 2358              		.loc 9 166 0
 2359 00f0 3500     		movs	r5, r6
 2360              	.LBB2634:
 2361              	.LBB2631:
 2362              		.loc 16 63 0
 2363 00f2 DB01     		lsls	r3, r3, #7
 2364 00f4 1343     		orrs	r3, r2
 2365              	.LBE2631:
 2366              	.LBE2634:
 2367              	.LBB2635:
 2368              	.LBB2636:
  52:../mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 2369              		.loc 10 52 0
 2370 00f6 0822     		movs	r2, #8
 2371              	.LBE2636:
 2372              	.LBE2635:
 2373              	.LBB2639:
 2374              	.LBB2632:
 2375              		.loc 16 63 0
 2376 00f8 A361     		str	r3, [r4, #24]
 2377              	.LBE2632:
 2378              	.LBE2639:
 166:../mculib3/src/uart.h ****              .rx_enable()
 2379              		.loc 9 166 0
ARM GAS  /tmp/ccpbVaEU.s 			page 84


 2380 00fa FC35     		adds	r5, r5, #252
 2381 00fc EB69     		ldr	r3, [r5, #28]
 2382              	.LVL160:
 2383              	.LBB2640:
 2384              	.LBB2641:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2385              		.loc 10 62 0
 2386 00fe 1027     		movs	r7, #16
 2387              	.LBE2641:
 2388              	.LBE2640:
 2389              	.LBB2643:
 2390              	.LBB2637:
  52:../mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 2391              		.loc 10 52 0
 2392 0100 1968     		ldr	r1, [r3]
 2393              	.LBE2637:
 2394              	.LBE2643:
 2395              	.LBB2644:
 2396              	.LBB2645:
  28:../mculib3/src/interrupt.h **** 
 2397              		.loc 5 28 0
 2398 0102 0420     		movs	r0, #4
 2399              	.LBE2645:
 2400              	.LBE2644:
 2401              	.LBB2647:
 2402              	.LBB2638:
  52:../mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 2403              		.loc 10 52 0
 2404 0104 0A43     		orrs	r2, r1
 2405 0106 1A60     		str	r2, [r3]
 2406              	.LVL161:
 2407              	.LBE2638:
 2408              	.LBE2647:
 2409              	.LBB2648:
 2410              	.LBB2649:
  50:../mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
 2411              		.loc 10 50 0
 2412 0108 0422     		movs	r2, #4
 2413 010a 1968     		ldr	r1, [r3]
 2414              	.LBE2649:
 2415              	.LBE2648:
 193:../mculib3/src/uart.h **** 
 2416              		.loc 9 193 0
 2417              		@ sp needed
 2418              	.LBB2652:
 2419              	.LBB2650:
  50:../mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
 2420              		.loc 10 50 0
 2421 010c 0A43     		orrs	r2, r1
 2422              	.LBE2650:
 2423              	.LBE2652:
 2424              	.LBB2653:
 2425              	.LBB2654:
  56:../mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 2426              		.loc 10 56 0
 2427 010e 8021     		movs	r1, #128
 2428              	.LBE2654:
ARM GAS  /tmp/ccpbVaEU.s 			page 85


 2429              	.LBE2653:
 2430              	.LBB2656:
 2431              	.LBB2651:
  50:../mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
 2432              		.loc 10 50 0
 2433 0110 1A60     		str	r2, [r3]
 2434              	.LBE2651:
 2435              	.LBE2656:
 2436              	.LBB2657:
 2437              	.LBB2655:
  56:../mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 2438              		.loc 10 56 0
 2439 0112 9A68     		ldr	r2, [r3, #8]
 2440 0114 0A43     		orrs	r2, r1
 2441 0116 9A60     		str	r2, [r3, #8]
 2442              	.LBE2655:
 2443              	.LBE2657:
 2444              	.LBB2658:
 2445              	.LBB2659:
  57:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
 2446              		.loc 10 57 0
 2447 0118 4022     		movs	r2, #64
 2448 011a 9968     		ldr	r1, [r3, #8]
 2449 011c 0A43     		orrs	r2, r1
 2450 011e 9A60     		str	r2, [r3, #8]
 2451              	.LVL162:
 2452              	.LBE2659:
 2453              	.LBE2658:
 2454              	.LBB2660:
 2455              	.LBB2642:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2456              		.loc 10 62 0
 2457 0120 1A68     		ldr	r2, [r3]
 2458 0122 3A43     		orrs	r2, r7
 2459 0124 1A60     		str	r2, [r3]
 2460              	.LVL163:
 2461              	.LBE2642:
 2462              	.LBE2660:
 172:../mculib3/src/uart.h **** 
 2463              		.loc 9 172 0
 2464 0126 314B     		ldr	r3, .L163+68
 2465              	.LBB2661:
 2466              	.LBB2646:
  28:../mculib3/src/interrupt.h **** 
 2467              		.loc 5 28 0
 2468 0128 1856     		ldrsb	r0, [r3, r0]
 2469 012a FFF7FEFF 		bl	NVIC_EnableIRQ
 2470              	.LVL164:
 2471              	.LBE2646:
 2472              	.LBE2661:
 2473              	.LBB2662:
 2474              	.LBB2663:
  64:../mculib3/src/periph/rcc_f0.h **** 
  65:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM1)   APB2ENR.TIM1EN  = true;
  66:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM3)   APB1ENR.TIM3EN  = true;
  67:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM14)  APB1ENR.TIM14EN = true;
  68:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM16)  APB2ENR.TIM16EN = true;
ARM GAS  /tmp/ccpbVaEU.s 			page 86


  69:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM17)  APB2ENR.TIM17EN = true;
  70:../mculib3/src/periph/rcc_f0.h **** 
  71:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1)         AHBENR.DMAEN = true;
 2475              		.loc 16 71 0
 2476 012e 0123     		movs	r3, #1
 2477              	.LBE2663:
 2478              	.LBE2662:
 2479              	.LBB2666:
 2480              	.LBB2667:
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2481              		.loc 12 27 0
 2482 0130 8021     		movs	r1, #128
 2483              	.LBE2667:
 2484              	.LBE2666:
 2485              	.LBB2669:
 2486              	.LBB2664:
 2487              		.loc 16 71 0
 2488 0132 6269     		ldr	r2, [r4, #20]
 2489              	.LBE2664:
 2490              	.LBE2669:
 2491              	.LBB2670:
 2492              	.LBB2671:
  37:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2493              		.loc 12 37 0
 2494 0134 2E48     		ldr	r0, .L163+72
 2495              	.LBE2671:
 2496              	.LBE2670:
 2497              	.LBB2673:
 2498              	.LBB2665:
 2499              		.loc 16 71 0
 2500 0136 1343     		orrs	r3, r2
 2501 0138 6361     		str	r3, [r4, #20]
 2502              	.LBE2665:
 2503              	.LBE2673:
 175:../mculib3/src/uart.h ****                 .set_memory_adr(size_t(uart.buffer.begin()))
 2504              		.loc 9 175 0
 2505 013a 2B6A     		ldr	r3, [r5, #32]
 2506              	.LVL165:
 2507              	.LBB2674:
 2508              	.LBB2675:
  36:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2509              		.loc 12 36 0
 2510 013c 2D4C     		ldr	r4, .L163+76
 2511              	.LBE2675:
 2512              	.LBE2674:
 2513              	.LBB2677:
 2514              	.LBB2678:
  35:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2515              		.loc 12 35 0
 2516 013e 1A68     		ldr	r2, [r3]
 2517 0140 3A43     		orrs	r2, r7
 2518 0142 1A60     		str	r2, [r3]
 2519              	.LVL166:
 2520              	.LBE2678:
 2521              	.LBE2677:
 2522              	.LBB2679:
 2523              	.LBB2680:
ARM GAS  /tmp/ccpbVaEU.s 			page 87


  11:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 2524              		.loc 11 11 0
 2525 0144 6A68     		ldr	r2, [r5, #4]
 2526 0146 9219     		adds	r2, r2, r6
 2527              	.LVL167:
 2528              	.LBE2680:
 2529              	.LBE2679:
 2530              	.LBB2681:
 2531              	.LBB2682:
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 2532              		.loc 12 31 0
 2533 0148 DA60     		str	r2, [r3, #12]
 2534              	.LVL168:
 2535              	.LBE2682:
 2536              	.LBE2681:
 2537              	.LBB2683:
 2538              	.LBB2684:
  77:../mculib3/src/periph/usart_f0.h **** 
 2539              		.loc 10 77 0
 2540 014a EA69     		ldr	r2, [r5, #28]
 2541 014c 2832     		adds	r2, r2, #40
 2542              	.LVL169:
 2543              	.LBE2684:
 2544              	.LBE2683:
 2545              	.LBB2685:
 2546              	.LBB2686:
  32:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 2547              		.loc 12 32 0
 2548 014e 9A60     		str	r2, [r3, #8]
 2549              	.LBE2686:
 2550              	.LBE2685:
 2551              	.LBB2687:
 2552              	.LBB2668:
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2553              		.loc 12 27 0
 2554 0150 1A68     		ldr	r2, [r3]
 2555 0152 0A43     		orrs	r2, r1
 2556 0154 1A60     		str	r2, [r3]
 2557              	.LVL170:
 2558              	.LBE2668:
 2559              	.LBE2687:
 2560              	.LBB2688:
 2561              	.LBB2676:
  36:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2562              		.loc 12 36 0
 2563 0156 1A68     		ldr	r2, [r3]
 2564 0158 2240     		ands	r2, r4
 2565 015a 1A60     		str	r2, [r3]
 2566              	.LVL171:
 2567              	.LBE2676:
 2568              	.LBE2688:
 2569              	.LBB2689:
 2570              	.LBB2672:
  37:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2571              		.loc 12 37 0
 2572 015c 1A68     		ldr	r2, [r3]
 2573 015e 0240     		ands	r2, r0
ARM GAS  /tmp/ccpbVaEU.s 			page 88


 2574 0160 1A60     		str	r2, [r3]
 2575              	.LVL172:
 2576              	.LBE2672:
 2577              	.LBE2689:
 2578              	.LBB2690:
 2579              	.LBB2691:
  39:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2580              		.loc 12 39 0
 2581 0162 0222     		movs	r2, #2
 2582              	.LBE2691:
 2583              	.LBE2690:
 2584              	.LBB2693:
 2585              	.LBB2694:
  28:../mculib3/src/interrupt.h **** 
 2586              		.loc 5 28 0
 2587 0164 0420     		movs	r0, #4
 2588              	.LBE2694:
 2589              	.LBE2693:
 2590              	.LBB2696:
 2591              	.LBB2692:
  39:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2592              		.loc 12 39 0
 2593 0166 1968     		ldr	r1, [r3]
 2594 0168 0A43     		orrs	r2, r1
 2595 016a 1A60     		str	r2, [r3]
 2596              	.LVL173:
 2597              	.LBE2692:
 2598              	.LBE2696:
 182:../mculib3/src/uart.h **** 
 2599              		.loc 9 182 0
 2600 016c 224B     		ldr	r3, .L163+80
 2601              	.LBB2697:
 2602              	.LBB2695:
  28:../mculib3/src/interrupt.h **** 
 2603              		.loc 5 28 0
 2604 016e 1856     		ldrsb	r0, [r3, r0]
 2605 0170 FFF7FEFF 		bl	NVIC_EnableIRQ
 2606              	.LVL174:
 2607              	.LBE2695:
 2608              	.LBE2697:
 184:../mculib3/src/uart.h ****                 .set_memory_adr(size_t(uart.buffer.begin()))
 2609              		.loc 9 184 0
 2610 0174 6B6A     		ldr	r3, [r5, #36]
 2611              	.LVL175:
 2612              	.LBB2698:
 2613              	.LBB2699:
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2614              		.loc 12 27 0
 2615 0176 8021     		movs	r1, #128
 2616              	.LBE2699:
 2617              	.LBE2698:
 2618              	.LBB2701:
 2619              	.LBB2702:
  35:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2620              		.loc 12 35 0
 2621 0178 1A68     		ldr	r2, [r3]
 2622              	.LBE2702:
ARM GAS  /tmp/ccpbVaEU.s 			page 89


 2623              	.LBE2701:
 2624              	.LBB2704:
 2625              	.LBB2705:
  37:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2626              		.loc 12 37 0
 2627 017a 1D48     		ldr	r0, .L163+72
 2628              	.LBE2705:
 2629              	.LBE2704:
 2630              	.LBB2707:
 2631              	.LBB2703:
  35:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2632              		.loc 12 35 0
 2633 017c BA43     		bics	r2, r7
 2634 017e 1A60     		str	r2, [r3]
 2635              	.LVL176:
 2636              	.LBE2703:
 2637              	.LBE2707:
 2638              	.LBB2708:
 2639              	.LBB2709:
  11:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 2640              		.loc 11 11 0
 2641 0180 6A68     		ldr	r2, [r5, #4]
 2642 0182 9219     		adds	r2, r2, r6
 2643              	.LVL177:
 2644              	.LBE2709:
 2645              	.LBE2708:
 2646              	.LBB2710:
 2647              	.LBB2711:
  31:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 2648              		.loc 12 31 0
 2649 0184 DA60     		str	r2, [r3, #12]
 2650              	.LVL178:
 2651              	.LBE2711:
 2652              	.LBE2710:
 2653              	.LBB2712:
 2654              	.LBB2713:
  77:../mculib3/src/periph/usart_f0.h **** 
 2655              		.loc 10 77 0
 2656 0186 EA69     		ldr	r2, [r5, #28]
 2657 0188 2832     		adds	r2, r2, #40
 2658              	.LVL179:
 2659              	.LBE2713:
 2660              	.LBE2712:
 2661              	.LBB2714:
 2662              	.LBB2715:
  32:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 2663              		.loc 12 32 0
 2664 018a 9A60     		str	r2, [r3, #8]
 2665              	.LVL180:
 2666              	.LBE2715:
 2667              	.LBE2714:
 2668              	.LBB2716:
 2669              	.LBB2717:
  33:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2670              		.loc 12 33 0
 2671 018c FF22     		movs	r2, #255
 2672 018e 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccpbVaEU.s 			page 90


 2673              	.LVL181:
 2674              	.LBE2717:
 2675              	.LBE2716:
 2676              	.LBB2718:
 2677              	.LBB2700:
  27:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2678              		.loc 12 27 0
 2679 0190 1A68     		ldr	r2, [r3]
 2680 0192 0A43     		orrs	r2, r1
 2681 0194 1A60     		str	r2, [r3]
 2682              	.LVL182:
 2683              	.LBE2700:
 2684              	.LBE2718:
 2685              	.LBB2719:
 2686              	.LBB2720:
  36:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2687              		.loc 12 36 0
 2688 0196 1A68     		ldr	r2, [r3]
 2689 0198 1440     		ands	r4, r2
 2690 019a 1C60     		str	r4, [r3]
 2691              	.LVL183:
 2692              	.LBE2720:
 2693              	.LBE2719:
 2694              	.LBB2721:
 2695              	.LBB2706:
  37:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 2696              		.loc 12 37 0
 2697 019c 1A68     		ldr	r2, [r3]
 2698 019e 0240     		ands	r2, r0
 2699 01a0 1A60     		str	r2, [r3]
 2700              	.LVL184:
 2701              	.LBE2706:
 2702              	.LBE2721:
 193:../mculib3/src/uart.h **** 
 2703              		.loc 9 193 0
 2704 01a2 3000     		movs	r0, r6
 2705 01a4 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2706              	.L164:
 2707 01a6 C046     		.align	2
 2708              	.L163:
 2709 01a8 00000000 		.word	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_
 2710 01ac 00100240 		.word	1073876992
 2711 01b0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
 2712 01b4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
 2713 01b8 FFFFF3FF 		.word	-786433
 2714 01bc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
 2715 01c0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
 2716 01c4 FFFFCFFF 		.word	-3145729
 2717 01c8 FFF0FFFF 		.word	-3841
 2718 01cc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
 2719 01d0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
 2720 01d4 FFFFFCFF 		.word	-196609
 2721 01d8 00000000 		.word	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_IL
 2722 01dc 00000240 		.word	1073872896
 2723 01e0 00380140 		.word	1073821696
 2724 01e4 1C000240 		.word	1073872924
 2725 01e8 30000240 		.word	1073872944
ARM GAS  /tmp/ccpbVaEU.s 			page 91


 2726 01ec 00000000 		.word	.LANCHOR5
 2727 01f0 FFFCFFFF 		.word	-769
 2728 01f4 FFF3FFFF 		.word	-3073
 2729 01f8 00000000 		.word	.LANCHOR3
 2730              		.cfi_endproc
 2731              	.LFE3768:
 2733              		.section	.text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_
 2734              		.align	1
 2735              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 2736              		.syntax unified
 2737              		.code	16
 2738              		.thumb_func
 2739              		.fpu softvfp
 2741              	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2
 2742              	.LFB4054:
  34:../mculib3/src/pin.h ****    bool operator^= (bool v) 
  35:../mculib3/src/pin.h ****    {
  36:../mculib3/src/pin.h ****       auto tmp {is_set()};
  37:../mculib3/src/pin.h ****       if (v) toggle();
  38:../mculib3/src/pin.h ****       return tmp ^ v;
  39:../mculib3/src/pin.h ****    }
  40:../mculib3/src/pin.h ****    operator bool() { return is_set(); }
  41:../mculib3/src/pin.h **** };
  42:../mculib3/src/pin.h **** 
  43:../mculib3/src/pin.h **** template<mcu::PinMode mode, class ... Pins>
  44:../mculib3/src/pin.h **** meta::tuple_generate_t<Pin&, sizeof...(Pins)> make_pins ()
 2743              		.loc 13 44 0
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 8
 2746              		@ frame_needed = 0, uses_anonymous_args = 0
 2747              	.LVL185:
 2748 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 2749              	.LCFI16:
 2750              		.cfi_def_cfa_offset 32
 2751              		.cfi_offset 0, -32
 2752              		.cfi_offset 1, -28
 2753              		.cfi_offset 2, -24
 2754              		.cfi_offset 4, -20
 2755              		.cfi_offset 5, -16
 2756              		.cfi_offset 6, -12
 2757              		.cfi_offset 7, -8
 2758              		.cfi_offset 14, -4
 2759              	.LBB2828:
 2760              	.LBB2829:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2761              		.loc 13 21 0
 2762 0002 0121     		movs	r1, #1
 2763 0004 6B4A     		ldr	r2, .L174
 2764 0006 1368     		ldr	r3, [r2]
 2765 0008 0B40     		ands	r3, r1
 2766 000a 04D1     		bne	.L166
 2767              	.LVL186:
 2768              	.LBB2830:
 2769              	.LBB2831:
 2770              	.LBB2832:
  17:../mculib3/src/pin.h **** 
 2771              		.loc 13 17 0
ARM GAS  /tmp/ccpbVaEU.s 			page 92


 2772 000c 6A4D     		ldr	r5, .L174+4
 2773 000e 6B4C     		ldr	r4, .L174+8
 2774 0010 6B60     		str	r3, [r5, #4]
 2775              	.LVL187:
 2776 0012 2C60     		str	r4, [r5]
 2777              	.LBE2832:
 2778              	.LBE2831:
 2779              	.LBE2830:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2780              		.loc 13 21 0
 2781 0014 1160     		str	r1, [r2]
 2782              	.L166:
 2783              	.LBB2833:
 2784              	.LBB2834:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 2785              		.loc 16 58 0
 2786 0016 8022     		movs	r2, #128
 2787 0018 694B     		ldr	r3, .L174+12
 2788 001a D202     		lsls	r2, r2, #11
 2789 001c 5969     		ldr	r1, [r3, #20]
 2790 001e 0A43     		orrs	r2, r1
 2791              	.LBE2834:
 2792              	.LBE2833:
 2793              	.LBB2836:
 2794              	.LBB2837:
 2795              	.LBB2838:
  90:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 2796              		.loc 14 90 0
 2797 0020 0321     		movs	r1, #3
 2798              	.LBE2838:
 2799              	.LBE2837:
 2800              	.LBE2836:
 2801              	.LBB2841:
 2802              	.LBB2835:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 2803              		.loc 16 58 0
 2804 0022 5A61     		str	r2, [r3, #20]
 2805              	.LBE2835:
 2806              	.LBE2841:
  24:../mculib3/src/pin.h ****       return pin;
 2807              		.loc 13 24 0
 2808 0024 644A     		ldr	r2, .L174+4
 2809 0026 1468     		ldr	r4, [r2]
 2810              	.LVL188:
 2811              	.LBB2842:
 2812              	.LBB2840:
 2813              	.LBB2839:
  90:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 2814              		.loc 14 90 0
 2815 0028 2268     		ldr	r2, [r4]
 2816 002a 8A43     		bics	r2, r1
 2817 002c 0239     		subs	r1, r1, #2
 2818 002e 0A43     		orrs	r2, r1
 2819 0030 2260     		str	r2, [r4]
 2820              	.LVL189:
 2821              	.LBE2839:
 2822              	.LBE2840:
ARM GAS  /tmp/ccpbVaEU.s 			page 93


 2823              	.LBE2842:
 2824              	.LBE2829:
 2825              	.LBE2828:
 2826              	.LBB2843:
 2827              	.LBB2844:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2828              		.loc 13 21 0
 2829 0032 644C     		ldr	r4, .L174+16
 2830 0034 2568     		ldr	r5, [r4]
 2831 0036 0D42     		tst	r5, r1
 2832 0038 06D1     		bne	.L167
 2833              	.LVL190:
 2834              	.LBB2845:
 2835              	.LBB2846:
 2836              	.LBB2847:
  17:../mculib3/src/pin.h **** 
 2837              		.loc 13 17 0
 2838 003a 9025     		movs	r5, #144
 2839 003c 624A     		ldr	r2, .L174+20
 2840 003e ED05     		lsls	r5, r5, #23
 2841 0040 1560     		str	r5, [r2]
 2842 0042 0725     		movs	r5, #7
 2843              	.LBE2847:
 2844              	.LBE2846:
 2845              	.LBE2845:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2846              		.loc 13 21 0
 2847 0044 2160     		str	r1, [r4]
 2848              	.LBB2850:
 2849              	.LBB2849:
 2850              	.LBB2848:
  17:../mculib3/src/pin.h **** 
 2851              		.loc 13 17 0
 2852 0046 5560     		str	r5, [r2, #4]
 2853              	.LVL191:
 2854              	.L167:
 2855              	.LBE2848:
 2856              	.LBE2849:
 2857              	.LBE2850:
 2858              	.LBB2851:
 2859              	.LBB2852:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 2860              		.loc 16 57 0
 2861 0048 8021     		movs	r1, #128
 2862 004a 5C69     		ldr	r4, [r3, #20]
 2863 004c 8902     		lsls	r1, r1, #10
 2864 004e 2143     		orrs	r1, r4
 2865              	.LBE2852:
 2866              	.LBE2851:
  24:../mculib3/src/pin.h ****       return pin;
 2867              		.loc 13 24 0
 2868 0050 5D4A     		ldr	r2, .L174+20
 2869              	.LBB2854:
 2870              	.LBB2853:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 2871              		.loc 16 57 0
 2872 0052 5961     		str	r1, [r3, #20]
ARM GAS  /tmp/ccpbVaEU.s 			page 94


 2873              	.LBE2853:
 2874              	.LBE2854:
  24:../mculib3/src/pin.h ****       return pin;
 2875              		.loc 13 24 0
 2876 0054 1568     		ldr	r5, [r2]
 2877              	.LVL192:
 2878              	.LBB2855:
 2879              	.LBB2856:
 2880              	.LBB2857:
  97:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 2881              		.loc 14 97 0
 2882 0056 5D4C     		ldr	r4, .L174+24
 2883 0058 2968     		ldr	r1, [r5]
 2884 005a 0C40     		ands	r4, r1
 2885 005c 8021     		movs	r1, #128
 2886 005e C901     		lsls	r1, r1, #7
 2887 0060 2143     		orrs	r1, r4
 2888 0062 2960     		str	r1, [r5]
 2889              	.LVL193:
 2890              	.LBE2857:
 2891              	.LBE2856:
 2892              	.LBE2855:
 2893              	.LBE2844:
 2894              	.LBE2843:
 2895              	.LBB2858:
 2896              	.LBB2859:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2897              		.loc 13 21 0
 2898 0064 0125     		movs	r5, #1
 2899 0066 5A4C     		ldr	r4, .L174+28
 2900 0068 5A49     		ldr	r1, .L174+32
 2901 006a 2668     		ldr	r6, [r4]
 2902 006c 2E42     		tst	r6, r5
 2903 006e 05D1     		bne	.L168
 2904              	.LVL194:
 2905              	.LBB2860:
 2906              	.LBB2861:
 2907              	.LBB2862:
  17:../mculib3/src/pin.h **** 
 2908              		.loc 13 17 0
 2909 0070 9026     		movs	r6, #144
 2910 0072 F605     		lsls	r6, r6, #23
 2911 0074 0E60     		str	r6, [r1]
 2912 0076 0626     		movs	r6, #6
 2913              	.LBE2862:
 2914              	.LBE2861:
 2915              	.LBE2860:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2916              		.loc 13 21 0
 2917 0078 2560     		str	r5, [r4]
 2918              	.LBB2865:
 2919              	.LBB2864:
 2920              	.LBB2863:
  17:../mculib3/src/pin.h **** 
 2921              		.loc 13 17 0
 2922 007a 4E60     		str	r6, [r1, #4]
 2923              	.LVL195:
ARM GAS  /tmp/ccpbVaEU.s 			page 95


 2924              	.L168:
 2925              	.LBE2863:
 2926              	.LBE2864:
 2927              	.LBE2865:
 2928              	.LBB2866:
 2929              	.LBB2867:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 2930              		.loc 16 57 0
 2931 007c 8024     		movs	r4, #128
 2932 007e 5D69     		ldr	r5, [r3, #20]
 2933 0080 A402     		lsls	r4, r4, #10
 2934 0082 2C43     		orrs	r4, r5
 2935 0084 5C61     		str	r4, [r3, #20]
 2936              	.LBE2867:
 2937              	.LBE2866:
  24:../mculib3/src/pin.h ****       return pin;
 2938              		.loc 13 24 0
 2939 0086 0E68     		ldr	r6, [r1]
 2940              	.LVL196:
 2941              	.LBB2868:
 2942              	.LBB2869:
 2943              	.LBB2870:
  96:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
 2944              		.loc 14 96 0
 2945 0088 534D     		ldr	r5, .L174+36
 2946 008a 3468     		ldr	r4, [r6]
 2947 008c 2540     		ands	r5, r4
 2948 008e 8024     		movs	r4, #128
 2949 0090 6401     		lsls	r4, r4, #5
 2950 0092 2C43     		orrs	r4, r5
 2951 0094 3460     		str	r4, [r6]
 2952              	.LVL197:
 2953              	.LBE2870:
 2954              	.LBE2869:
 2955              	.LBE2868:
 2956              	.LBE2859:
 2957              	.LBE2858:
 2958              	.LBB2871:
 2959              	.LBB2872:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2960              		.loc 13 21 0
 2961 0096 0126     		movs	r6, #1
 2962 0098 504D     		ldr	r5, .L174+40
 2963 009a 514C     		ldr	r4, .L174+44
 2964 009c 2F68     		ldr	r7, [r5]
 2965 009e 3742     		tst	r7, r6
 2966 00a0 05D1     		bne	.L169
 2967              	.LVL198:
 2968              	.LBB2873:
 2969              	.LBB2874:
 2970              	.LBB2875:
  17:../mculib3/src/pin.h **** 
 2971              		.loc 13 17 0
 2972 00a2 9027     		movs	r7, #144
 2973 00a4 FF05     		lsls	r7, r7, #23
 2974 00a6 2760     		str	r7, [r4]
 2975 00a8 0527     		movs	r7, #5
ARM GAS  /tmp/ccpbVaEU.s 			page 96


 2976              	.LBE2875:
 2977              	.LBE2874:
 2978              	.LBE2873:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 2979              		.loc 13 21 0
 2980 00aa 2E60     		str	r6, [r5]
 2981              	.LBB2878:
 2982              	.LBB2877:
 2983              	.LBB2876:
  17:../mculib3/src/pin.h **** 
 2984              		.loc 13 17 0
 2985 00ac 6760     		str	r7, [r4, #4]
 2986              	.LVL199:
 2987              	.L169:
 2988              	.LBE2876:
 2989              	.LBE2877:
 2990              	.LBE2878:
 2991              	.LBB2879:
 2992              	.LBB2880:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 2993              		.loc 16 57 0
 2994 00ae 8025     		movs	r5, #128
 2995 00b0 5E69     		ldr	r6, [r3, #20]
 2996 00b2 AD02     		lsls	r5, r5, #10
 2997 00b4 3543     		orrs	r5, r6
 2998 00b6 5D61     		str	r5, [r3, #20]
 2999              	.LBE2880:
 3000              	.LBE2879:
  24:../mculib3/src/pin.h ****       return pin;
 3001              		.loc 13 24 0
 3002 00b8 2568     		ldr	r5, [r4]
 3003              	.LBB2881:
 3004              	.LBB2882:
 3005              	.LBB2883:
  95:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3006              		.loc 14 95 0
 3007 00ba 4A4F     		ldr	r7, .L174+48
 3008 00bc 2E68     		ldr	r6, [r5]
 3009              	.LBE2883:
 3010              	.LBE2882:
 3011              	.LBE2881:
  24:../mculib3/src/pin.h ****       return pin;
 3012              		.loc 13 24 0
 3013 00be AC46     		mov	ip, r5
 3014              	.LVL200:
 3015              	.LBB2886:
 3016              	.LBB2885:
 3017              	.LBB2884:
  95:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3018              		.loc 14 95 0
 3019 00c0 8025     		movs	r5, #128
 3020              	.LVL201:
 3021 00c2 3E40     		ands	r6, r7
 3022 00c4 ED00     		lsls	r5, r5, #3
 3023 00c6 3543     		orrs	r5, r6
 3024 00c8 6646     		mov	r6, ip
 3025 00ca 3560     		str	r5, [r6]
ARM GAS  /tmp/ccpbVaEU.s 			page 97


 3026              	.LVL202:
 3027              	.LBE2884:
 3028              	.LBE2885:
 3029              	.LBE2886:
 3030              	.LBE2872:
 3031              	.LBE2871:
 3032              	.LBB2887:
 3033              	.LBB2888:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3034              		.loc 13 21 0
 3035 00cc 0125     		movs	r5, #1
 3036 00ce AC46     		mov	ip, r5
 3037 00d0 6246     		mov	r2, ip
 3038 00d2 454E     		ldr	r6, .L174+52
 3039 00d4 0197     		str	r7, [sp, #4]
 3040 00d6 3768     		ldr	r7, [r6]
 3041 00d8 444D     		ldr	r5, .L174+56
 3042 00da 1742     		tst	r7, r2
 3043 00dc 04D1     		bne	.L170
 3044              	.LVL203:
 3045              	.LBB2889:
 3046              	.LBB2890:
 3047              	.LBB2891:
  17:../mculib3/src/pin.h **** 
 3048              		.loc 13 17 0
 3049 00de 374F     		ldr	r7, .L174+8
 3050              	.LBE2891:
 3051              	.LBE2890:
 3052              	.LBE2889:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3053              		.loc 13 21 0
 3054 00e0 3260     		str	r2, [r6]
 3055              	.LBB2894:
 3056              	.LBB2893:
 3057              	.LBB2892:
  17:../mculib3/src/pin.h **** 
 3058              		.loc 13 17 0
 3059 00e2 2F60     		str	r7, [r5]
 3060 00e4 0527     		movs	r7, #5
 3061 00e6 6F60     		str	r7, [r5, #4]
 3062              	.LVL204:
 3063              	.L170:
 3064              	.LBE2892:
 3065              	.LBE2893:
 3066              	.LBE2894:
 3067              	.LBB2895:
 3068              	.LBB2896:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3069              		.loc 16 58 0
 3070 00e8 8026     		movs	r6, #128
 3071 00ea 5F69     		ldr	r7, [r3, #20]
 3072 00ec F602     		lsls	r6, r6, #11
 3073 00ee 3E43     		orrs	r6, r7
 3074              	.LBE2896:
 3075              	.LBE2895:
 3076              	.LBB2898:
 3077              	.LBB2899:
ARM GAS  /tmp/ccpbVaEU.s 			page 98


 3078              	.LBB2900:
  95:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3079              		.loc 14 95 0
 3080 00f0 8027     		movs	r7, #128
 3081              	.LBE2900:
 3082              	.LBE2899:
 3083              	.LBE2898:
 3084              	.LBB2903:
 3085              	.LBB2897:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3086              		.loc 16 58 0
 3087 00f2 5E61     		str	r6, [r3, #20]
 3088              	.LBE2897:
 3089              	.LBE2903:
  24:../mculib3/src/pin.h ****       return pin;
 3090              		.loc 13 24 0
 3091 00f4 2D68     		ldr	r5, [r5]
 3092              	.LVL205:
 3093              	.LBB2904:
 3094              	.LBB2902:
 3095              	.LBB2901:
  95:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3096              		.loc 14 95 0
 3097 00f6 019A     		ldr	r2, [sp, #4]
 3098 00f8 2E68     		ldr	r6, [r5]
 3099 00fa FF00     		lsls	r7, r7, #3
 3100 00fc 1640     		ands	r6, r2
 3101 00fe 3743     		orrs	r7, r6
 3102 0100 2F60     		str	r7, [r5]
 3103              	.LVL206:
 3104              	.LBE2901:
 3105              	.LBE2902:
 3106              	.LBE2904:
 3107              	.LBE2888:
 3108              	.LBE2887:
 3109              	.LBB2905:
 3110              	.LBB2906:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3111              		.loc 13 21 0
 3112 0102 0127     		movs	r7, #1
 3113 0104 3A4E     		ldr	r6, .L174+60
 3114 0106 3B4D     		ldr	r5, .L174+64
 3115 0108 3268     		ldr	r2, [r6]
 3116 010a 3A42     		tst	r2, r7
 3117 010c 04D1     		bne	.L171
 3118              	.LVL207:
 3119              	.LBB2907:
 3120              	.LBB2908:
 3121              	.LBB2909:
  17:../mculib3/src/pin.h **** 
 3122              		.loc 13 17 0
 3123 010e 2B4A     		ldr	r2, .L174+8
 3124              	.LBE2909:
 3125              	.LBE2908:
 3126              	.LBE2907:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3127              		.loc 13 21 0
ARM GAS  /tmp/ccpbVaEU.s 			page 99


 3128 0110 3760     		str	r7, [r6]
 3129              	.LBB2912:
 3130              	.LBB2911:
 3131              	.LBB2910:
  17:../mculib3/src/pin.h **** 
 3132              		.loc 13 17 0
 3133 0112 2A60     		str	r2, [r5]
 3134 0114 0422     		movs	r2, #4
 3135 0116 6A60     		str	r2, [r5, #4]
 3136              	.LVL208:
 3137              	.L171:
 3138              	.LBE2910:
 3139              	.LBE2911:
 3140              	.LBE2912:
 3141              	.LBB2913:
 3142              	.LBB2914:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3143              		.loc 16 58 0
 3144 0118 8026     		movs	r6, #128
 3145 011a 5F69     		ldr	r7, [r3, #20]
 3146 011c F602     		lsls	r6, r6, #11
 3147 011e 3E43     		orrs	r6, r7
 3148 0120 5E61     		str	r6, [r3, #20]
 3149              	.LBE2914:
 3150              	.LBE2913:
  24:../mculib3/src/pin.h ****       return pin;
 3151              		.loc 13 24 0
 3152 0122 2E68     		ldr	r6, [r5]
 3153              	.LVL209:
 3154              	.LBB2915:
 3155              	.LBB2916:
 3156              	.LBB2917:
  94:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
 3157              		.loc 14 94 0
 3158 0124 344F     		ldr	r7, .L174+68
 3159 0126 3568     		ldr	r5, [r6]
 3160 0128 2F40     		ands	r7, r5
 3161 012a 8025     		movs	r5, #128
 3162 012c 6D00     		lsls	r5, r5, #1
 3163 012e 3D43     		orrs	r5, r7
 3164              	.LBE2917:
 3165              	.LBE2916:
 3166              	.LBE2915:
 3167              	.LBE2906:
 3168              	.LBE2905:
 3169              	.LBB2922:
 3170              	.LBB2923:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3171              		.loc 13 21 0
 3172 0130 0127     		movs	r7, #1
 3173              	.LBE2923:
 3174              	.LBE2922:
 3175              	.LBB2941:
 3176              	.LBB2921:
 3177              	.LBB2920:
 3178              	.LBB2919:
 3179              	.LBB2918:
ARM GAS  /tmp/ccpbVaEU.s 			page 100


  94:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
 3180              		.loc 14 94 0
 3181 0132 3560     		str	r5, [r6]
 3182              	.LVL210:
 3183              	.LBE2918:
 3184              	.LBE2919:
 3185              	.LBE2920:
 3186              	.LBE2921:
 3187              	.LBE2941:
 3188              	.LBB2942:
 3189              	.LBB2940:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3190              		.loc 13 21 0
 3191 0134 314E     		ldr	r6, .L174+72
 3192 0136 324D     		ldr	r5, .L174+76
 3193 0138 3268     		ldr	r2, [r6]
 3194 013a 3A42     		tst	r2, r7
 3195 013c 04D1     		bne	.L172
 3196              	.LVL211:
 3197              	.LBB2924:
 3198              	.LBB2925:
 3199              	.LBB2926:
  17:../mculib3/src/pin.h **** 
 3200              		.loc 13 17 0
 3201 013e 1F4A     		ldr	r2, .L174+8
 3202              	.LBE2926:
 3203              	.LBE2925:
 3204              	.LBE2924:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3205              		.loc 13 21 0
 3206 0140 3760     		str	r7, [r6]
 3207              	.LBB2929:
 3208              	.LBB2928:
 3209              	.LBB2927:
  17:../mculib3/src/pin.h **** 
 3210              		.loc 13 17 0
 3211 0142 2A60     		str	r2, [r5]
 3212 0144 0322     		movs	r2, #3
 3213 0146 6A60     		str	r2, [r5, #4]
 3214              	.LVL212:
 3215              	.L172:
 3216              	.LBE2927:
 3217              	.LBE2928:
 3218              	.LBE2929:
 3219              	.LBB2930:
 3220              	.LBB2931:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3221              		.loc 16 58 0
 3222 0148 8026     		movs	r6, #128
 3223 014a 5F69     		ldr	r7, [r3, #20]
 3224 014c F602     		lsls	r6, r6, #11
 3225 014e 3E43     		orrs	r6, r7
 3226              	.LBE2931:
 3227              	.LBE2930:
 3228              	.LBB2933:
 3229              	.LBB2934:
 3230              	.LBB2935:
ARM GAS  /tmp/ccpbVaEU.s 			page 101


  93:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
 3231              		.loc 14 93 0
 3232 0150 C027     		movs	r7, #192
 3233              	.LBE2935:
 3234              	.LBE2934:
 3235              	.LBE2933:
 3236              	.LBB2938:
 3237              	.LBB2932:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3238              		.loc 16 58 0
 3239 0152 5E61     		str	r6, [r3, #20]
 3240              	.LBE2932:
 3241              	.LBE2938:
  24:../mculib3/src/pin.h ****       return pin;
 3242              		.loc 13 24 0
 3243 0154 2E68     		ldr	r6, [r5]
 3244              	.LVL213:
 3245              	.LBB2939:
 3246              	.LBB2937:
 3247              	.LBB2936:
  93:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
 3248              		.loc 14 93 0
 3249 0156 3568     		ldr	r5, [r6]
 3250 0158 BD43     		bics	r5, r7
 3251 015a 2F00     		movs	r7, r5
 3252 015c 4025     		movs	r5, #64
 3253 015e 3D43     		orrs	r5, r7
 3254 0160 3560     		str	r5, [r6]
 3255              	.LVL214:
 3256              	.LBE2936:
 3257              	.LBE2937:
 3258              	.LBE2939:
 3259              	.LBE2940:
 3260              	.LBE2942:
 3261              	.LBB2943:
 3262              	.LBB2944:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3263              		.loc 13 21 0
 3264 0162 0126     		movs	r6, #1
 3265 0164 274D     		ldr	r5, .L174+80
 3266 0166 2A68     		ldr	r2, [r5]
 3267 0168 3242     		tst	r2, r6
 3268 016a 06D1     		bne	.L173
 3269              	.LVL215:
 3270              	.LBB2945:
 3271              	.LBB2946:
 3272              	.LBB2947:
  17:../mculib3/src/pin.h **** 
 3273              		.loc 13 17 0
 3274 016c 9022     		movs	r2, #144
 3275 016e 264F     		ldr	r7, .L174+84
 3276 0170 D205     		lsls	r2, r2, #23
 3277 0172 3A60     		str	r2, [r7]
 3278 0174 0F22     		movs	r2, #15
 3279              	.LBE2947:
 3280              	.LBE2946:
 3281              	.LBE2945:
ARM GAS  /tmp/ccpbVaEU.s 			page 102


  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3282              		.loc 13 21 0
 3283 0176 2E60     		str	r6, [r5]
 3284              	.LBB2950:
 3285              	.LBB2949:
 3286              	.LBB2948:
  17:../mculib3/src/pin.h **** 
 3287              		.loc 13 17 0
 3288 0178 7A60     		str	r2, [r7, #4]
 3289              	.LVL216:
 3290              	.L173:
 3291              	.LBE2948:
 3292              	.LBE2949:
 3293              	.LBE2950:
 3294              	.LBB2951:
 3295              	.LBB2952:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3296              		.loc 16 57 0
 3297 017a 8025     		movs	r5, #128
 3298              	.LBE2952:
 3299              	.LBE2951:
 3300              	.LBB2954:
 3301              	.LBB2955:
 3302              	.LBB2956:
 105:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 3303              		.loc 14 105 0
 3304 017c 8027     		movs	r7, #128
 3305              	.LBE2956:
 3306              	.LBE2955:
 3307              	.LBE2954:
 3308              	.LBB2961:
 3309              	.LBB2953:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3310              		.loc 16 57 0
 3311 017e 5E69     		ldr	r6, [r3, #20]
 3312 0180 AD02     		lsls	r5, r5, #10
 3313 0182 3543     		orrs	r5, r6
 3314 0184 5D61     		str	r5, [r3, #20]
 3315              	.LBE2953:
 3316              	.LBE2961:
  24:../mculib3/src/pin.h ****       return pin;
 3317              		.loc 13 24 0
 3318 0186 204D     		ldr	r5, .L174+84
 3319              	.LBB2962:
 3320              	.LBB2959:
 3321              	.LBB2957:
 105:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 3322              		.loc 14 105 0
 3323 0188 FF05     		lsls	r7, r7, #23
 3324              	.LBE2957:
 3325              	.LBE2959:
 3326              	.LBE2962:
  24:../mculib3/src/pin.h ****       return pin;
 3327              		.loc 13 24 0
 3328 018a 2E68     		ldr	r6, [r5]
 3329              	.LVL217:
 3330              	.LBE2944:
ARM GAS  /tmp/ccpbVaEU.s 			page 103


 3331              	.LBE2943:
  45:../mculib3/src/pin.h **** {
  46:../mculib3/src/pin.h ****    return std::tie(Pin::make<Pins, mode>()...);
  47:../mculib3/src/pin.h **** }
 3332              		.loc 13 47 0
 3333              		@ sp needed
 3334              	.LBB2965:
 3335              	.LBB2964:
 3336              	.LBB2963:
 3337              	.LBB2960:
 3338              	.LBB2958:
 105:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 3339              		.loc 14 105 0
 3340 018c 3368     		ldr	r3, [r6]
 3341 018e 9B00     		lsls	r3, r3, #2
 3342 0190 9B08     		lsrs	r3, r3, #2
 3343 0192 3B43     		orrs	r3, r7
 3344 0194 3360     		str	r3, [r6]
 3345              	.LVL218:
 3346              	.LBE2958:
 3347              	.LBE2960:
 3348              	.LBE2963:
 3349              	.LBE2964:
 3350              	.LBE2965:
 3351              	.LBB2966:
 3352              	.LBB2967:
 3353              	.LBB2968:
 3354              	.LBB2969:
 3355              	.LBB2970:
 3356              	.LBB2971:
 3357              	.LBB2972:
 3358              	.LBB2973:
 3359              	.LBB2974:
 3360              	.LBB2975:
 3361              	.LBB2976:
 3362              		.file 19 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <tuple> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // a copy of the GCC Runtime Library Exception along with this program;
ARM GAS  /tmp/ccpbVaEU.s 			page 104


  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** /** @file include/tuple
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #ifndef _GLIBCXX_TUPLE
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define _GLIBCXX_TUPLE 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <array>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/uses_allocator.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/invoke.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @addtogroup utilities
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @{
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple;
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple : is_empty<_Tp> { };
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Using EBO for elements that are tuples causes ambiguous base errors.
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _El0, typename... _El>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple<tuple<_El0, _El...>> : false_type { };
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Use the Empty Base-class Optimization for empty, non-final types.
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     using __empty_not_final
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     = typename conditional<__is_final(_Tp), false_type,
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			   __is_empty_non_tuple<_Tp>>::type;
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head,
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	   bool = __empty_not_final<_Head>::value>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base;
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, true>
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Head
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 105


  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head(__h) { }
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__h)) { }
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a) { }
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(*__a._M_a) { }
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead)) { }
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead)) { }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead), *__a._M_a) { }
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b; }
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b; }
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, false>
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 3363              		.loc 19 126 0
 3364 0196 1A4B     		ldr	r3, .L174+76
 3365              	.LBE2976:
 3366              	.LBE2975:
 3367              	.LBB2978:
 3368              	.LBB2979:
 3369              	.LBB2980:
 3370 0198 0560     		str	r5, [r0]
 3371              	.LVL219:
ARM GAS  /tmp/ccpbVaEU.s 			page 106


 3372              	.LBE2980:
 3373              	.LBE2979:
 3374              	.LBE2978:
 3375              	.LBB2981:
 3376              	.LBB2977:
 3377 019a 4360     		str	r3, [r0, #4]
 3378              	.LVL220:
 3379              	.LBE2977:
 3380              	.LBE2981:
 3381              	.LBE2974:
 3382              	.LBB2982:
 3383              	.LBB2983:
 3384 019c 154B     		ldr	r3, .L174+64
 3385              	.LBE2983:
 3386              	.LBE2982:
 3387              	.LBE2973:
 3388              	.LBE2972:
 3389              	.LBB2991:
 3390              	.LBB2992:
 3391 019e 0461     		str	r4, [r0, #16]
 3392              	.LBE2992:
 3393              	.LBE2991:
 3394              	.LBB2993:
 3395              	.LBB2986:
 3396              	.LBB2985:
 3397              	.LBB2984:
 3398 01a0 8360     		str	r3, [r0, #8]
 3399              	.LVL221:
 3400              	.LBE2984:
 3401              	.LBE2985:
 3402              	.LBE2986:
 3403              	.LBB2987:
 3404              	.LBB2988:
 3405 01a2 124B     		ldr	r3, .L174+56
 3406              	.LBE2988:
 3407              	.LBE2987:
 3408              	.LBE2993:
 3409              	.LBE2971:
 3410              	.LBB2995:
 3411              	.LBB2996:
 3412 01a4 4161     		str	r1, [r0, #20]
 3413              	.LBE2996:
 3414              	.LBE2995:
 3415              	.LBB2997:
 3416              	.LBB2994:
 3417              	.LBB2990:
 3418              	.LBB2989:
 3419 01a6 C360     		str	r3, [r0, #12]
 3420              	.LVL222:
 3421              	.LBE2989:
 3422              	.LBE2990:
 3423              	.LBE2994:
 3424              	.LBE2997:
 3425              	.LBE2970:
 3426              	.LBB2998:
 3427              	.LBB2999:
 3428 01a8 074B     		ldr	r3, .L174+20
ARM GAS  /tmp/ccpbVaEU.s 			page 107


 3429 01aa 8361     		str	r3, [r0, #24]
 3430              	.LVL223:
 3431              	.LBE2999:
 3432              	.LBE2998:
 3433              	.LBE2969:
 3434              	.LBB3000:
 3435              	.LBB3001:
 3436 01ac 024B     		ldr	r3, .L174+4
 3437 01ae C361     		str	r3, [r0, #28]
 3438              	.LVL224:
 3439              	.LBE3001:
 3440              	.LBE3000:
 3441              	.LBE2968:
 3442              	.LBE2967:
 3443              	.LBE2966:
 3444              		.loc 13 47 0
 3445 01b0 FEBD     		pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 3446              	.L175:
 3447 01b2 C046     		.align	2
 3448              	.L174:
 3449 01b4 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 3450 01b8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 3451 01bc 00040048 		.word	1207960576
 3452 01c0 00100240 		.word	1073876992
 3453 01c4 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 3454 01c8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 3455 01cc FF3FFFFF 		.word	-49153
 3456 01d0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 3457 01d4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 3458 01d8 FFCFFFFF 		.word	-12289
 3459 01dc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 3460 01e0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 3461 01e4 FFF3FFFF 		.word	-3073
 3462 01e8 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 3463 01ec 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 3464 01f0 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 3465 01f4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 3466 01f8 FFFCFFFF 		.word	-769
 3467 01fc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 3468 0200 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 3469 0204 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 3470 0208 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 3471              		.cfi_endproc
 3472              	.LFE4054:
 3474              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 3475              		.thumb_set _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3
 3476              		.section	.text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_
 3477              		.align	1
 3478              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 3479              		.syntax unified
 3480              		.code	16
 3481              		.thumb_func
 3482              		.fpu softvfp
 3484              	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS
 3485              	.LFB4063:
  44:../mculib3/src/pin.h **** {
 3486              		.loc 13 44 0
ARM GAS  /tmp/ccpbVaEU.s 			page 108


 3487              		.cfi_startproc
 3488              		@ args = 0, pretend = 0, frame = 8
 3489              		@ frame_needed = 0, uses_anonymous_args = 0
 3490              	.LVL225:
 3491 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 3492              	.LCFI17:
 3493              		.cfi_def_cfa_offset 32
 3494              		.cfi_offset 0, -32
 3495              		.cfi_offset 1, -28
 3496              		.cfi_offset 2, -24
 3497              		.cfi_offset 4, -20
 3498              		.cfi_offset 5, -16
 3499              		.cfi_offset 6, -12
 3500              		.cfi_offset 7, -8
 3501              		.cfi_offset 14, -4
 3502              	.LBB3134:
 3503              	.LBB3135:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3504              		.loc 13 21 0
 3505 0002 0122     		movs	r2, #1
 3506 0004 7449     		ldr	r1, .L187
 3507 0006 754B     		ldr	r3, .L187+4
 3508 0008 8C46     		mov	ip, r1
 3509 000a 1968     		ldr	r1, [r3]
 3510 000c 1142     		tst	r1, r2
 3511 000e 06D1     		bne	.L177
 3512              	.LVL226:
 3513              	.LBB3136:
 3514              	.LBB3137:
 3515              	.LBB3138:
  17:../mculib3/src/pin.h **** 
 3516              		.loc 13 17 0
 3517 0010 9021     		movs	r1, #144
 3518 0012 6446     		mov	r4, ip
 3519 0014 C905     		lsls	r1, r1, #23
 3520 0016 2160     		str	r1, [r4]
 3521 0018 0921     		movs	r1, #9
 3522              	.LBE3138:
 3523              	.LBE3137:
 3524              	.LBE3136:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3525              		.loc 13 21 0
 3526 001a 1A60     		str	r2, [r3]
 3527              	.LBB3141:
 3528              	.LBB3140:
 3529              	.LBB3139:
  17:../mculib3/src/pin.h **** 
 3530              		.loc 13 17 0
 3531 001c 6160     		str	r1, [r4, #4]
 3532              	.LVL227:
 3533              	.L177:
 3534              	.LBE3139:
 3535              	.LBE3140:
 3536              	.LBE3141:
 3537              	.LBB3142:
 3538              	.LBB3143:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
ARM GAS  /tmp/ccpbVaEU.s 			page 109


 3539              		.loc 16 57 0
 3540 001e 8022     		movs	r2, #128
 3541 0020 6F4B     		ldr	r3, .L187+8
 3542 0022 9202     		lsls	r2, r2, #10
 3543 0024 5969     		ldr	r1, [r3, #20]
 3544              	.LBE3143:
 3545              	.LBE3142:
 3546              	.LBB3145:
 3547              	.LBB3146:
 3548              	.LBB3147:
  99:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 3549              		.loc 14 99 0
 3550 0026 6F4C     		ldr	r4, .L187+12
 3551              	.LBE3147:
 3552              	.LBE3146:
 3553              	.LBE3145:
 3554              	.LBB3150:
 3555              	.LBB3144:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3556              		.loc 16 57 0
 3557 0028 0A43     		orrs	r2, r1
 3558 002a 5A61     		str	r2, [r3, #20]
 3559              	.LBE3144:
 3560              	.LBE3150:
  24:../mculib3/src/pin.h ****       return pin;
 3561              		.loc 13 24 0
 3562 002c 6246     		mov	r2, ip
 3563 002e 1168     		ldr	r1, [r2]
 3564              	.LVL228:
 3565              	.LBB3151:
 3566              	.LBB3149:
 3567              	.LBB3148:
  99:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 3568              		.loc 14 99 0
 3569 0030 0A68     		ldr	r2, [r1]
 3570 0032 2240     		ands	r2, r4
 3571 0034 0A60     		str	r2, [r1]
 3572              	.LVL229:
 3573              	.LBE3148:
 3574              	.LBE3149:
 3575              	.LBE3151:
 3576              	.LBE3135:
 3577              	.LBE3134:
 3578              	.LBB3152:
 3579              	.LBB3153:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3580              		.loc 13 21 0
 3581 0036 0121     		movs	r1, #1
 3582 0038 6B4A     		ldr	r2, .L187+16
 3583 003a 1468     		ldr	r4, [r2]
 3584 003c 0C42     		tst	r4, r1
 3585 003e 06D1     		bne	.L178
 3586              	.LVL230:
 3587              	.LBB3154:
 3588              	.LBB3155:
 3589              	.LBB3156:
  17:../mculib3/src/pin.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 110


 3590              		.loc 13 17 0
 3591 0040 9024     		movs	r4, #144
 3592 0042 6A4D     		ldr	r5, .L187+20
 3593 0044 E405     		lsls	r4, r4, #23
 3594 0046 2C60     		str	r4, [r5]
 3595 0048 0824     		movs	r4, #8
 3596              	.LBE3156:
 3597              	.LBE3155:
 3598              	.LBE3154:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3599              		.loc 13 21 0
 3600 004a 1160     		str	r1, [r2]
 3601              	.LBB3159:
 3602              	.LBB3158:
 3603              	.LBB3157:
  17:../mculib3/src/pin.h **** 
 3604              		.loc 13 17 0
 3605 004c 6C60     		str	r4, [r5, #4]
 3606              	.LVL231:
 3607              	.L178:
 3608              	.LBE3157:
 3609              	.LBE3158:
 3610              	.LBE3159:
 3611              	.LBB3160:
 3612              	.LBB3161:
  57:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3613              		.loc 16 57 0
 3614 004e 8022     		movs	r2, #128
 3615 0050 5969     		ldr	r1, [r3, #20]
 3616 0052 9202     		lsls	r2, r2, #10
 3617 0054 0A43     		orrs	r2, r1
 3618 0056 5A61     		str	r2, [r3, #20]
 3619              	.LBE3161:
 3620              	.LBE3160:
  24:../mculib3/src/pin.h ****       return pin;
 3621              		.loc 13 24 0
 3622 0058 644A     		ldr	r2, .L187+20
 3623              	.LBB3162:
 3624              	.LBB3163:
 3625              	.LBB3164:
  98:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 3626              		.loc 14 98 0
 3627 005a 654C     		ldr	r4, .L187+24
 3628              	.LBE3164:
 3629              	.LBE3163:
 3630              	.LBE3162:
  24:../mculib3/src/pin.h ****       return pin;
 3631              		.loc 13 24 0
 3632 005c 1168     		ldr	r1, [r2]
 3633              	.LVL232:
 3634              	.LBB3169:
 3635              	.LBB3167:
 3636              	.LBB3165:
  98:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 3637              		.loc 14 98 0
 3638 005e 0A68     		ldr	r2, [r1]
 3639 0060 2240     		ands	r2, r4
ARM GAS  /tmp/ccpbVaEU.s 			page 111


 3640              	.LBE3165:
 3641              	.LBE3167:
 3642              	.LBE3169:
 3643              	.LBE3153:
 3644              	.LBE3152:
 3645              	.LBB3172:
 3646              	.LBB3173:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3647              		.loc 13 21 0
 3648 0062 0124     		movs	r4, #1
 3649              	.LBE3173:
 3650              	.LBE3172:
 3651              	.LBB3189:
 3652              	.LBB3171:
 3653              	.LBB3170:
 3654              	.LBB3168:
 3655              	.LBB3166:
  98:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 3656              		.loc 14 98 0
 3657 0064 0A60     		str	r2, [r1]
 3658              	.LVL233:
 3659              	.LBE3166:
 3660              	.LBE3168:
 3661              	.LBE3170:
 3662              	.LBE3171:
 3663              	.LBE3189:
 3664              	.LBB3190:
 3665              	.LBB3187:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3666              		.loc 13 21 0
 3667 0066 634A     		ldr	r2, .L187+28
 3668 0068 6349     		ldr	r1, .L187+32
 3669 006a 1568     		ldr	r5, [r2]
 3670 006c 2542     		tst	r5, r4
 3671 006e 04D1     		bne	.L179
 3672              	.LVL234:
 3673              	.LBB3174:
 3674              	.LBB3175:
 3675              	.LBB3176:
  17:../mculib3/src/pin.h **** 
 3676              		.loc 13 17 0
 3677 0070 624D     		ldr	r5, .L187+36
 3678              	.LBE3176:
 3679              	.LBE3175:
 3680              	.LBE3174:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3681              		.loc 13 21 0
 3682 0072 1460     		str	r4, [r2]
 3683              	.LBB3179:
 3684              	.LBB3178:
 3685              	.LBB3177:
  17:../mculib3/src/pin.h **** 
 3686              		.loc 13 17 0
 3687 0074 0D60     		str	r5, [r1]
 3688 0076 0F25     		movs	r5, #15
 3689 0078 4D60     		str	r5, [r1, #4]
 3690              	.LVL235:
ARM GAS  /tmp/ccpbVaEU.s 			page 112


 3691              	.L179:
 3692              	.LBE3177:
 3693              	.LBE3178:
 3694              	.LBE3179:
 3695              	.LBB3180:
 3696              	.LBB3181:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3697              		.loc 16 58 0
 3698 007a 8022     		movs	r2, #128
 3699              	.LBE3181:
 3700              	.LBE3180:
 3701              	.LBE3187:
 3702              	.LBE3190:
 3703              	.LBB3191:
 3704              	.LBB3192:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3705              		.loc 13 21 0
 3706 007c 0125     		movs	r5, #1
 3707              	.LBE3192:
 3708              	.LBE3191:
 3709              	.LBB3209:
 3710              	.LBB3188:
 3711              	.LBB3183:
 3712              	.LBB3182:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3713              		.loc 16 58 0
 3714 007e 5C69     		ldr	r4, [r3, #20]
 3715 0080 D202     		lsls	r2, r2, #11
 3716 0082 2243     		orrs	r2, r4
 3717 0084 5A61     		str	r2, [r3, #20]
 3718              	.LBE3182:
 3719              	.LBE3183:
  24:../mculib3/src/pin.h ****       return pin;
 3720              		.loc 13 24 0
 3721 0086 0C68     		ldr	r4, [r1]
 3722              	.LVL236:
 3723              	.LBB3184:
 3724              	.LBB3185:
 3725              	.LBB3186:
 105:../mculib3/src/periph/gpio_f0_f4_f7.h **** }
 3726              		.loc 14 105 0
 3727 0088 2268     		ldr	r2, [r4]
 3728 008a 9200     		lsls	r2, r2, #2
 3729 008c 9208     		lsrs	r2, r2, #2
 3730 008e 2260     		str	r2, [r4]
 3731              	.LVL237:
 3732              	.LBE3186:
 3733              	.LBE3185:
 3734              	.LBE3184:
 3735              	.LBE3188:
 3736              	.LBE3209:
 3737              	.LBB3210:
 3738              	.LBB3207:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3739              		.loc 13 21 0
 3740 0090 5B4A     		ldr	r2, .L187+40
 3741 0092 5C4C     		ldr	r4, .L187+44
ARM GAS  /tmp/ccpbVaEU.s 			page 113


 3742 0094 1668     		ldr	r6, [r2]
 3743 0096 2E42     		tst	r6, r5
 3744 0098 04D1     		bne	.L180
 3745              	.LVL238:
 3746              	.LBB3193:
 3747              	.LBB3194:
 3748              	.LBB3195:
  17:../mculib3/src/pin.h **** 
 3749              		.loc 13 17 0
 3750 009a 584E     		ldr	r6, .L187+36
 3751              	.LBE3195:
 3752              	.LBE3194:
 3753              	.LBE3193:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3754              		.loc 13 21 0
 3755 009c 1560     		str	r5, [r2]
 3756              	.LBB3198:
 3757              	.LBB3197:
 3758              	.LBB3196:
  17:../mculib3/src/pin.h **** 
 3759              		.loc 13 17 0
 3760 009e 2660     		str	r6, [r4]
 3761 00a0 0E26     		movs	r6, #14
 3762 00a2 6660     		str	r6, [r4, #4]
 3763              	.LVL239:
 3764              	.L180:
 3765              	.LBE3196:
 3766              	.LBE3197:
 3767              	.LBE3198:
 3768              	.LBB3199:
 3769              	.LBB3200:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3770              		.loc 16 58 0
 3771 00a4 8022     		movs	r2, #128
 3772 00a6 5D69     		ldr	r5, [r3, #20]
 3773 00a8 D202     		lsls	r2, r2, #11
 3774 00aa 2A43     		orrs	r2, r5
 3775 00ac 5A61     		str	r2, [r3, #20]
 3776              	.LBE3200:
 3777              	.LBE3199:
  24:../mculib3/src/pin.h ****       return pin;
 3778              		.loc 13 24 0
 3779 00ae 2568     		ldr	r5, [r4]
 3780              	.LVL240:
 3781              	.LBB3201:
 3782              	.LBB3202:
 3783              	.LBB3203:
 104:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 3784              		.loc 14 104 0
 3785 00b0 554E     		ldr	r6, .L187+48
 3786 00b2 2A68     		ldr	r2, [r5]
 3787 00b4 3240     		ands	r2, r6
 3788              	.LBE3203:
 3789              	.LBE3202:
 3790              	.LBE3201:
 3791              	.LBE3207:
 3792              	.LBE3210:
ARM GAS  /tmp/ccpbVaEU.s 			page 114


 3793              	.LBB3211:
 3794              	.LBB3212:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3795              		.loc 13 21 0
 3796 00b6 0126     		movs	r6, #1
 3797              	.LBE3212:
 3798              	.LBE3211:
 3799              	.LBB3229:
 3800              	.LBB3208:
 3801              	.LBB3206:
 3802              	.LBB3205:
 3803              	.LBB3204:
 104:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 3804              		.loc 14 104 0
 3805 00b8 2A60     		str	r2, [r5]
 3806              	.LVL241:
 3807              	.LBE3204:
 3808              	.LBE3205:
 3809              	.LBE3206:
 3810              	.LBE3208:
 3811              	.LBE3229:
 3812              	.LBB3230:
 3813              	.LBB3227:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3814              		.loc 13 21 0
 3815 00ba 544D     		ldr	r5, .L187+52
 3816 00bc 544A     		ldr	r2, .L187+56
 3817 00be 2F68     		ldr	r7, [r5]
 3818 00c0 3742     		tst	r7, r6
 3819 00c2 04D1     		bne	.L181
 3820              	.LVL242:
 3821              	.LBB3213:
 3822              	.LBB3214:
 3823              	.LBB3215:
  17:../mculib3/src/pin.h **** 
 3824              		.loc 13 17 0
 3825 00c4 4D4F     		ldr	r7, .L187+36
 3826              	.LBE3215:
 3827              	.LBE3214:
 3828              	.LBE3213:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3829              		.loc 13 21 0
 3830 00c6 2E60     		str	r6, [r5]
 3831              	.LBB3218:
 3832              	.LBB3217:
 3833              	.LBB3216:
  17:../mculib3/src/pin.h **** 
 3834              		.loc 13 17 0
 3835 00c8 1760     		str	r7, [r2]
 3836 00ca 0D27     		movs	r7, #13
 3837 00cc 5760     		str	r7, [r2, #4]
 3838              	.LVL243:
 3839              	.L181:
 3840              	.LBE3216:
 3841              	.LBE3217:
 3842              	.LBE3218:
 3843              	.LBB3219:
ARM GAS  /tmp/ccpbVaEU.s 			page 115


 3844              	.LBB3220:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3845              		.loc 16 58 0
 3846 00ce 8025     		movs	r5, #128
 3847 00d0 5E69     		ldr	r6, [r3, #20]
 3848 00d2 ED02     		lsls	r5, r5, #11
 3849 00d4 3543     		orrs	r5, r6
 3850 00d6 5D61     		str	r5, [r3, #20]
 3851              	.LBE3220:
 3852              	.LBE3219:
  24:../mculib3/src/pin.h ****       return pin;
 3853              		.loc 13 24 0
 3854 00d8 1568     		ldr	r5, [r2]
 3855              	.LVL244:
 3856              	.LBB3221:
 3857              	.LBB3222:
 3858              	.LBB3223:
 103:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 3859              		.loc 14 103 0
 3860 00da 4E4E     		ldr	r6, .L187+60
 3861 00dc 2A68     		ldr	r2, [r5]
 3862 00de 3240     		ands	r2, r6
 3863              	.LBE3223:
 3864              	.LBE3222:
 3865              	.LBE3221:
 3866              	.LBE3227:
 3867              	.LBE3230:
 3868              	.LBB3231:
 3869              	.LBB3232:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3870              		.loc 13 21 0
 3871 00e0 0126     		movs	r6, #1
 3872              	.LBE3232:
 3873              	.LBE3231:
 3874              	.LBB3249:
 3875              	.LBB3228:
 3876              	.LBB3226:
 3877              	.LBB3225:
 3878              	.LBB3224:
 103:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 3879              		.loc 14 103 0
 3880 00e2 2A60     		str	r2, [r5]
 3881              	.LVL245:
 3882              	.LBE3224:
 3883              	.LBE3225:
 3884              	.LBE3226:
 3885              	.LBE3228:
 3886              	.LBE3249:
 3887              	.LBB3250:
 3888              	.LBB3247:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3889              		.loc 13 21 0
 3890 00e4 4C4D     		ldr	r5, .L187+64
 3891 00e6 4D4A     		ldr	r2, .L187+68
 3892 00e8 2F68     		ldr	r7, [r5]
 3893 00ea 3742     		tst	r7, r6
 3894 00ec 04D1     		bne	.L182
ARM GAS  /tmp/ccpbVaEU.s 			page 116


 3895              	.LVL246:
 3896              	.LBB3233:
 3897              	.LBB3234:
 3898              	.LBB3235:
  17:../mculib3/src/pin.h **** 
 3899              		.loc 13 17 0
 3900 00ee 434F     		ldr	r7, .L187+36
 3901              	.LBE3235:
 3902              	.LBE3234:
 3903              	.LBE3233:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3904              		.loc 13 21 0
 3905 00f0 2E60     		str	r6, [r5]
 3906              	.LBB3238:
 3907              	.LBB3237:
 3908              	.LBB3236:
  17:../mculib3/src/pin.h **** 
 3909              		.loc 13 17 0
 3910 00f2 1760     		str	r7, [r2]
 3911 00f4 0C27     		movs	r7, #12
 3912 00f6 5760     		str	r7, [r2, #4]
 3913              	.LVL247:
 3914              	.L182:
 3915              	.LBE3236:
 3916              	.LBE3237:
 3917              	.LBE3238:
 3918              	.LBB3239:
 3919              	.LBB3240:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3920              		.loc 16 58 0
 3921 00f8 8025     		movs	r5, #128
 3922 00fa 5E69     		ldr	r6, [r3, #20]
 3923 00fc ED02     		lsls	r5, r5, #11
 3924 00fe 3543     		orrs	r5, r6
 3925 0100 5D61     		str	r5, [r3, #20]
 3926              	.LBE3240:
 3927              	.LBE3239:
  24:../mculib3/src/pin.h ****       return pin;
 3928              		.loc 13 24 0
 3929 0102 1568     		ldr	r5, [r2]
 3930              	.LVL248:
 3931              	.LBB3241:
 3932              	.LBB3242:
 3933              	.LBB3243:
 102:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 3934              		.loc 14 102 0
 3935 0104 464E     		ldr	r6, .L187+72
 3936 0106 2A68     		ldr	r2, [r5]
 3937 0108 3240     		ands	r2, r6
 3938              	.LBE3243:
 3939              	.LBE3242:
 3940              	.LBE3241:
 3941              	.LBE3247:
 3942              	.LBE3250:
 3943              	.LBB3251:
 3944              	.LBB3252:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
ARM GAS  /tmp/ccpbVaEU.s 			page 117


 3945              		.loc 13 21 0
 3946 010a 0126     		movs	r6, #1
 3947              	.LBE3252:
 3948              	.LBE3251:
 3949              	.LBB3268:
 3950              	.LBB3248:
 3951              	.LBB3246:
 3952              	.LBB3245:
 3953              	.LBB3244:
 102:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 3954              		.loc 14 102 0
 3955 010c 2A60     		str	r2, [r5]
 3956              	.LVL249:
 3957              	.LBE3244:
 3958              	.LBE3245:
 3959              	.LBE3246:
 3960              	.LBE3248:
 3961              	.LBE3268:
 3962              	.LBB3269:
 3963              	.LBB3266:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3964              		.loc 13 21 0
 3965 010e 454D     		ldr	r5, .L187+76
 3966 0110 454A     		ldr	r2, .L187+80
 3967 0112 2F68     		ldr	r7, [r5]
 3968 0114 3742     		tst	r7, r6
 3969 0116 04D1     		bne	.L183
 3970              	.LVL250:
 3971              	.LBB3253:
 3972              	.LBB3254:
 3973              	.LBB3255:
  17:../mculib3/src/pin.h **** 
 3974              		.loc 13 17 0
 3975 0118 384F     		ldr	r7, .L187+36
 3976              	.LBE3255:
 3977              	.LBE3254:
 3978              	.LBE3253:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3979              		.loc 13 21 0
 3980 011a 2E60     		str	r6, [r5]
 3981              	.LBB3258:
 3982              	.LBB3257:
 3983              	.LBB3256:
  17:../mculib3/src/pin.h **** 
 3984              		.loc 13 17 0
 3985 011c 1760     		str	r7, [r2]
 3986 011e 0B27     		movs	r7, #11
 3987 0120 5760     		str	r7, [r2, #4]
 3988              	.LVL251:
 3989              	.L183:
 3990              	.LBE3256:
 3991              	.LBE3257:
 3992              	.LBE3258:
 3993              	.LBB3259:
 3994              	.LBB3260:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3995              		.loc 16 58 0
ARM GAS  /tmp/ccpbVaEU.s 			page 118


 3996 0122 8025     		movs	r5, #128
 3997              	.LBE3260:
 3998              	.LBE3259:
 3999              	.LBE3266:
 4000              	.LBE3269:
 4001              	.LBB3270:
 4002              	.LBB3271:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4003              		.loc 13 21 0
 4004 0124 0127     		movs	r7, #1
 4005              	.LBE3271:
 4006              	.LBE3270:
 4007              	.LBB3288:
 4008              	.LBB3267:
 4009              	.LBB3262:
 4010              	.LBB3261:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4011              		.loc 16 58 0
 4012 0126 5E69     		ldr	r6, [r3, #20]
 4013 0128 ED02     		lsls	r5, r5, #11
 4014 012a 3543     		orrs	r5, r6
 4015 012c 5D61     		str	r5, [r3, #20]
 4016              	.LBE3261:
 4017              	.LBE3262:
  24:../mculib3/src/pin.h ****       return pin;
 4018              		.loc 13 24 0
 4019 012e 1668     		ldr	r6, [r2]
 4020              	.LVL252:
 4021              	.LBB3263:
 4022              	.LBB3264:
 4023              	.LBB3265:
 101:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 4024              		.loc 14 101 0
 4025 0130 3E4A     		ldr	r2, .L187+84
 4026 0132 3568     		ldr	r5, [r6]
 4027 0134 1540     		ands	r5, r2
 4028 0136 3560     		str	r5, [r6]
 4029              	.LVL253:
 4030              	.LBE3265:
 4031              	.LBE3264:
 4032              	.LBE3263:
 4033              	.LBE3267:
 4034              	.LBE3288:
 4035              	.LBB3289:
 4036              	.LBB3286:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4037              		.loc 13 21 0
 4038 0138 3D4D     		ldr	r5, .L187+88
 4039 013a 0192     		str	r2, [sp, #4]
 4040 013c 2E68     		ldr	r6, [r5]
 4041 013e 3D4A     		ldr	r2, .L187+92
 4042 0140 3E42     		tst	r6, r7
 4043 0142 04D1     		bne	.L184
 4044              	.LVL254:
 4045              	.LBB3272:
 4046              	.LBB3273:
 4047              	.LBB3274:
ARM GAS  /tmp/ccpbVaEU.s 			page 119


  17:../mculib3/src/pin.h **** 
 4048              		.loc 13 17 0
 4049 0144 2D4E     		ldr	r6, .L187+36
 4050              	.LBE3274:
 4051              	.LBE3273:
 4052              	.LBE3272:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4053              		.loc 13 21 0
 4054 0146 2F60     		str	r7, [r5]
 4055              	.LBB3277:
 4056              	.LBB3276:
 4057              	.LBB3275:
  17:../mculib3/src/pin.h **** 
 4058              		.loc 13 17 0
 4059 0148 1660     		str	r6, [r2]
 4060 014a 0A26     		movs	r6, #10
 4061 014c 5660     		str	r6, [r2, #4]
 4062              	.LVL255:
 4063              	.L184:
 4064              	.LBE3275:
 4065              	.LBE3276:
 4066              	.LBE3277:
 4067              	.LBB3278:
 4068              	.LBB3279:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4069              		.loc 16 58 0
 4070 014e 8025     		movs	r5, #128
 4071 0150 5E69     		ldr	r6, [r3, #20]
 4072 0152 ED02     		lsls	r5, r5, #11
 4073 0154 3543     		orrs	r5, r6
 4074 0156 5D61     		str	r5, [r3, #20]
 4075              	.LBE3279:
 4076              	.LBE3278:
  24:../mculib3/src/pin.h ****       return pin;
 4077              		.loc 13 24 0
 4078 0158 1568     		ldr	r5, [r2]
 4079              	.LVL256:
 4080              	.LBB3280:
 4081              	.LBB3281:
 4082              	.LBB3282:
 100:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 4083              		.loc 14 100 0
 4084 015a 019E     		ldr	r6, [sp, #4]
 4085 015c 2A68     		ldr	r2, [r5]
 4086 015e 3240     		ands	r2, r6
 4087              	.LBE3282:
 4088              	.LBE3281:
 4089              	.LBE3280:
 4090              	.LBE3286:
 4091              	.LBE3289:
 4092              	.LBB3290:
 4093              	.LBB3291:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4094              		.loc 13 21 0
 4095 0160 0126     		movs	r6, #1
 4096              	.LBE3291:
 4097              	.LBE3290:
ARM GAS  /tmp/ccpbVaEU.s 			page 120


 4098              	.LBB3309:
 4099              	.LBB3287:
 4100              	.LBB3285:
 4101              	.LBB3284:
 4102              	.LBB3283:
 100:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 4103              		.loc 14 100 0
 4104 0162 2A60     		str	r2, [r5]
 4105              	.LVL257:
 4106              	.LBE3283:
 4107              	.LBE3284:
 4108              	.LBE3285:
 4109              	.LBE3287:
 4110              	.LBE3309:
 4111              	.LBB3310:
 4112              	.LBB3308:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4113              		.loc 13 21 0
 4114 0164 344A     		ldr	r2, .L187+96
 4115 0166 354D     		ldr	r5, .L187+100
 4116 0168 1768     		ldr	r7, [r2]
 4117 016a 3742     		tst	r7, r6
 4118 016c 04D1     		bne	.L185
 4119              	.LVL258:
 4120              	.LBB3292:
 4121              	.LBB3293:
 4122              	.LBB3294:
  17:../mculib3/src/pin.h **** 
 4123              		.loc 13 17 0
 4124 016e 234F     		ldr	r7, .L187+36
 4125              	.LBE3294:
 4126              	.LBE3293:
 4127              	.LBE3292:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4128              		.loc 13 21 0
 4129 0170 1660     		str	r6, [r2]
 4130              	.LBB3297:
 4131              	.LBB3296:
 4132              	.LBB3295:
  17:../mculib3/src/pin.h **** 
 4133              		.loc 13 17 0
 4134 0172 2F60     		str	r7, [r5]
 4135 0174 0227     		movs	r7, #2
 4136 0176 6F60     		str	r7, [r5, #4]
 4137              	.LVL259:
 4138              	.L185:
 4139              	.LBE3295:
 4140              	.LBE3296:
 4141              	.LBE3297:
 4142              	.LBB3298:
 4143              	.LBB3299:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4144              		.loc 16 58 0
 4145 0178 8022     		movs	r2, #128
 4146              	.LBE3299:
 4147              	.LBE3298:
 4148              	.LBB3301:
ARM GAS  /tmp/ccpbVaEU.s 			page 121


 4149              	.LBB3302:
 4150              	.LBB3303:
  92:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
 4151              		.loc 14 92 0
 4152 017a 3027     		movs	r7, #48
 4153              	.LBE3303:
 4154              	.LBE3302:
 4155              	.LBE3301:
 4156              	.LBB3306:
 4157              	.LBB3300:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4158              		.loc 16 58 0
 4159 017c 5E69     		ldr	r6, [r3, #20]
 4160 017e D202     		lsls	r2, r2, #11
 4161 0180 1643     		orrs	r6, r2
 4162 0182 5E61     		str	r6, [r3, #20]
 4163              	.LBE3300:
 4164              	.LBE3306:
  24:../mculib3/src/pin.h ****       return pin;
 4165              		.loc 13 24 0
 4166 0184 2E68     		ldr	r6, [r5]
 4167              	.LVL260:
 4168              	.LBB3307:
 4169              	.LBB3305:
 4170              	.LBB3304:
  92:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
 4171              		.loc 14 92 0
 4172 0186 3568     		ldr	r5, [r6]
 4173 0188 BD43     		bics	r5, r7
 4174 018a 3560     		str	r5, [r6]
 4175              	.LVL261:
 4176              	.LBE3304:
 4177              	.LBE3305:
 4178              	.LBE3307:
 4179              	.LBE3308:
 4180              	.LBE3310:
 4181              	.LBB3311:
 4182              	.LBB3312:
  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4183              		.loc 13 21 0
 4184 018c 0125     		movs	r5, #1
 4185 018e 2C4E     		ldr	r6, .L187+104
 4186 0190 0192     		str	r2, [sp, #4]
 4187 0192 3768     		ldr	r7, [r6]
 4188 0194 2F42     		tst	r7, r5
 4189 0196 03D1     		bne	.L186
 4190              	.LVL262:
 4191              	.LBB3313:
 4192              	.LBB3314:
 4193              	.LBB3315:
  17:../mculib3/src/pin.h **** 
 4194              		.loc 13 17 0
 4195 0198 2A4F     		ldr	r7, .L187+108
 4196 019a 184A     		ldr	r2, .L187+36
 4197              	.LBE3315:
 4198              	.LBE3314:
 4199              	.LBE3313:
ARM GAS  /tmp/ccpbVaEU.s 			page 122


  21:../mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 4200              		.loc 13 21 0
 4201 019c 3560     		str	r5, [r6]
 4202              	.LBB3318:
 4203              	.LBB3317:
 4204              	.LBB3316:
  17:../mculib3/src/pin.h **** 
 4205              		.loc 13 17 0
 4206 019e 24C7     		stmia	r7!, {r2, r5}
 4207              	.LVL263:
 4208              	.L186:
 4209              	.LBE3316:
 4210              	.LBE3317:
 4211              	.LBE3318:
 4212              	.LBB3319:
 4213              	.LBB3320:
 4214              	.LBB3321:
  91:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 4215              		.loc 14 91 0
 4216 01a0 0C26     		movs	r6, #12
 4217              	.LBE3321:
 4218              	.LBE3320:
 4219              	.LBE3319:
 4220              	.LBB3324:
 4221              	.LBB3325:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4222              		.loc 16 58 0
 4223 01a2 5D69     		ldr	r5, [r3, #20]
 4224 01a4 019A     		ldr	r2, [sp, #4]
 4225              	.LBE3325:
 4226              	.LBE3324:
 4227              	.LBE3312:
 4228              	.LBE3311:
 4229              		.loc 13 47 0
 4230              		@ sp needed
 4231              	.LBB3330:
 4232              	.LBB3329:
 4233              	.LBB3327:
 4234              	.LBB3326:
  58:../mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 4235              		.loc 16 58 0
 4236 01a6 2A43     		orrs	r2, r5
 4237 01a8 5A61     		str	r2, [r3, #20]
 4238              	.LBE3326:
 4239              	.LBE3327:
  24:../mculib3/src/pin.h ****       return pin;
 4240              		.loc 13 24 0
 4241 01aa 264A     		ldr	r2, .L187+108
 4242 01ac 1568     		ldr	r5, [r2]
 4243              	.LVL264:
 4244              	.LBB3328:
 4245              	.LBB3323:
 4246              	.LBB3322:
  91:../mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 4247              		.loc 14 91 0
 4248 01ae 2B68     		ldr	r3, [r5]
 4249 01b0 B343     		bics	r3, r6
ARM GAS  /tmp/ccpbVaEU.s 			page 123


 4250 01b2 2B60     		str	r3, [r5]
 4251              	.LVL265:
 4252              	.LBE3322:
 4253              	.LBE3323:
 4254              	.LBE3328:
 4255              	.LBE3329:
 4256              	.LBE3330:
 4257              	.LBB3331:
 4258              	.LBB3332:
 4259              	.LBB3333:
 4260              	.LBB3334:
 4261              	.LBB3335:
 4262              	.LBB3336:
 4263              	.LBB3337:
 4264              	.LBB3338:
 4265              	.LBB3339:
 4266              	.LBB3340:
 4267              	.LBB3341:
 4268              	.LBB3342:
 4269              	.LBB3343:
 4270              		.loc 19 126 0
 4271 01b4 214B     		ldr	r3, .L187+100
 4272              	.LBE3343:
 4273              	.LBE3342:
 4274              	.LBB3345:
 4275              	.LBB3346:
 4276              	.LBB3347:
 4277 01b6 0260     		str	r2, [r0]
 4278              	.LVL266:
 4279              	.LBE3347:
 4280              	.LBE3346:
 4281              	.LBE3345:
 4282              	.LBB3348:
 4283              	.LBB3344:
 4284 01b8 4360     		str	r3, [r0, #4]
 4285              	.LVL267:
 4286              	.LBE3344:
 4287              	.LBE3348:
 4288              	.LBE3341:
 4289              	.LBB3349:
 4290              	.LBB3350:
 4291 01ba 1E4B     		ldr	r3, .L187+92
 4292              	.LBE3350:
 4293              	.LBE3349:
 4294              	.LBE3340:
 4295              	.LBE3339:
 4296              	.LBE3338:
 4297              	.LBE3337:
 4298              	.LBB3366:
 4299              	.LBB3367:
 4300 01bc 8461     		str	r4, [r0, #24]
 4301              	.LBE3367:
 4302              	.LBE3366:
 4303              	.LBB3368:
 4304              	.LBB3362:
 4305              	.LBB3358:
 4306              	.LBB3353:
ARM GAS  /tmp/ccpbVaEU.s 			page 124


 4307              	.LBB3352:
 4308              	.LBB3351:
 4309 01be 8360     		str	r3, [r0, #8]
 4310              	.LVL268:
 4311              	.LBE3351:
 4312              	.LBE3352:
 4313              	.LBE3353:
 4314              	.LBB3354:
 4315              	.LBB3355:
 4316 01c0 194B     		ldr	r3, .L187+80
 4317              	.LBE3355:
 4318              	.LBE3354:
 4319              	.LBE3358:
 4320              	.LBE3362:
 4321              	.LBE3368:
 4322              	.LBE3336:
 4323              	.LBB3370:
 4324              	.LBB3371:
 4325 01c2 C161     		str	r1, [r0, #28]
 4326              	.LBE3371:
 4327              	.LBE3370:
 4328              	.LBB3372:
 4329              	.LBB3369:
 4330              	.LBB3363:
 4331              	.LBB3359:
 4332              	.LBB3357:
 4333              	.LBB3356:
 4334 01c4 C360     		str	r3, [r0, #12]
 4335              	.LVL269:
 4336              	.LBE3356:
 4337              	.LBE3357:
 4338              	.LBE3359:
 4339              	.LBB3360:
 4340              	.LBB3361:
 4341 01c6 154B     		ldr	r3, .L187+68
 4342 01c8 0361     		str	r3, [r0, #16]
 4343              	.LVL270:
 4344              	.LBE3361:
 4345              	.LBE3360:
 4346              	.LBE3363:
 4347              	.LBB3364:
 4348              	.LBB3365:
 4349 01ca 114B     		ldr	r3, .L187+56
 4350 01cc 4361     		str	r3, [r0, #20]
 4351              	.LVL271:
 4352              	.LBE3365:
 4353              	.LBE3364:
 4354              	.LBE3369:
 4355              	.LBE3372:
 4356              	.LBE3335:
 4357              	.LBB3373:
 4358              	.LBB3374:
 4359 01ce 074B     		ldr	r3, .L187+20
 4360 01d0 0362     		str	r3, [r0, #32]
 4361              	.LVL272:
 4362              	.LBE3374:
 4363              	.LBE3373:
ARM GAS  /tmp/ccpbVaEU.s 			page 125


 4364              	.LBE3334:
 4365              	.LBB3375:
 4366              	.LBB3376:
 4367 01d2 6346     		mov	r3, ip
 4368 01d4 4362     		str	r3, [r0, #36]
 4369              	.LVL273:
 4370              	.LBE3376:
 4371              	.LBE3375:
 4372              	.LBE3333:
 4373              	.LBE3332:
 4374              	.LBE3331:
 4375              		.loc 13 47 0
 4376 01d6 FEBD     		pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 4377              	.L188:
 4378              		.align	2
 4379              	.L187:
 4380 01d8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 4381 01dc 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 4382 01e0 00100240 		.word	1073876992
 4383 01e4 FFFFF3FF 		.word	-786433
 4384 01e8 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 4385 01ec 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 4386 01f0 FFFFFCFF 		.word	-196609
 4387 01f4 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 4388 01f8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 4389 01fc 00040048 		.word	1207960576
 4390 0200 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 4391 0204 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 4392 0208 FFFFFFCF 		.word	-805306369
 4393 020c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 4394 0210 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 4395 0214 FFFFFFF3 		.word	-201326593
 4396 0218 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 4397 021c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 4398 0220 FFFFFFFC 		.word	-50331649
 4399 0224 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 4400 0228 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 4401 022c FFFFCFFF 		.word	-3145729
 4402 0230 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 4403 0234 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 4404 0238 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 4405 023c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 4406 0240 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 4407 0244 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 4408              		.cfi_endproc
 4409              	.LFE4063:
 4411              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 4412              		.thumb_set _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3
 4413              		.section	.text._ZN10UART_sizedILj255EE7receiveEv,"axG",%progbits,_ZN10UART_sizedILj255EE7receiveEv
 4414              		.align	1
 4415              		.weak	_ZN10UART_sizedILj255EE7receiveEv
 4416              		.syntax unified
 4417              		.code	16
 4418              		.thumb_func
 4419              		.fpu softvfp
 4421              	_ZN10UART_sizedILj255EE7receiveEv:
 4422              	.LFB4233:
ARM GAS  /tmp/ccpbVaEU.s 			page 126


 221:../mculib3/src/uart.h **** {
 4423              		.loc 9 221 0
 4424              		.cfi_startproc
 4425              		@ args = 0, pretend = 0, frame = 0
 4426              		@ frame_needed = 0, uses_anonymous_args = 0
 4427              	.LVL274:
 4428              	.LBB3397:
 4429              	.LBB3398:
  10:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 4430              		.loc 11 10 0
 4431 0000 0023     		movs	r3, #0
 4432              	.LBE3398:
 4433              	.LBE3397:
 221:../mculib3/src/uart.h **** {
 4434              		.loc 9 221 0
 4435 0002 10B5     		push	{r4, lr}
 4436              	.LCFI18:
 4437              		.cfi_def_cfa_offset 8
 4438              		.cfi_offset 4, -8
 4439              		.cfi_offset 14, -4
 4440              	.LBB3400:
 4441              	.LBB3399:
  10:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 4442              		.loc 11 10 0
 4443 0004 FC30     		adds	r0, r0, #252
 4444              	.LVL275:
 4445 0006 4360     		str	r3, [r0, #4]
 4446 0008 8360     		str	r3, [r0, #8]
 4447              	.LVL276:
 4448              	.LBE3399:
 4449              	.LBE3400:
 224:../mculib3/src/uart.h ****    usart.disable()
 4450              		.loc 9 224 0
 4451 000a 4369     		ldr	r3, [r0, #20]
 4452              	.LVL277:
 4453              	.LBB3401:
 4454              	.LBB3402:
 4455              	.LBB3403:
 4456              	.LBB3404:
 4457              	.LBB3405:
  48:../mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 4458              		.loc 14 48 0
 4459 000c 06CB     		ldmia	r3!, {r1, r2}
 4460              	.LVL278:
 4461 000e 0123     		movs	r3, #1
 4462 0010 1C00     		movs	r4, r3
 4463 0012 1032     		adds	r2, r2, #16
 4464 0014 9440     		lsls	r4, r4, r2
 4465 0016 8C61     		str	r4, [r1, #24]
 4466              	.LVL279:
 4467              	.LBE3405:
 4468              	.LBE3404:
 4469              	.LBE3403:
 4470              	.LBE3402:
 4471              	.LBE3401:
 225:../mculib3/src/uart.h ****         .enable_IDLE_interrupt()
 4472              		.loc 9 225 0
ARM GAS  /tmp/ccpbVaEU.s 			page 127


 4473 0018 C269     		ldr	r2, [r0, #28]
 4474              	.LVL280:
 4475              	.LBB3406:
 4476              	.LBB3407:
  49:../mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
 4477              		.loc 10 49 0
 4478 001a 1168     		ldr	r1, [r2]
 4479 001c 9943     		bics	r1, r3
 4480 001e 1160     		str	r1, [r2]
 4481              	.LVL281:
 4482              	.LBE3407:
 4483              	.LBE3406:
 4484              	.LBB3408:
 4485              	.LBB3409:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 4486              		.loc 10 62 0
 4487 0020 1021     		movs	r1, #16
 4488 0022 1468     		ldr	r4, [r2]
 4489 0024 2143     		orrs	r1, r4
 4490 0026 1160     		str	r1, [r2]
 4491              	.LVL282:
 4492              	.LBE3409:
 4493              	.LBE3408:
 4494              	.LBB3410:
 4495              	.LBB3411:
  48:../mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
 4496              		.loc 10 48 0
 4497 0028 1168     		ldr	r1, [r2]
 4498 002a 1943     		orrs	r1, r3
 4499 002c 1160     		str	r1, [r2]
 4500              	.LBE3411:
 4501              	.LBE3410:
 228:../mculib3/src/uart.h ****    RXstream.disable()
 4502              		.loc 9 228 0
 4503 002e 016A     		ldr	r1, [r0, #32]
 4504              	.LVL283:
 4505              	.LBB3412:
 4506              	.LBB3413:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 4507              		.loc 12 25 0
 4508 0030 0A68     		ldr	r2, [r1]
 4509 0032 9A43     		bics	r2, r3
 4510 0034 0A60     		str	r2, [r1]
 4511              	.LVL284:
 4512              	.LBE3413:
 4513              	.LBE3412:
 229:../mculib3/src/uart.h ****            .enable();
 4514              		.loc 9 229 0
 4515 0036 426A     		ldr	r2, [r0, #36]
 4516              	.LVL285:
 4517              	.LBB3414:
 4518              	.LBB3415:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 4519              		.loc 12 25 0
 4520 0038 1168     		ldr	r1, [r2]
 4521 003a 9943     		bics	r1, r3
 4522 003c 1160     		str	r1, [r2]
ARM GAS  /tmp/ccpbVaEU.s 			page 128


 4523              	.LVL286:
 4524              	.LBE3415:
 4525              	.LBE3414:
 4526              	.LBB3416:
 4527              	.LBB3417:
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 4528              		.loc 12 24 0
 4529 003e 1168     		ldr	r1, [r2]
 4530 0040 0B43     		orrs	r3, r1
 4531 0042 1360     		str	r3, [r2]
 4532              	.L190:
 4533 0044 1368     		ldr	r3, [r2]
 4534 0046 DB07     		lsls	r3, r3, #31
 4535 0048 FCD5     		bpl	.L190
 4536              	.LBE3417:
 4537              	.LBE3416:
 231:../mculib3/src/uart.h **** 
 4538              		.loc 9 231 0
 4539              		@ sp needed
 4540 004a 10BD     		pop	{r4, pc}
 4541              		.cfi_endproc
 4542              	.LFE4233:
 4544              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv,"ax",
 4545              		.align	1
 4546              		.syntax unified
 4547              		.code	16
 4548              		.thumb_func
 4549              		.fpu softvfp
 4551              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:
 4552              	.LFB4589:
  75:../mculib3/src/modbus_slave.h **** 	} uart_ {*this};
  76:../mculib3/src/modbus_slave.h **** 
  77:../mculib3/src/modbus_slave.h **** 	struct dma_interrupt : Interrupting
  78:../mculib3/src/modbus_slave.h **** 	{
  79:../mculib3/src/modbus_slave.h **** 		Parent& parent;
  80:../mculib3/src/modbus_slave.h **** 		dma_interrupt (Parent& parent) : parent(parent) {
  81:../mculib3/src/modbus_slave.h **** 			parent.interrupt_DMA_channel.subscribe (this);
  82:../mculib3/src/modbus_slave.h **** 		}
  83:../mculib3/src/modbus_slave.h **** 		void interrupt() override {parent.dmaInterrupt();} 
 4553              		.loc 3 83 0
 4554              		.cfi_startproc
 4555              		@ args = 0, pretend = 0, frame = 0
 4556              		@ frame_needed = 0, uses_anonymous_args = 0
 4557              	.LVL287:
 4558 0000 10B5     		push	{r4, lr}
 4559              	.LCFI19:
 4560              		.cfi_def_cfa_offset 8
 4561              		.cfi_offset 4, -8
 4562              		.cfi_offset 14, -4
 4563              		.loc 3 83 0
 4564 0002 8468     		ldr	r4, [r0, #8]
 4565              	.LVL288:
 4566              	.LBB3422:
 4567              	.LBB3423:
 4568              	.LBB3424:
 4569              	.LBB3425:
 240:../mculib3/src/uart.h **** }
ARM GAS  /tmp/ccpbVaEU.s 			page 129


 241:../mculib3/src/uart.h **** 
 242:../mculib3/src/uart.h **** template<size_t buffer_size>
 243:../mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_tx_complete()
 244:../mculib3/src/uart.h **** {
 245:../mculib3/src/uart.h ****    return dma.is_transfer_complete_interrupt(TX_channel);
 4570              		.loc 9 245 0
 4571 0004 2369     		ldr	r3, [r4, #16]
 4572 0006 FC33     		adds	r3, r3, #252
 4573 0008 D96A     		ldr	r1, [r3, #44]
 4574 000a 9869     		ldr	r0, [r3, #24]
 4575              	.LVL289:
 4576 000c FFF7FEFF 		bl	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 4577              	.LVL290:
 4578              	.LBE3425:
 4579              	.LBE3424:
  57:../mculib3/src/modbus_slave.h **** 			uart.receive();
 4580              		.loc 3 57 0
 4581 0010 0028     		cmp	r0, #0
 4582 0012 02D0     		beq	.L193
  58:../mculib3/src/modbus_slave.h **** 	}
 4583              		.loc 3 58 0
 4584 0014 2069     		ldr	r0, [r4, #16]
 4585 0016 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 4586              	.LVL291:
 4587              	.L193:
 4588              	.LBE3423:
 4589              	.LBE3422:
 4590              		.loc 3 83 0
 4591              		@ sp needed
 4592              	.LVL292:
 4593 001a 10BD     		pop	{r4, pc}
 4594              		.cfi_endproc
 4595              	.LFE4589:
 4597              		.section	.text._Z5CRC16IPhEDaT_S1_,"axG",%progbits,_Z5CRC16IPhEDaT_S1_,comdat
 4598              		.align	1
 4599              		.weak	_Z5CRC16IPhEDaT_S1_
 4600              		.syntax unified
 4601              		.code	16
 4602              		.thumb_func
 4603              		.fpu softvfp
 4605              	_Z5CRC16IPhEDaT_S1_:
 4606              	.LFB4237:
 4607              		.file 20 "../mculib3/src/table_crc.h"
   1:../mculib3/src/table_crc.h **** #pragma once
   2:../mculib3/src/table_crc.h **** 
   3:../mculib3/src/table_crc.h **** #include <tuple>
   4:../mculib3/src/table_crc.h **** 
   5:../mculib3/src/table_crc.h **** //    CRC   
   6:../mculib3/src/table_crc.h **** 
   7:../mculib3/src/table_crc.h **** constexpr uint8_t crc_low_table[]
   8:../mculib3/src/table_crc.h **** {
   9:../mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  10:../mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  11:../mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  12:../mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
  13:../mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
  14:../mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
ARM GAS  /tmp/ccpbVaEU.s 			page 130


  15:../mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  16:../mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
  17:../mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  18:../mculib3/src/table_crc.h ****         0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  19:../mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  20:../mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  21:../mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  22:../mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  23:../mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  24:../mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  25:../mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  26:../mculib3/src/table_crc.h ****         0x40
  27:../mculib3/src/table_crc.h **** };
  28:../mculib3/src/table_crc.h **** 
  29:../mculib3/src/table_crc.h **** constexpr uint8_t crc_high_table[]
  30:../mculib3/src/table_crc.h **** {
  31:../mculib3/src/table_crc.h ****         0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2, 0xC6, 0x06, 0x07, 0xC7, 0x05, 0xC5, 0xC4,
  32:../mculib3/src/table_crc.h ****         0x04, 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF, 0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09,
  33:../mculib3/src/table_crc.h ****         0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A, 0x1E, 0xDE, 0xDF, 0x1F, 0xDD,
  34:../mculib3/src/table_crc.h ****         0x1D, 0x1C, 0xDC, 0x14, 0xD4, 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12, 0x13, 0xD3,
  35:../mculib3/src/table_crc.h ****         0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3, 0xF2, 0x32, 0x36, 0xF6, 0xF7,
  36:../mculib3/src/table_crc.h ****         0x37, 0xF5, 0x35, 0x34, 0xF4, 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE, 0xFA, 0x3A,
  37:../mculib3/src/table_crc.h ****         0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28, 0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A, 0xEA, 0xEE,
  38:../mculib3/src/table_crc.h ****         0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C, 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26,
  39:../mculib3/src/table_crc.h ****         0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0, 0xA0, 0x60, 0x61, 0xA1, 0x63, 0xA3, 0xA2,
  40:../mculib3/src/table_crc.h ****         0x62, 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65, 0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F,
  41:../mculib3/src/table_crc.h ****         0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68, 0x78, 0xB8, 0xB9, 0x79, 0xBB,
  42:../mculib3/src/table_crc.h ****         0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5,
  43:../mculib3/src/table_crc.h ****         0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91,
  44:../mculib3/src/table_crc.h ****         0x51, 0x93, 0x53, 0x52, 0x92, 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C,
  45:../mculib3/src/table_crc.h ****         0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88,
  46:../mculib3/src/table_crc.h ****         0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
  47:../mculib3/src/table_crc.h ****         0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
  48:../mculib3/src/table_crc.h ****         0x40
  49:../mculib3/src/table_crc.h **** }; 
  50:../mculib3/src/table_crc.h **** 
  51:../mculib3/src/table_crc.h **** template<class InputIt>
  52:../mculib3/src/table_crc.h **** constexpr auto CRC16(InputIt first, InputIt last)
 4608              		.loc 20 52 0
 4609              		.cfi_startproc
 4610              		@ args = 0, pretend = 0, frame = 0
 4611              		@ frame_needed = 0, uses_anonymous_args = 0
 4612              	.LVL293:
  53:../mculib3/src/table_crc.h **** {
  54:../mculib3/src/table_crc.h ****     uint8_t crc_high = 0xFF;   // high byte of CRC initialized
  55:../mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 4613              		.loc 20 55 0
 4614 0000 FF23     		movs	r3, #255
  52:../mculib3/src/table_crc.h **** {
 4615              		.loc 20 52 0
 4616 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 4617              	.LCFI20:
 4618              		.cfi_def_cfa_offset 20
 4619              		.cfi_offset 4, -20
 4620              		.cfi_offset 5, -16
 4621              		.cfi_offset 6, -12
 4622              		.cfi_offset 7, -8
ARM GAS  /tmp/ccpbVaEU.s 			page 131


 4623              		.cfi_offset 14, -4
  54:../mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 4624              		.loc 20 54 0
 4625 0004 1D00     		movs	r5, r3
 4626              	.LBB3426:
  56:../mculib3/src/table_crc.h **** 
  57:../mculib3/src/table_crc.h ****     do
  58:../mculib3/src/table_crc.h ****     {
  59:../mculib3/src/table_crc.h ****        uint8_t i = crc_low ^ *first++;              // will index into CRC lookup table
  60:../mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 4627              		.loc 20 60 0
 4628 0006 064F     		ldr	r7, .L201
  61:../mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 4629              		.loc 20 61 0
 4630 0008 064E     		ldr	r6, .L201+4
 4631              	.LVL294:
 4632              	.L199:
  59:../mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 4633              		.loc 20 59 0
 4634 000a 0C78     		ldrb	r4, [r1]
 4635 000c 0131     		adds	r1, r1, #1
 4636              	.LVL295:
  60:../mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 4637              		.loc 20 60 0
 4638 000e 5C40     		eors	r4, r3
 4639 0010 3B5D     		ldrb	r3, [r7, r4]
 4640              	.LVL296:
 4641 0012 6B40     		eors	r3, r5
 4642              	.LVL297:
 4643              		.loc 20 61 0
 4644 0014 355D     		ldrb	r5, [r6, r4]
 4645              	.LVL298:
 4646              	.LBE3426:
  62:../mculib3/src/table_crc.h ****     }
  63:../mculib3/src/table_crc.h ****     while (first != last);   // pass through message buffer (max 256)
 4647              		.loc 20 63 0
 4648 0016 8A42     		cmp	r2, r1
 4649 0018 F7D1     		bne	.L199
 4650              	.LVL299:
 4651              	.LBB3427:
 4652              	.LBB3428:
 4653              	.LBB3429:
 4654              	.LBB3430:
 4655              	.LBB3431:
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 4656              		.loc 19 133 0
 4657 001a 0570     		strb	r5, [r0]
 4658              	.LVL300:
 4659              	.LBE3431:
 4660              	.LBE3430:
 4661              	.LBE3429:
ARM GAS  /tmp/ccpbVaEU.s 			page 132


 4662              	.LBB3432:
 4663              	.LBB3433:
 4664 001c 4370     		strb	r3, [r0, #1]
 4665              	.LVL301:
 4666              	.LBE3433:
 4667              	.LBE3432:
 4668              	.LBE3428:
 4669              	.LBE3427:
  64:../mculib3/src/table_crc.h ****         
  65:../mculib3/src/table_crc.h ****     return std::tuple {crc_low, crc_high};
  66:../mculib3/src/table_crc.h **** }
 4670              		.loc 20 66 0
 4671              		@ sp needed
 4672 001e F0BD     		pop	{r4, r5, r6, r7, pc}
 4673              	.L202:
 4674              		.align	2
 4675              	.L201:
 4676 0020 00000000 		.word	_ZL13crc_low_table
 4677 0024 00000000 		.word	_ZL14crc_high_table
 4678              		.cfi_endproc
 4679              	.LFE4237:
 4681              		.section	.text._ZN10Net_bufferILj255EE9pop_frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE9pop_fro
 4682              		.align	1
 4683              		.weak	_ZN10Net_bufferILj255EE9pop_frontEv
 4684              		.syntax unified
 4685              		.code	16
 4686              		.thumb_func
 4687              		.fpu softvfp
 4689              	_ZN10Net_bufferILj255EE9pop_frontEv:
 4690              	.LFB4251:
  15:../mculib3/src/net_buffer.h **** 
  16:../mculib3/src/net_buffer.h ****    Net_buffer& operator<< (uint8_t);
  17:../mculib3/src/net_buffer.h ****    Net_buffer& operator<< (uint16_t);
  18:../mculib3/src/net_buffer.h ****    template<class U>
  19:../mculib3/src/net_buffer.h ****    std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer&>
  20:../mculib3/src/net_buffer.h ****    operator<< (const U&);
  21:../mculib3/src/net_buffer.h ****    Net_buffer& operator>> (uint8_t&);
  22:../mculib3/src/net_buffer.h ****    Net_buffer& operator>> (uint16_t&);
  23:../mculib3/src/net_buffer.h ****    uint8_t pop_back();
  24:../mculib3/src/net_buffer.h ****    uint8_t pop_front();
  25:../mculib3/src/net_buffer.h ****    uint8_t& front() { return base()[begin_i]; }
  26:../mculib3/src/net_buffer.h **** 
  27:../mculib3/src/net_buffer.h **** 
  28:../mculib3/src/net_buffer.h **** 
  29:../mculib3/src/net_buffer.h **** protected:
  30:../mculib3/src/net_buffer.h ****    using Container = std::array<uint8_t,size_>;
  31:../mculib3/src/net_buffer.h ****    size_t begin_i {0};
  32:../mculib3/src/net_buffer.h ****    size_t end_i   {0};
  33:../mculib3/src/net_buffer.h ****    auto& base() { return *static_cast<Container*>(this); }
  34:../mculib3/src/net_buffer.h **** 
  35:../mculib3/src/net_buffer.h ****    
  36:../mculib3/src/net_buffer.h **** private:
  37:../mculib3/src/net_buffer.h ****    auto to_bytes (uint16_t v)
  38:../mculib3/src/net_buffer.h ****    {
  39:../mculib3/src/net_buffer.h ****       union {
  40:../mculib3/src/net_buffer.h ****          std::array<uint8_t,2> d8;
  41:../mculib3/src/net_buffer.h ****          uint16_t d16;
ARM GAS  /tmp/ccpbVaEU.s 			page 133


  42:../mculib3/src/net_buffer.h ****       } u;
  43:../mculib3/src/net_buffer.h ****       u.d16 = v;
  44:../mculib3/src/net_buffer.h ****       return std::tuple {u.d8[0], u.d8[1]};
  45:../mculib3/src/net_buffer.h ****    }
  46:../mculib3/src/net_buffer.h **** 
  47:../mculib3/src/net_buffer.h ****    auto from_bytes (uint8_t v1, uint8_t v2)
  48:../mculib3/src/net_buffer.h ****    {
  49:../mculib3/src/net_buffer.h ****       union {
  50:../mculib3/src/net_buffer.h ****          std::array<uint8_t,2> d8;
  51:../mculib3/src/net_buffer.h ****          uint16_t d16;
  52:../mculib3/src/net_buffer.h ****       } u;
  53:../mculib3/src/net_buffer.h ****       u.d8 = {v2, v1};
  54:../mculib3/src/net_buffer.h ****       return u.d16;
  55:../mculib3/src/net_buffer.h ****    }
  56:../mculib3/src/net_buffer.h ****    
  57:../mculib3/src/net_buffer.h **** };
  58:../mculib3/src/net_buffer.h **** 
  59:../mculib3/src/net_buffer.h **** 
  60:../mculib3/src/net_buffer.h **** 
  61:../mculib3/src/net_buffer.h **** 
  62:../mculib3/src/net_buffer.h **** 
  63:../mculib3/src/net_buffer.h **** 
  64:../mculib3/src/net_buffer.h **** 
  65:../mculib3/src/net_buffer.h **** 
  66:../mculib3/src/net_buffer.h **** template<size_t size_>
  67:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
  68:../mculib3/src/net_buffer.h **** {
  69:../mculib3/src/net_buffer.h ****    if (end_i < size_) {
  70:../mculib3/src/net_buffer.h ****       *end() = v;
  71:../mculib3/src/net_buffer.h ****       end_i++;
  72:../mculib3/src/net_buffer.h ****    }
  73:../mculib3/src/net_buffer.h ****    return *this;
  74:../mculib3/src/net_buffer.h **** }
  75:../mculib3/src/net_buffer.h **** 
  76:../mculib3/src/net_buffer.h **** template<size_t size_>
  77:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
  78:../mculib3/src/net_buffer.h **** {
  79:../mculib3/src/net_buffer.h ****    auto [low, hi] = to_bytes(v);
  80:../mculib3/src/net_buffer.h ****    *this << hi << low;
  81:../mculib3/src/net_buffer.h ****    return *this;
  82:../mculib3/src/net_buffer.h **** }
  83:../mculib3/src/net_buffer.h **** 
  84:../mculib3/src/net_buffer.h **** template<size_t size_>
  85:../mculib3/src/net_buffer.h **** template<class U>
  86:../mculib3/src/net_buffer.h **** std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer<size_>&>
  87:../mculib3/src/net_buffer.h **** Net_buffer<size_>::operator<< (const U& v)
  88:../mculib3/src/net_buffer.h **** {
  89:../mculib3/src/net_buffer.h ****    if (end_i + v.size() < size_) {
  90:../mculib3/src/net_buffer.h ****       std::copy (v.begin(), v.end(), end());
  91:../mculib3/src/net_buffer.h ****       end_i += v.size();
  92:../mculib3/src/net_buffer.h ****    }
  93:../mculib3/src/net_buffer.h ****    return *this;
  94:../mculib3/src/net_buffer.h **** }
  95:../mculib3/src/net_buffer.h **** 
  96:../mculib3/src/net_buffer.h **** template<size_t size_>
  97:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
  98:../mculib3/src/net_buffer.h **** {
ARM GAS  /tmp/ccpbVaEU.s 			page 134


  99:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 100:../mculib3/src/net_buffer.h ****       v = base()[begin_i++];
 101:../mculib3/src/net_buffer.h ****    else 
 102:../mculib3/src/net_buffer.h ****       v = 0;
 103:../mculib3/src/net_buffer.h ****    return *this;
 104:../mculib3/src/net_buffer.h **** }
 105:../mculib3/src/net_buffer.h **** 
 106:../mculib3/src/net_buffer.h **** template<size_t size_>
 107:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 108:../mculib3/src/net_buffer.h **** {
 109:../mculib3/src/net_buffer.h ****    if (end_i > begin_i + 1) {
 110:../mculib3/src/net_buffer.h ****       auto _1 = pop_front();
 111:../mculib3/src/net_buffer.h ****       auto _2 = pop_front();
 112:../mculib3/src/net_buffer.h ****       v = from_bytes (_1, _2);
 113:../mculib3/src/net_buffer.h ****    } else {
 114:../mculib3/src/net_buffer.h ****       v = 0;
 115:../mculib3/src/net_buffer.h ****    }
 116:../mculib3/src/net_buffer.h ****       
 117:../mculib3/src/net_buffer.h ****    return *this;
 118:../mculib3/src/net_buffer.h **** }
 119:../mculib3/src/net_buffer.h **** 
 120:../mculib3/src/net_buffer.h **** template<size_t size_>
 121:../mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 122:../mculib3/src/net_buffer.h **** {
 123:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 124:../mculib3/src/net_buffer.h ****       return base()[--end_i];
 125:../mculib3/src/net_buffer.h ****    return 0;
 126:../mculib3/src/net_buffer.h **** }
 127:../mculib3/src/net_buffer.h **** 
 128:../mculib3/src/net_buffer.h **** template<size_t size_>
 129:../mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_front()
 4691              		.loc 11 129 0
 4692              		.cfi_startproc
 4693              		@ args = 0, pretend = 0, frame = 0
 4694              		@ frame_needed = 0, uses_anonymous_args = 0
 4695              	.LVL302:
 130:../mculib3/src/net_buffer.h **** {
 131:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 4696              		.loc 11 131 0
 4697 0000 0200     		movs	r2, r0
 129:../mculib3/src/net_buffer.h **** {
 4698              		.loc 11 129 0
 4699 0002 10B5     		push	{r4, lr}
 4700              	.LCFI21:
 4701              		.cfi_def_cfa_offset 8
 4702              		.cfi_offset 4, -8
 4703              		.cfi_offset 14, -4
 4704              		.loc 11 131 0
 4705 0004 FC32     		adds	r2, r2, #252
 4706 0006 5368     		ldr	r3, [r2, #4]
 4707 0008 9468     		ldr	r4, [r2, #8]
 132:../mculib3/src/net_buffer.h ****       return base()[begin_i++];
 133:../mculib3/src/net_buffer.h ****    return 0;
 4708              		.loc 11 133 0
 4709 000a 0021     		movs	r1, #0
 131:../mculib3/src/net_buffer.h ****       return base()[begin_i++];
 4710              		.loc 11 131 0
ARM GAS  /tmp/ccpbVaEU.s 			page 135


 4711 000c 9C42     		cmp	r4, r3
 4712 000e 02D9     		bls	.L204
 132:../mculib3/src/net_buffer.h ****       return base()[begin_i++];
 4713              		.loc 11 132 0
 4714 0010 591C     		adds	r1, r3, #1
 4715 0012 5160     		str	r1, [r2, #4]
 4716 0014 C15C     		ldrb	r1, [r0, r3]
 4717              	.L204:
 134:../mculib3/src/net_buffer.h **** }...
 4718              		.loc 11 134 0
 4719 0016 0800     		movs	r0, r1
 4720              	.LVL303:
 4721              		@ sp needed
 4722 0018 10BD     		pop	{r4, pc}
 4723              		.cfi_endproc
 4724              	.LFE4251:
 4726              		.section	.text._ZN10Net_bufferILj255EElsEh,"axG",%progbits,_ZN10Net_bufferILj255EElsEh,comdat
 4727              		.align	1
 4728              		.weak	_ZN10Net_bufferILj255EElsEh
 4729              		.syntax unified
 4730              		.code	16
 4731              		.thumb_func
 4732              		.fpu softvfp
 4734              	_ZN10Net_bufferILj255EElsEh:
 4735              	.LFB4439:
  67:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 4736              		.loc 11 67 0
 4737              		.cfi_startproc
 4738              		@ args = 0, pretend = 0, frame = 0
 4739              		@ frame_needed = 0, uses_anonymous_args = 0
 4740              		@ link register save eliminated.
 4741              	.LVL304:
  69:../mculib3/src/net_buffer.h ****    if (end_i < size_) {
 4742              		.loc 11 69 0
 4743 0000 0300     		movs	r3, r0
 4744 0002 FC33     		adds	r3, r3, #252
 4745 0004 9A68     		ldr	r2, [r3, #8]
 4746 0006 FE2A     		cmp	r2, #254
 4747 0008 03D8     		bhi	.L207
  70:../mculib3/src/net_buffer.h ****       *end() = v;
 4748              		.loc 11 70 0
 4749 000a 8154     		strb	r1, [r0, r2]
  71:../mculib3/src/net_buffer.h ****       end_i++;
 4750              		.loc 11 71 0
 4751 000c 9A68     		ldr	r2, [r3, #8]
 4752 000e 0132     		adds	r2, r2, #1
 4753 0010 9A60     		str	r2, [r3, #8]
 4754              	.L207:
  74:../mculib3/src/net_buffer.h **** }
 4755              		.loc 11 74 0
 4756              		@ sp needed
 4757 0012 7047     		bx	lr
 4758              		.cfi_endproc
 4759              	.LFE4439:
 4761              		.section	.text._ZN10Net_bufferILj255EElsEt,"axG",%progbits,_ZN10Net_bufferILj255EElsEt,comdat
 4762              		.align	1
 4763              		.weak	_ZN10Net_bufferILj255EElsEt
ARM GAS  /tmp/ccpbVaEU.s 			page 136


 4764              		.syntax unified
 4765              		.code	16
 4766              		.thumb_func
 4767              		.fpu softvfp
 4769              	_ZN10Net_bufferILj255EElsEt:
 4770              	.LFB4440:
  77:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 4771              		.loc 11 77 0
 4772              		.cfi_startproc
 4773              		@ args = 0, pretend = 0, frame = 0
 4774              		@ frame_needed = 0, uses_anonymous_args = 0
 4775              	.LVL305:
 4776 0000 70B5     		push	{r4, r5, r6, lr}
 4777              	.LCFI22:
 4778              		.cfi_def_cfa_offset 16
 4779              		.cfi_offset 4, -16
 4780              		.cfi_offset 5, -12
 4781              		.cfi_offset 6, -8
 4782              		.cfi_offset 14, -4
  77:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 4783              		.loc 11 77 0
 4784 0002 0C00     		movs	r4, r1
 4785 0004 0500     		movs	r5, r0
 4786              	.LVL306:
  80:../mculib3/src/net_buffer.h ****    *this << hi << low;
 4787              		.loc 11 80 0
 4788 0006 090A     		lsrs	r1, r1, #8
 4789              	.LVL307:
 4790 0008 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4791              	.LVL308:
 4792 000c E1B2     		uxtb	r1, r4
 4793 000e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4794              	.LVL309:
  82:../mculib3/src/net_buffer.h **** }
 4795              		.loc 11 82 0
 4796              		@ sp needed
 4797 0012 2800     		movs	r0, r5
 4798              	.LVL310:
 4799 0014 70BD     		pop	{r4, r5, r6, pc}
 4800              		.cfi_endproc
 4801              	.LFE4440:
 4803              		.section	.text._ZN10UART_sizedILj255EE8transmitEv,"axG",%progbits,_ZN10UART_sizedILj255EE8transmit
 4804              		.align	1
 4805              		.weak	_ZN10UART_sizedILj255EE8transmitEv
 4806              		.syntax unified
 4807              		.code	16
 4808              		.thumb_func
 4809              		.fpu softvfp
 4811              	_ZN10UART_sizedILj255EE8transmitEv:
 4812              	.LFB4444:
 206:../mculib3/src/uart.h **** {
 4813              		.loc 9 206 0
 4814              		.cfi_startproc
 4815              		@ args = 0, pretend = 0, frame = 0
 4816              		@ frame_needed = 0, uses_anonymous_args = 0
 4817              	.LVL311:
 4818              	.LBB3456:
ARM GAS  /tmp/ccpbVaEU.s 			page 137


 4819              	.LBB3457:
  49:../mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
 4820              		.loc 10 49 0
 4821 0000 0123     		movs	r3, #1
 4822              	.LBE3457:
 4823              	.LBE3456:
 206:../mculib3/src/uart.h **** {
 4824              		.loc 9 206 0
 4825 0002 10B5     		push	{r4, lr}
 4826              	.LCFI23:
 4827              		.cfi_def_cfa_offset 8
 4828              		.cfi_offset 4, -8
 4829              		.cfi_offset 14, -4
 4830              	.LBB3459:
 4831              	.LBB3460:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 4832              		.loc 10 62 0
 4833 0004 1024     		movs	r4, #16
 4834              	.LBE3460:
 4835              	.LBE3459:
 209:../mculib3/src/uart.h ****         .enable_IDLE_interrupt(false);
 4836              		.loc 9 209 0
 4837 0006 FC30     		adds	r0, r0, #252
 4838              	.LVL312:
 4839 0008 C269     		ldr	r2, [r0, #28]
 4840              	.LVL313:
 4841              	.LBB3463:
 4842              	.LBB3458:
  49:../mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
 4843              		.loc 10 49 0
 4844 000a 1168     		ldr	r1, [r2]
 4845 000c 9943     		bics	r1, r3
 4846 000e 1160     		str	r1, [r2]
 4847              	.LVL314:
 4848              	.LBE3458:
 4849              	.LBE3463:
 4850              	.LBB3464:
 4851              	.LBB3461:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 4852              		.loc 10 62 0
 4853 0010 1168     		ldr	r1, [r2]
 4854 0012 A143     		bics	r1, r4
 4855              	.LBE3461:
 4856              	.LBE3464:
 4857              	.LBB3465:
 4858              	.LBB3466:
 4859              	.LBB3467:
 4860              	.LBB3468:
 4861              	.LBB3469:
  47:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 4862              		.loc 14 47 0
 4863 0014 1C00     		movs	r4, r3
 4864              	.LBE3469:
 4865              	.LBE3468:
 4866              	.LBE3467:
 4867              	.LBE3466:
 4868              	.LBE3465:
ARM GAS  /tmp/ccpbVaEU.s 			page 138


 4869              	.LBB3474:
 4870              	.LBB3462:
  62:../mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 4871              		.loc 10 62 0
 4872 0016 1160     		str	r1, [r2]
 4873              	.LVL315:
 4874              	.LBE3462:
 4875              	.LBE3474:
 211:../mculib3/src/uart.h ****    RXstream.disable();
 4876              		.loc 9 211 0
 4877 0018 4269     		ldr	r2, [r0, #20]
 4878              	.LVL316:
 4879              	.LBB3475:
 4880              	.LBB3473:
 4881              	.LBB3472:
  28:../mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
 4882              		.loc 13 28 0
 4883 001a 1168     		ldr	r1, [r2]
 4884              	.LVL317:
 4885              	.LBB3471:
 4886              	.LBB3470:
  47:../mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 4887              		.loc 14 47 0
 4888 001c 5268     		ldr	r2, [r2, #4]
 4889              	.LVL318:
 4890 001e 9440     		lsls	r4, r4, r2
 4891 0020 8C61     		str	r4, [r1, #24]
 4892              	.LVL319:
 4893              	.LBE3470:
 4894              	.LBE3471:
 4895              	.LBE3472:
 4896              	.LBE3473:
 4897              	.LBE3475:
 212:../mculib3/src/uart.h ****    TXstream.disable();
 4898              		.loc 9 212 0
 4899 0022 416A     		ldr	r1, [r0, #36]
 4900              	.LVL320:
 4901              	.LBB3476:
 4902              	.LBB3477:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 4903              		.loc 12 25 0
 4904 0024 0A68     		ldr	r2, [r1]
 4905 0026 9A43     		bics	r2, r3
 4906 0028 0A60     		str	r2, [r1]
 4907              	.LVL321:
 4908              	.LBE3477:
 4909              	.LBE3476:
 213:../mculib3/src/uart.h ****    // +2     2  (  
 4910              		.loc 9 213 0
 4911 002a 016A     		ldr	r1, [r0, #32]
 4912              	.LVL322:
 4913              	.LBB3478:
 4914              	.LBB3479:
  25:../mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 4915              		.loc 12 25 0
 4916 002c 0A68     		ldr	r2, [r1]
 4917 002e 9A43     		bics	r2, r3
ARM GAS  /tmp/ccpbVaEU.s 			page 139


 4918 0030 0A60     		str	r2, [r1]
 4919              	.LVL323:
 4920              	.LBE3479:
 4921              	.LBE3478:
 4922              	.LBB3480:
 4923              	.LBB3481:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 4924              		.loc 11 13 0
 4925 0032 8268     		ldr	r2, [r0, #8]
 4926 0034 4468     		ldr	r4, [r0, #4]
 4927              	.LBE3481:
 4928              	.LBE3480:
 215:../mculib3/src/uart.h ****    usart.enable();
 4929              		.loc 9 215 0
 4930 0036 016A     		ldr	r1, [r0, #32]
 4931              	.LVL324:
 4932              	.LBB3483:
 4933              	.LBB3482:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 4934              		.loc 11 13 0
 4935 0038 121B     		subs	r2, r2, r4
 4936              	.LBE3482:
 4937              	.LBE3483:
 215:../mculib3/src/uart.h ****    usart.enable();
 4938              		.loc 9 215 0
 4939 003a 0232     		adds	r2, r2, #2
 4940              	.LBB3484:
 4941              	.LBB3485:
  33:../mculib3/src/periph/dma_stream_f0_f1.h **** 
 4942              		.loc 12 33 0
 4943 003c 92B2     		uxth	r2, r2
 4944 003e 4A60     		str	r2, [r1, #4]
 4945              	.LVL325:
 4946              	.LBE3485:
 4947              	.LBE3484:
 216:../mculib3/src/uart.h ****    TXstream.enable();
 4948              		.loc 9 216 0
 4949 0040 C169     		ldr	r1, [r0, #28]
 4950              	.LVL326:
 4951              	.LBB3486:
 4952              	.LBB3487:
  48:../mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
 4953              		.loc 10 48 0
 4954 0042 0A68     		ldr	r2, [r1]
 4955 0044 1A43     		orrs	r2, r3
 4956 0046 0A60     		str	r2, [r1]
 4957              	.LVL327:
 4958              	.LBE3487:
 4959              	.LBE3486:
 217:../mculib3/src/uart.h **** }
 4960              		.loc 9 217 0
 4961 0048 026A     		ldr	r2, [r0, #32]
 4962              	.LVL328:
 4963              	.LBB3488:
 4964              	.LBB3489:
  24:../mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 4965              		.loc 12 24 0
ARM GAS  /tmp/ccpbVaEU.s 			page 140


 4966 004a 1168     		ldr	r1, [r2]
 4967 004c 0B43     		orrs	r3, r1
 4968 004e 1360     		str	r3, [r2]
 4969              	.L210:
 4970 0050 1368     		ldr	r3, [r2]
 4971 0052 DB07     		lsls	r3, r3, #31
 4972 0054 FCD5     		bpl	.L210
 4973              	.LBE3489:
 4974              	.LBE3488:
 218:../mculib3/src/uart.h **** 
 4975              		.loc 9 218 0
 4976              		@ sp needed
 4977 0056 10BD     		pop	{r4, pc}
 4978              		.cfi_endproc
 4979              	.LFE4444:
 4981              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_cod
 4982              		.align	1
 4983              		.syntax unified
 4984              		.code	16
 4985              		.thumb_func
 4986              		.fpu softvfp
 4988              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:
 4989              	.LFB4257:
  84:../mculib3/src/modbus_slave.h **** 	} dma_ {*this};
  85:../mculib3/src/modbus_slave.h **** 
  86:../mculib3/src/modbus_slave.h **** public:
  87:../mculib3/src/modbus_slave.h **** 
  88:../mculib3/src/modbus_slave.h **** 	static constexpr uint16_t InRegQty  = sizeof (InRegs_t) / 2;
  89:../mculib3/src/modbus_slave.h **** 	static constexpr uint16_t OutRegQty = sizeof(OutRegs_t) / 2;
  90:../mculib3/src/modbus_slave.h **** 
  91:../mculib3/src/modbus_slave.h **** 	union {
  92:../mculib3/src/modbus_slave.h **** 		InRegs_t inRegs;
  93:../mculib3/src/modbus_slave.h **** 		uint16_t arInRegs[InRegQty];
  94:../mculib3/src/modbus_slave.h **** 	};
  95:../mculib3/src/modbus_slave.h **** 	union {
  96:../mculib3/src/modbus_slave.h **** 		OutRegs_t outRegs;
  97:../mculib3/src/modbus_slave.h **** 		uint16_t arOutRegs[OutRegQty];
  98:../mculib3/src/modbus_slave.h **** 	};
  99:../mculib3/src/modbus_slave.h **** 	union {
 100:../mculib3/src/modbus_slave.h **** 		InRegs_t inRegsMin;
 101:../mculib3/src/modbus_slave.h **** 		uint16_t arInRegsMin[InRegQty];
 102:../mculib3/src/modbus_slave.h **** 	};
 103:../mculib3/src/modbus_slave.h **** 	union {
 104:../mculib3/src/modbus_slave.h **** 		InRegs_t inRegsMax;
 105:../mculib3/src/modbus_slave.h **** 		uint16_t arInRegsMax[InRegQty];
 106:../mculib3/src/modbus_slave.h **** 	};
 107:../mculib3/src/modbus_slave.h **** 
 108:../mculib3/src/modbus_slave.h **** 	bool signed_[InRegQty] {};
 109:../mculib3/src/modbus_slave.h **** 	
 110:../mculib3/src/modbus_slave.h **** 	Modbus_slave (
 111:../mculib3/src/modbus_slave.h **** 		  uint8_t address
 112:../mculib3/src/modbus_slave.h **** 		, UART_& uart
 113:../mculib3/src/modbus_slave.h **** 		, Interrupt& interrupt_usart
 114:../mculib3/src/modbus_slave.h **** 		, Interrupt& interrupt_DMA_channel
 115:../mculib3/src/modbus_slave.h **** 	) : uart                  {uart}
 116:../mculib3/src/modbus_slave.h **** 	  , interrupt_usart       {interrupt_usart}
 117:../mculib3/src/modbus_slave.h **** 	  , interrupt_DMA_channel {interrupt_DMA_channel}
ARM GAS  /tmp/ccpbVaEU.s 			page 141


 118:../mculib3/src/modbus_slave.h **** 	  , address               {address}
 119:../mculib3/src/modbus_slave.h **** 	  , arInRegs    {}
 120:../mculib3/src/modbus_slave.h **** 	  , outRegs     {}
 121:../mculib3/src/modbus_slave.h **** 	  , arInRegsMin {}
 122:../mculib3/src/modbus_slave.h **** 	  , arInRegsMax {}
 123:../mculib3/src/modbus_slave.h **** 	{}
 124:../mculib3/src/modbus_slave.h **** 
 125:../mculib3/src/modbus_slave.h **** 	template <mcu::Periph usart, class TXpin,  class RXpin, class RTSpin> 
 126:../mculib3/src/modbus_slave.h **** 	static auto& make (uint8_t address, UART_::Settings set)
 127:../mculib3/src/modbus_slave.h **** 	{
 128:../mculib3/src/modbus_slave.h **** 		auto& uart_ref = UART_::make<usart, TXpin, RXpin, RTSpin>();
 129:../mculib3/src/modbus_slave.h **** 
 130:../mculib3/src/modbus_slave.h **** 		static Modbus_slave<InRegs_t, OutRegs_t> modbus {
 131:../mculib3/src/modbus_slave.h **** 			  address
 132:../mculib3/src/modbus_slave.h **** 			, uart_ref
 133:../mculib3/src/modbus_slave.h **** 			, get_interrupt<usart>()
 134:../mculib3/src/modbus_slave.h **** 			, get_interrupt<USART::default_stream<TXpin>()>()
 135:../mculib3/src/modbus_slave.h **** 		};
 136:../mculib3/src/modbus_slave.h **** 
 137:../mculib3/src/modbus_slave.h **** 		modbus.modbus_time = set.baudrate == UART_::Baudrate::BR9600  ? 4 :
 138:../mculib3/src/modbus_slave.h **** 									set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 139:../mculib3/src/modbus_slave.h **** 									set.baudrate == UART_::Baudrate::BR19200 ? 2 :
 140:../mculib3/src/modbus_slave.h **** 									set.baudrate == UART_::Baudrate::BR28800 ? 2 : 1;
 141:../mculib3/src/modbus_slave.h **** 
 142:../mculib3/src/modbus_slave.h **** 		modbus.uart.init(set);
 143:../mculib3/src/modbus_slave.h **** 		return modbus;
 144:../mculib3/src/modbus_slave.h **** 	}
 145:../mculib3/src/modbus_slave.h **** 
 146:../mculib3/src/modbus_slave.h **** 
 147:../mculib3/src/modbus_slave.h ****   //  template <class function>
 148:../mculib3/src/modbus_slave.h **** 	void operator() (std::function<void(size_t reg)> reaction);
 149:../mculib3/src/modbus_slave.h **** 	auto& buffer(){return uart.buffer;}
 150:../mculib3/src/modbus_slave.h **** 
 151:../mculib3/src/modbus_slave.h **** };
 152:../mculib3/src/modbus_slave.h **** 
 153:../mculib3/src/modbus_slave.h **** #define GET_ADR(struct, reg)     (offsetof(struct, reg) / 2)
 154:../mculib3/src/modbus_slave.h **** 
 155:../mculib3/src/modbus_slave.h **** 
 156:../mculib3/src/modbus_slave.h **** 
 157:../mculib3/src/modbus_slave.h **** 
 158:../mculib3/src/modbus_slave.h **** 
 159:../mculib3/src/modbus_slave.h **** 
 160:../mculib3/src/modbus_slave.h **** 
 161:../mculib3/src/modbus_slave.h **** 
 162:../mculib3/src/modbus_slave.h **** 
 163:../mculib3/src/modbus_slave.h **** 
 164:../mculib3/src/modbus_slave.h **** 
 165:../mculib3/src/modbus_slave.h **** 
 166:../mculib3/src/modbus_slave.h **** 
 167:../mculib3/src/modbus_slave.h **** 
 168:../mculib3/src/modbus_slave.h **** 
 169:../mculib3/src/modbus_slave.h **** 
 170:../mculib3/src/modbus_slave.h **** 
 171:../mculib3/src/modbus_slave.h **** 
 172:../mculib3/src/modbus_slave.h **** 
 173:../mculib3/src/modbus_slave.h **** 
 174:../mculib3/src/modbus_slave.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 142


 175:../mculib3/src/modbus_slave.h **** 
 176:../mculib3/src/modbus_slave.h **** 
 177:../mculib3/src/modbus_slave.h **** 
 178:../mculib3/src/modbus_slave.h **** 
 179:../mculib3/src/modbus_slave.h **** 
 180:../mculib3/src/modbus_slave.h **** 
 181:../mculib3/src/modbus_slave.h **** 
 182:../mculib3/src/modbus_slave.h **** 
 183:../mculib3/src/modbus_slave.h **** 
 184:../mculib3/src/modbus_slave.h **** 
 185:../mculib3/src/modbus_slave.h **** 
 186:../mculib3/src/modbus_slave.h **** 
 187:../mculib3/src/modbus_slave.h **** 
 188:../mculib3/src/modbus_slave.h **** 
 189:../mculib3/src/modbus_slave.h **** 
 190:../mculib3/src/modbus_slave.h **** 
 191:../mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 192:../mculib3/src/modbus_slave.h **** // template <class function>
 193:../mculib3/src/modbus_slave.h **** inline void Modbus_slave<InRegs_t, OutRegs_t>::operator() (std::function<void(size_t reg)> reaction
 194:../mculib3/src/modbus_slave.h **** {
 195:../mculib3/src/modbus_slave.h **** 	if (uart.is_receiving()) {
 196:../mculib3/src/modbus_slave.h **** 		time = 0;
 197:../mculib3/src/modbus_slave.h **** 		tick_unsubscribe();
 198:../mculib3/src/modbus_slave.h **** 		return;
 199:../mculib3/src/modbus_slave.h **** 	}
 200:../mculib3/src/modbus_slave.h **** 	
 201:../mculib3/src/modbus_slave.h **** 	if (time < modbus_time) 
 202:../mculib3/src/modbus_slave.h **** 		return;
 203:../mculib3/src/modbus_slave.h **** 
 204:../mculib3/src/modbus_slave.h **** 	time = 0;
 205:../mculib3/src/modbus_slave.h **** 	tick_unsubscribe();
 206:../mculib3/src/modbus_slave.h **** 	
 207:../mculib3/src/modbus_slave.h **** 	if (uart.buffer.size() < 8) {
 208:../mculib3/src/modbus_slave.h **** 		uart.receive();
 209:../mculib3/src/modbus_slave.h **** 		return;
 210:../mculib3/src/modbus_slave.h **** 	}
 211:../mculib3/src/modbus_slave.h **** 
 212:../mculib3/src/modbus_slave.h **** 	if (uart.buffer.front() != address) {
 213:../mculib3/src/modbus_slave.h **** 		uart.receive();
 214:../mculib3/src/modbus_slave.h **** 		return;
 215:../mculib3/src/modbus_slave.h **** 	}
 216:../mculib3/src/modbus_slave.h **** 	if (not check_CRC()) {
 217:../mculib3/src/modbus_slave.h **** 		uart.receive();
 218:../mculib3/src/modbus_slave.h **** 		return;
 219:../mculib3/src/modbus_slave.h **** 	}
 220:../mculib3/src/modbus_slave.h **** 	uart.buffer.pop_front(); // adr
 221:../mculib3/src/modbus_slave.h **** 	func = uart.buffer.pop_front();
 222:../mculib3/src/modbus_slave.h **** 	if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 223:../mculib3/src/modbus_slave.h **** 		answer_03();
 224:../mculib3/src/modbus_slave.h **** 	else if (func == static_cast<uint8_t>(Modbus_function::write_16))
 225:../mculib3/src/modbus_slave.h **** 		answer_16(reaction);
 226:../mculib3/src/modbus_slave.h **** 	else 
 227:../mculib3/src/modbus_slave.h **** 		answer_error (Modbus_error_code::wrong_func);
 228:../mculib3/src/modbus_slave.h **** }
 229:../mculib3/src/modbus_slave.h **** 
 230:../mculib3/src/modbus_slave.h **** 
 231:../mculib3/src/modbus_slave.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 143


 232:../mculib3/src/modbus_slave.h **** 
 233:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 234:../mculib3/src/modbus_slave.h **** uint8_t Modbus_slave<InReg, OutRegs_t>::set_high_bit(uint8_t func)
 235:../mculib3/src/modbus_slave.h **** {
 236:../mculib3/src/modbus_slave.h **** 	return (func | 0b10000000);
 237:../mculib3/src/modbus_slave.h **** }
 238:../mculib3/src/modbus_slave.h **** 
 239:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 240:../mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_CRC()
 241:../mculib3/src/modbus_slave.h **** {
 242:../mculib3/src/modbus_slave.h **** 	auto high = uart.buffer.pop_back();
 243:../mculib3/src/modbus_slave.h **** 	 auto low  = uart.buffer.pop_back();
 244:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 245:../mculib3/src/modbus_slave.h **** 	return (high == high_) and (low == low_);
 246:../mculib3/src/modbus_slave.h **** }
 247:../mculib3/src/modbus_slave.h **** 
 248:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 249:../mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_reg(uint16_t qty_reg_device)
 250:../mculib3/src/modbus_slave.h **** {
 251:../mculib3/src/modbus_slave.h **** 	uart.buffer >> first_reg;
 252:../mculib3/src/modbus_slave.h **** 	uart.buffer >> qty_reg; 
 253:../mculib3/src/modbus_slave.h **** 	last_reg = first_reg + qty_reg - 1;
 254:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 255:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 256:../mculib3/src/modbus_slave.h **** }
 257:../mculib3/src/modbus_slave.h **** 
 258:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 259:../mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_error(Modbus_error_code code)
 4990              		.loc 3 259 0
 4991              		.cfi_startproc
 4992              		@ args = 0, pretend = 0, frame = 8
 4993              		@ frame_needed = 0, uses_anonymous_args = 0
 4994              	.LVL329:
 4995              	.LBB3490:
 4996              	.LBB3491:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
 4997              		.loc 11 10 0
 4998 0000 0022     		movs	r2, #0
 4999 0002 0369     		ldr	r3, [r0, #16]
 5000              	.LBE3491:
 5001              	.LBE3490:
 5002              		.loc 3 259 0
 5003 0004 73B5     		push	{r0, r1, r4, r5, r6, lr}
 5004              	.LCFI24:
 5005              		.cfi_def_cfa_offset 24
 5006              		.cfi_offset 0, -24
 5007              		.cfi_offset 1, -20
 5008              		.cfi_offset 4, -16
 5009              		.cfi_offset 5, -12
 5010              		.cfi_offset 6, -8
 5011              		.cfi_offset 14, -4
 5012              	.LBB3493:
 5013              	.LBB3492:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
 5014              		.loc 11 10 0
 5015 0006 FC33     		adds	r3, r3, #252
 5016 0008 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccpbVaEU.s 			page 144


 5017              	.LVL330:
 5018 000a 9A60     		str	r2, [r3, #8]
 5019              	.LVL331:
 5020              	.LBE3492:
 5021              	.LBE3493:
 5022              		.loc 3 259 0
 5023 000c 0400     		movs	r4, r0
 5024 000e 0D00     		movs	r5, r1
 5025 0010 431D     		adds	r3, r0, #5
 5026 0012 861D     		adds	r6, r0, #6
 260:../mculib3/src/modbus_slave.h **** {
 261:../mculib3/src/modbus_slave.h **** 	uart.buffer.clear();
 262:../mculib3/src/modbus_slave.h **** 	
 263:../mculib3/src/modbus_slave.h **** 	if (code == Modbus_error_code::wrong_func)
 5027              		.loc 3 263 0
 5028 0014 0129     		cmp	r1, #1
 5029 0016 21D1     		bne	.L214
 264:../mculib3/src/modbus_slave.h **** 		uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
 5030              		.loc 3 264 0
 5031 0018 D97F     		ldrb	r1, [r3, #31]
 5032              	.LVL332:
 5033 001a 0069     		ldr	r0, [r0, #16]
 5034              	.LVL333:
 5035 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5036              	.LVL334:
 5037              	.LBB3494:
 5038              	.LBB3495:
 236:../mculib3/src/modbus_slave.h **** }
 5039              		.loc 3 236 0
 5040 0020 8023     		movs	r3, #128
 5041 0022 F17F     		ldrb	r1, [r6, #31]
 5042              	.LBE3495:
 5043              	.LBE3494:
 5044              		.loc 3 264 0
 5045 0024 1943     		orrs	r1, r3
 5046              	.LVL335:
 5047              	.L218:
 265:../mculib3/src/modbus_slave.h **** 	else if (code == Modbus_error_code::wrong_reg)
 266:../mculib3/src/modbus_slave.h **** 		uart.buffer << address << func << static_cast<uint8_t>(code);
 5048              		.loc 3 266 0
 5049 0026 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5050              	.LVL336:
 5051 002a 2900     		movs	r1, r5
 5052              	.L217:
 267:../mculib3/src/modbus_slave.h **** 	else if (code == Modbus_error_code::wrong_value)
 268:../mculib3/src/modbus_slave.h **** 		uart.buffer << address << func << static_cast<uint8_t>(code);
 5053              		.loc 3 268 0
 5054 002c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5055              	.LVL337:
 269:../mculib3/src/modbus_slave.h **** 		
 270:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 5056              		.loc 3 270 0
 5057 0030 2169     		ldr	r1, [r4, #16]
 5058 0032 01AD     		add	r5, sp, #4
 5059              	.LBB3496:
 5060              	.LBB3497:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
ARM GAS  /tmp/ccpbVaEU.s 			page 145


 5061              		.loc 11 12 0
 5062 0034 0B00     		movs	r3, r1
 5063 0036 FC33     		adds	r3, r3, #252
 5064 0038 9A68     		ldr	r2, [r3, #8]
 5065              	.LBE3497:
 5066              	.LBE3496:
 5067              	.LBB3499:
 5068              	.LBB3500:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 5069              		.loc 11 11 0
 5070 003a 5B68     		ldr	r3, [r3, #4]
 5071              	.LBE3500:
 5072              	.LBE3499:
 5073              	.LBB3502:
 5074              	.LBB3498:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 5075              		.loc 11 12 0
 5076 003c 8A18     		adds	r2, r1, r2
 5077              	.LBE3498:
 5078              	.LBE3502:
 5079              		.loc 3 270 0
 5080 003e 2800     		movs	r0, r5
 5081              	.LBB3503:
 5082              	.LBB3501:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 5083              		.loc 11 11 0
 5084 0040 C918     		adds	r1, r1, r3
 5085              	.LBE3501:
 5086              	.LBE3503:
 5087              		.loc 3 270 0
 5088 0042 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 5089              	.LVL338:
 271:../mculib3/src/modbus_slave.h **** 	uart.buffer << low_ << high_;
 5090              		.loc 3 271 0
 5091 0046 6978     		ldrb	r1, [r5, #1]
 5092 0048 2069     		ldr	r0, [r4, #16]
 5093 004a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5094              	.LVL339:
 5095 004e 2978     		ldrb	r1, [r5]
 5096 0050 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5097              	.LVL340:
 272:../mculib3/src/modbus_slave.h **** 	uart.transmit();
 5098              		.loc 3 272 0
 5099 0054 2069     		ldr	r0, [r4, #16]
 5100 0056 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 5101              	.LVL341:
 273:../mculib3/src/modbus_slave.h **** }
 5102              		.loc 3 273 0
 5103              		@ sp needed
 5104              	.LVL342:
 5105              	.LVL343:
 5106 005a 73BD     		pop	{r0, r1, r4, r5, r6, pc}
 5107              	.LVL344:
 5108              	.L214:
 5109 005c 0069     		ldr	r0, [r0, #16]
 5110              	.LVL345:
 5111 005e D97F     		ldrb	r1, [r3, #31]
ARM GAS  /tmp/ccpbVaEU.s 			page 146


 5112              	.LVL346:
 265:../mculib3/src/modbus_slave.h **** 		uart.buffer << address << func << static_cast<uint8_t>(code);
 5113              		.loc 3 265 0
 5114 0060 022D     		cmp	r5, #2
 5115 0062 03D1     		bne	.L216
 266:../mculib3/src/modbus_slave.h **** 	else if (code == Modbus_error_code::wrong_value)
 5116              		.loc 3 266 0
 5117 0064 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5118              	.LVL347:
 5119 0068 F17F     		ldrb	r1, [r6, #31]
 5120 006a DCE7     		b	.L218
 5121              	.L216:
 268:../mculib3/src/modbus_slave.h **** 		
 5122              		.loc 3 268 0
 5123 006c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5124              	.LVL348:
 5125 0070 F17F     		ldrb	r1, [r6, #31]
 5126 0072 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 5127              	.LVL349:
 5128 0076 0321     		movs	r1, #3
 5129 0078 D8E7     		b	.L217
 5130              		.cfi_endproc
 5131              	.LFE4257:
 5133              		.section	.text._ZN10Net_bufferILj255EErsERt,"axG",%progbits,_ZN10Net_bufferILj255EErsERt,comdat
 5134              		.align	1
 5135              		.weak	_ZN10Net_bufferILj255EErsERt
 5136              		.syntax unified
 5137              		.code	16
 5138              		.thumb_func
 5139              		.fpu softvfp
 5141              	_ZN10Net_bufferILj255EErsERt:
 5142              	.LFB4501:
 107:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 5143              		.loc 11 107 0
 5144              		.cfi_startproc
 5145              		@ args = 0, pretend = 0, frame = 0
 5146              		@ frame_needed = 0, uses_anonymous_args = 0
 5147              	.LVL350:
 5148              	.LBB3514:
 109:../mculib3/src/net_buffer.h ****    if (end_i > begin_i + 1) {
 5149              		.loc 11 109 0
 5150 0000 0200     		movs	r2, r0
 5151              	.LBE3514:
 107:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 5152              		.loc 11 107 0
 5153 0002 70B5     		push	{r4, r5, r6, lr}
 5154              	.LCFI25:
 5155              		.cfi_def_cfa_offset 16
 5156              		.cfi_offset 4, -16
 5157              		.cfi_offset 5, -12
 5158              		.cfi_offset 6, -8
 5159              		.cfi_offset 14, -4
 5160              	.LBB3515:
 109:../mculib3/src/net_buffer.h ****    if (end_i > begin_i + 1) {
 5161              		.loc 11 109 0
 5162 0004 FC32     		adds	r2, r2, #252
 5163 0006 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccpbVaEU.s 			page 147


 5164 0008 9268     		ldr	r2, [r2, #8]
 5165 000a 0133     		adds	r3, r3, #1
 5166              	.LBE3515:
 107:../mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 5167              		.loc 11 107 0
 5168 000c 0400     		movs	r4, r0
 5169 000e 0D00     		movs	r5, r1
 5170              	.LBB3516:
 109:../mculib3/src/net_buffer.h ****    if (end_i > begin_i + 1) {
 5171              		.loc 11 109 0
 5172 0010 9A42     		cmp	r2, r3
 5173 0012 0BD9     		bls	.L220
 5174              	.LVL351:
 5175              	.LBE3516:
 5176              	.LBB3517:
 5177              	.LBB3518:
 110:../mculib3/src/net_buffer.h ****       auto _1 = pop_front();
 5178              		.loc 11 110 0
 5179 0014 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 5180              	.LVL352:
 5181 0018 0600     		movs	r6, r0
 5182              	.LVL353:
 111:../mculib3/src/net_buffer.h ****       auto _2 = pop_front();
 5183              		.loc 11 111 0
 5184 001a 2000     		movs	r0, r4
 5185 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 5186              	.LVL354:
 5187              	.LBB3519:
 5188              	.LBB3520:
  53:../mculib3/src/net_buffer.h ****       u.d8 = {v2, v1};
 5189              		.loc 11 53 0
 5190 0020 3602     		lsls	r6, r6, #8
 5191              	.LVL355:
 5192 0022 C0B2     		uxtb	r0, r0
 5193 0024 3043     		orrs	r0, r6
 5194              	.LVL356:
 5195              	.LBE3520:
 5196              	.LBE3519:
 112:../mculib3/src/net_buffer.h ****       v = from_bytes (_1, _2);
 5197              		.loc 11 112 0
 5198 0026 2880     		strh	r0, [r5]
 5199              	.LVL357:
 5200              	.L221:
 5201              	.LBE3518:
 5202              	.LBE3517:
 118:../mculib3/src/net_buffer.h **** }
 5203              		.loc 11 118 0
 5204 0028 2000     		movs	r0, r4
 5205              		@ sp needed
 5206              	.LVL358:
 5207              	.LVL359:
 5208 002a 70BD     		pop	{r4, r5, r6, pc}
 5209              	.LVL360:
 5210              	.L220:
 5211              	.LBB3521:
 114:../mculib3/src/net_buffer.h ****       v = 0;
 5212              		.loc 11 114 0
ARM GAS  /tmp/ccpbVaEU.s 			page 148


 5213 002c 0023     		movs	r3, #0
 5214 002e 0B80     		strh	r3, [r1]
 5215 0030 FAE7     		b	.L221
 5216              	.LBE3521:
 5217              		.cfi_endproc
 5218              	.LFE4501:
 5220              		.section	.text.startup.main,"ax",%progbits
 5221              		.align	1
 5222              		.global	main
 5223              		.syntax unified
 5224              		.code	16
 5225              		.thumb_func
 5226              		.fpu softvfp
 5228              	main:
 5229              	.LFB3680:
  29:src/main.cpp  ****    auto[do1,do2,do3,do4,do5,do6,do7,do8]
 5230              		.loc 15 29 0
 5231              		.cfi_startproc
 5232              		@ args = 0, pretend = 0, frame = 200
 5233              		@ frame_needed = 0, uses_anonymous_args = 0
 5234 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5235              	.LCFI26:
 5236              		.cfi_def_cfa_offset 20
 5237              		.cfi_offset 4, -20
 5238              		.cfi_offset 5, -16
 5239              		.cfi_offset 6, -12
 5240              		.cfi_offset 7, -8
 5241              		.cfi_offset 14, -4
 5242 0002 B3B0     		sub	sp, sp, #204
 5243              	.LCFI27:
 5244              		.cfi_def_cfa_offset 224
  31:src/main.cpp  ****    auto[di1,di2,di3,di4,di5,di6,di7,di8,di9,di10] 
 5245              		.loc 15 31 0
 5246 0004 20A8     		add	r0, sp, #128
 5247 0006 FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EE
 5248              	.LVL361:
 5249              	.LBB3801:
 5250              	.LBB3802:
 5251              	.LBB3803:
 5252              	.LBB3804:
 5253              	.LBB3805:
 5254              	.LBB3806:
 5255              	.LBB3807:
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a) { }
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(*__a._M_a) { }
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
ARM GAS  /tmp/ccpbVaEU.s 			page 149


 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead)) { }
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead))
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead), *__a._M_a) { }
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 5256              		.loc 19 160 0
 5257 000a 279B     		ldr	r3, [sp, #156]
 5258              	.LBE3807:
 5259              	.LBE3806:
 5260              	.LBE3805:
 5261              	.LBE3804:
 5262              	.LBE3803:
 5263              	.LBE3802:
 5264              	.LBE3801:
  46:src/main.cpp  ****    
 5265              		.loc 15 46 0
 5266 000c 0124     		movs	r4, #1
 5267              	.LBB3814:
 5268              	.LBB3813:
 5269              	.LBB3812:
 5270              	.LBB3811:
 5271              	.LBB3810:
 5272              	.LBB3809:
 5273              	.LBB3808:
 5274              		.loc 19 160 0
 5275 000e 0193     		str	r3, [sp, #4]
 5276              	.LVL362:
 5277              	.LBE3808:
 5278              	.LBE3809:
 5279              	.LBE3810:
 5280              	.LBE3811:
 5281              	.LBE3812:
 5282              	.LBE3813:
 5283              	.LBE3814:
 5284              	.LBB3815:
 5285              	.LBB3816:
 5286              	.LBB3817:
 5287              	.LBB3818:
 5288              	.LBB3819:
 5289              	.LBB3820:
 5290              	.LBB3821:
 5291 0010 269B     		ldr	r3, [sp, #152]
 5292              	.LBE3821:
 5293              	.LBE3820:
 5294              	.LBE3819:
 5295              	.LBE3818:
 5296              	.LBE3817:
 5297              	.LBE3816:
 5298              	.LBE3815:
ARM GAS  /tmp/ccpbVaEU.s 			page 150


  33:src/main.cpp  ****    
 5299              		.loc 15 33 0
 5300 0012 28A8     		add	r0, sp, #160
 5301              	.LBB3828:
 5302              	.LBB3827:
 5303              	.LBB3826:
 5304              	.LBB3825:
 5305              	.LBB3824:
 5306              	.LBB3823:
 5307              	.LBB3822:
 5308              		.loc 19 160 0
 5309 0014 0293     		str	r3, [sp, #8]
 5310              	.LVL363:
 5311              	.LBE3822:
 5312              	.LBE3823:
 5313              	.LBE3824:
 5314              	.LBE3825:
 5315              	.LBE3826:
 5316              	.LBE3827:
 5317              	.LBE3828:
 5318              	.LBB3829:
 5319              	.LBB3830:
 5320              	.LBB3831:
 5321              	.LBB3832:
 5322              	.LBB3833:
 5323              	.LBB3834:
 5324              	.LBB3835:
 5325 0016 259B     		ldr	r3, [sp, #148]
 5326              	.LBE3835:
 5327              	.LBE3834:
 5328              	.LBE3833:
 5329              	.LBE3832:
 5330              	.LBE3831:
 5331              	.LBE3830:
 5332              	.LBE3829:
  46:src/main.cpp  ****    
 5333              		.loc 15 46 0
 5334 0018 16AD     		add	r5, sp, #88
 5335              	.LBB3842:
 5336              	.LBB3841:
 5337              	.LBB3840:
 5338              	.LBB3839:
 5339              	.LBB3838:
 5340              	.LBB3837:
 5341              	.LBB3836:
 5342              		.loc 19 160 0
 5343 001a 0393     		str	r3, [sp, #12]
 5344              	.LVL364:
 5345              	.LBE3836:
 5346              	.LBE3837:
 5347              	.LBE3838:
 5348              	.LBE3839:
 5349              	.LBE3840:
 5350              	.LBE3841:
 5351              	.LBE3842:
 5352              	.LBB3843:
 5353              	.LBB3844:
ARM GAS  /tmp/ccpbVaEU.s 			page 151


 5354              	.LBB3845:
 5355              	.LBB3846:
 5356              	.LBB3847:
 5357              	.LBB3848:
 5358              	.LBB3849:
 5359 001c 249B     		ldr	r3, [sp, #144]
 5360 001e 0493     		str	r3, [sp, #16]
 5361              	.LVL365:
 5362              	.LBE3849:
 5363              	.LBE3848:
 5364              	.LBE3847:
 5365              	.LBE3846:
 5366              	.LBE3845:
 5367              	.LBE3844:
 5368              	.LBE3843:
 5369              	.LBB3850:
 5370              	.LBB3851:
 5371              	.LBB3852:
 5372              	.LBB3853:
 5373              	.LBB3854:
 5374              	.LBB3855:
 5375              	.LBB3856:
 5376 0020 239B     		ldr	r3, [sp, #140]
 5377 0022 0593     		str	r3, [sp, #20]
 5378              	.LVL366:
 5379              	.LBE3856:
 5380              	.LBE3855:
 5381              	.LBE3854:
 5382              	.LBE3853:
 5383              	.LBE3852:
 5384              	.LBE3851:
 5385              	.LBE3850:
 5386              	.LBB3857:
 5387              	.LBB3858:
 5388              	.LBB3859:
 5389              	.LBB3860:
 5390              	.LBB3861:
 5391              	.LBB3862:
 5392              	.LBB3863:
 5393 0024 229B     		ldr	r3, [sp, #136]
 5394 0026 0693     		str	r3, [sp, #24]
 5395              	.LVL367:
 5396              	.LBE3863:
 5397              	.LBE3862:
 5398              	.LBE3861:
 5399              	.LBE3860:
 5400              	.LBE3859:
 5401              	.LBE3858:
 5402              	.LBE3857:
 5403              	.LBB3864:
 5404              	.LBB3865:
 5405              	.LBB3866:
 5406              	.LBB3867:
 5407              	.LBB3868:
 5408              	.LBB3869:
 5409              	.LBB3870:
 5410 0028 219B     		ldr	r3, [sp, #132]
ARM GAS  /tmp/ccpbVaEU.s 			page 152


 5411 002a 0793     		str	r3, [sp, #28]
 5412              	.LVL368:
 5413              	.LBE3870:
 5414              	.LBE3869:
 5415              	.LBE3868:
 5416              	.LBE3867:
 5417              	.LBE3866:
 5418              	.LBE3865:
 5419              	.LBE3864:
 5420              	.LBB3871:
 5421              	.LBB3872:
 5422              	.LBB3873:
 5423              	.LBB3874:
 5424              	.LBB3875:
 5425              	.LBB3876:
 5426              	.LBB3877:
 5427 002c 209B     		ldr	r3, [sp, #128]
 5428 002e 0893     		str	r3, [sp, #32]
 5429              	.LVL369:
 5430              	.LBE3877:
 5431              	.LBE3876:
 5432              	.LBE3875:
 5433              	.LBE3874:
 5434              	.LBE3873:
 5435              	.LBE3872:
 5436              	.LBE3871:
  33:src/main.cpp  ****    
 5437              		.loc 15 33 0
 5438 0030 FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15E
 5439              	.LVL370:
 5440              	.LBB3878:
 5441              	.LBB3879:
 5442              	.LBB3880:
 5443              	.LBB3881:
 5444              	.LBB3882:
 5445              	.LBB3883:
 5446              	.LBB3884:
 5447              		.loc 19 160 0
 5448 0034 319B     		ldr	r3, [sp, #196]
 5449              	.LBE3884:
 5450              	.LBE3883:
 5451              	.LBE3882:
 5452              	.LBE3881:
 5453              	.LBE3880:
 5454              	.LBE3879:
 5455              	.LBE3878:
  46:src/main.cpp  ****    
 5456              		.loc 15 46 0
 5457 0036 0622     		movs	r2, #6
 5458              	.LBB3891:
 5459              	.LBB3890:
 5460              	.LBB3889:
 5461              	.LBB3888:
 5462              	.LBB3887:
 5463              	.LBB3886:
 5464              	.LBB3885:
 5465              		.loc 19 160 0
ARM GAS  /tmp/ccpbVaEU.s 			page 153


 5466 0038 0993     		str	r3, [sp, #36]
 5467              	.LVL371:
 5468              	.LBE3885:
 5469              	.LBE3886:
 5470              	.LBE3887:
 5471              	.LBE3888:
 5472              	.LBE3889:
 5473              	.LBE3890:
 5474              	.LBE3891:
 5475              	.LBB3892:
 5476              	.LBB3893:
 5477              	.LBB3894:
 5478              	.LBB3895:
 5479              	.LBB3896:
 5480              	.LBB3897:
 5481              	.LBB3898:
 5482 003a 309B     		ldr	r3, [sp, #192]
 5483              	.LBE3898:
 5484              	.LBE3897:
 5485              	.LBE3896:
 5486              	.LBE3895:
 5487              	.LBE3894:
 5488              	.LBE3893:
 5489              	.LBE3892:
  46:src/main.cpp  ****    
 5490              		.loc 15 46 0
 5491 003c 0021     		movs	r1, #0
 5492              	.LBB3905:
 5493              	.LBB3904:
 5494              	.LBB3903:
 5495              	.LBB3902:
 5496              	.LBB3901:
 5497              	.LBB3900:
 5498              	.LBB3899:
 5499              		.loc 19 160 0
 5500 003e 0A93     		str	r3, [sp, #40]
 5501              	.LVL372:
 5502              	.LBE3899:
 5503              	.LBE3900:
 5504              	.LBE3901:
 5505              	.LBE3902:
 5506              	.LBE3903:
 5507              	.LBE3904:
 5508              	.LBE3905:
 5509              	.LBB3906:
 5510              	.LBB3907:
 5511              	.LBB3908:
 5512              	.LBB3909:
 5513              	.LBB3910:
 5514              	.LBB3911:
 5515              	.LBB3912:
 5516 0040 2F9B     		ldr	r3, [sp, #188]
 5517              	.LBE3912:
 5518              	.LBE3911:
 5519              	.LBE3910:
 5520              	.LBE3909:
 5521              	.LBE3908:
ARM GAS  /tmp/ccpbVaEU.s 			page 154


 5522              	.LBE3907:
 5523              	.LBE3906:
  46:src/main.cpp  ****    
 5524              		.loc 15 46 0
 5525 0042 2800     		movs	r0, r5
 5526              	.LBB3919:
 5527              	.LBB3918:
 5528              	.LBB3917:
 5529              	.LBB3916:
 5530              	.LBB3915:
 5531              	.LBB3914:
 5532              	.LBB3913:
 5533              		.loc 19 160 0
 5534 0044 0B93     		str	r3, [sp, #44]
 5535              	.LVL373:
 5536              	.LBE3913:
 5537              	.LBE3914:
 5538              	.LBE3915:
 5539              	.LBE3916:
 5540              	.LBE3917:
 5541              	.LBE3918:
 5542              	.LBE3919:
 5543              	.LBB3920:
 5544              	.LBB3921:
 5545              	.LBB3922:
 5546              	.LBB3923:
 5547              	.LBB3924:
 5548              	.LBB3925:
 5549              	.LBB3926:
 5550 0046 2E9B     		ldr	r3, [sp, #184]
 5551 0048 0C93     		str	r3, [sp, #48]
 5552              	.LVL374:
 5553              	.LBE3926:
 5554              	.LBE3925:
 5555              	.LBE3924:
 5556              	.LBE3923:
 5557              	.LBE3922:
 5558              	.LBE3921:
 5559              	.LBE3920:
 5560              	.LBB3927:
 5561              	.LBB3928:
 5562              	.LBB3929:
 5563              	.LBB3930:
 5564              	.LBB3931:
 5565              	.LBB3932:
 5566              	.LBB3933:
 5567 004a 2D9B     		ldr	r3, [sp, #180]
 5568 004c 0D93     		str	r3, [sp, #52]
 5569              	.LVL375:
 5570              	.LBE3933:
 5571              	.LBE3932:
 5572              	.LBE3931:
 5573              	.LBE3930:
 5574              	.LBE3929:
 5575              	.LBE3928:
 5576              	.LBE3927:
 5577              	.LBB3934:
ARM GAS  /tmp/ccpbVaEU.s 			page 155


 5578              	.LBB3935:
 5579              	.LBB3936:
 5580              	.LBB3937:
 5581              	.LBB3938:
 5582              	.LBB3939:
 5583              	.LBB3940:
 5584 004e 2C9B     		ldr	r3, [sp, #176]
 5585 0050 0E93     		str	r3, [sp, #56]
 5586              	.LVL376:
 5587              	.LBE3940:
 5588              	.LBE3939:
 5589              	.LBE3938:
 5590              	.LBE3937:
 5591              	.LBE3936:
 5592              	.LBE3935:
 5593              	.LBE3934:
 5594              	.LBB3941:
 5595              	.LBB3942:
 5596              	.LBB3943:
 5597              	.LBB3944:
 5598              	.LBB3945:
 5599              	.LBB3946:
 5600              	.LBB3947:
 5601 0052 2B9B     		ldr	r3, [sp, #172]
 5602 0054 0F93     		str	r3, [sp, #60]
 5603              	.LVL377:
 5604              	.LBE3947:
 5605              	.LBE3946:
 5606              	.LBE3945:
 5607              	.LBE3944:
 5608              	.LBE3943:
 5609              	.LBE3942:
 5610              	.LBE3941:
 5611              	.LBB3948:
 5612              	.LBB3949:
 5613              	.LBB3950:
 5614              	.LBB3951:
 5615              	.LBB3952:
 5616              	.LBB3953:
 5617              	.LBB3954:
 5618 0056 2A9B     		ldr	r3, [sp, #168]
 5619 0058 1093     		str	r3, [sp, #64]
 5620              	.LVL378:
 5621              	.LBE3954:
 5622              	.LBE3953:
 5623              	.LBE3952:
 5624              	.LBE3951:
 5625              	.LBE3950:
 5626              	.LBE3949:
 5627              	.LBE3948:
 5628              	.LBB3955:
 5629              	.LBB3956:
 5630              	.LBB3957:
 5631              	.LBB3958:
 5632              	.LBB3959:
 5633              	.LBB3960:
 5634              	.LBB3961:
ARM GAS  /tmp/ccpbVaEU.s 			page 156


 5635 005a 299B     		ldr	r3, [sp, #164]
 5636 005c 1193     		str	r3, [sp, #68]
 5637              	.LVL379:
 5638              	.LBE3961:
 5639              	.LBE3960:
 5640              	.LBE3959:
 5641              	.LBE3958:
 5642              	.LBE3957:
 5643              	.LBE3956:
 5644              	.LBE3955:
 5645              	.LBB3962:
 5646              	.LBB3963:
 5647              	.LBB3964:
 5648              	.LBB3965:
 5649              	.LBB3966:
 5650              	.LBB3967:
 5651              	.LBB3968:
 5652 005e 289B     		ldr	r3, [sp, #160]
 5653 0060 1293     		str	r3, [sp, #72]
 5654              	.LVL380:
 5655              	.LBE3968:
 5656              	.LBE3967:
 5657              	.LBE3966:
 5658              	.LBE3965:
 5659              	.LBE3964:
 5660              	.LBE3963:
 5661              	.LBE3962:
  46:src/main.cpp  ****    
 5662              		.loc 15 46 0
 5663 0062 FFF7FEFF 		bl	memset
 5664              	.LVL381:
 5665 0066 2C71     		strb	r4, [r5, #4]
 5666              	.LVL382:
 5667              	.LBB3969:
 5668              	.LBB3970:
 128:../mculib3/src/modbus_slave.h **** 
 5669              		.loc 3 128 0
 5670 0068 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1
 5671              	.LVL383:
 130:../mculib3/src/modbus_slave.h **** 			  address
 5672              		.loc 3 130 0
 5673 006c D04B     		ldr	r3, .L275
 5674 006e 1A68     		ldr	r2, [r3]
 5675 0070 2240     		ands	r2, r4
 5676 0072 5DD1     		bne	.L223
 5677              	.LVL384:
 5678              	.LBB3971:
 5679              	.LBB3972:
 5680              	.LBB3973:
 5681              	.LBB3974:
 5682              	.LBB3975:
 5683              	.LBB3976:
 5684              	.LBB3977:
 5685              	.LBB3978:
   6:../mculib3/src/list.h **** {
 5686              		.loc 8 6 0
 5687 0074 CF4B     		ldr	r3, .L275+4
ARM GAS  /tmp/ccpbVaEU.s 			page 157


 5688              	.LBE3978:
 5689              	.LBE3977:
 5690              	.LBE3976:
 5691              	.LBE3975:
 5692              	.LBE3974:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5693              		.loc 3 122 0
 5694 0076 D049     		ldr	r1, .L275+8
 5695 0078 1861     		str	r0, [r3, #16]
 5696 007a D048     		ldr	r0, .L275+12
 5697              	.LVL385:
 5698              	.LBB3987:
 5699              	.LBB3985:
 5700              	.LBB3983:
 5701              	.LBB3981:
 5702              	.LBB3979:
   6:../mculib3/src/list.h **** {
 5703              		.loc 8 6 0
 5704 007c 5A60     		str	r2, [r3, #4]
 5705              	.LBE3979:
 5706              	.LBE3981:
 5707              	.LBE3983:
 5708              	.LBE3985:
 5709              	.LBE3987:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5710              		.loc 3 122 0
 5711 007e 9861     		str	r0, [r3, #24]
 5712 0080 581D     		adds	r0, r3, #5
 5713 0082 C477     		strb	r4, [r0, #31]
 5714 0084 1800     		movs	r0, r3
 5715 0086 2C30     		adds	r0, r0, #44
 5716              	.LBB3988:
 5717              	.LBB3986:
 5718              	.LBB3984:
 5719              	.LBB3982:
 5720              	.LBB3980:
   6:../mculib3/src/list.h **** {
 5721              		.loc 8 6 0
 5722 0088 9A60     		str	r2, [r3, #8]
 5723              	.LVL386:
 5724              	.LBE3980:
 5725              	.LBE3982:
 5726              	.LBE3984:
  30:../mculib3/src/timers.h **** {
 5727              		.loc 2 30 0
 5728 008a 1A73     		strb	r2, [r3, #12]
 5729              	.LVL387:
 5730              	.LBE3986:
 5731              	.LBE3988:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5732              		.loc 3 122 0
 5733 008c 0831     		adds	r1, r1, #8
 5734 008e DA61     		str	r2, [r3, #28]
 5735 0090 1A62     		str	r2, [r3, #32]
 5736 0092 DA84     		strh	r2, [r3, #38]
 5737 0094 1A85     		strh	r2, [r3, #40]
 5738 0096 5A85     		strh	r2, [r3, #42]
ARM GAS  /tmp/ccpbVaEU.s 			page 158


 5739 0098 1A86     		strh	r2, [r3, #48]
 5740              	.LVL388:
 5741              	.LBB3989:
 5742              	.LBB3990:
 5743              	.LBB3991:
 5744              	.LBB3992:
 5745              	.LBB3993:
  12:../mculib3/src/interrupt.h **** {
 5746              		.loc 5 12 0
 5747 009a DA63     		str	r2, [r3, #60]
 5748              	.LVL389:
 5749              	.LBE3993:
 5750              	.LBE3992:
 5751              	.LBE3991:
 5752              	.LBE3990:
 5753              	.LBE3989:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5754              		.loc 3 122 0
 5755 009c 0270     		strb	r2, [r0]
 5756              	.LBB4002:
 5757              	.LBB3999:
 5758              	.LBB3996:
  71:../mculib3/src/modbus_slave.h **** 			parent.interrupt_usart.subscribe (this);
 5759              		.loc 3 71 0
 5760 009e C84A     		ldr	r2, .L275+16
 5761              	.LBE3996:
 5762              	.LBE3999:
 5763              	.LBE4002:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5764              		.loc 3 122 0
 5765 00a0 1960     		str	r1, [r3]
 5766 00a2 C849     		ldr	r1, .L275+20
 5767              	.LBB4003:
 5768              	.LBB4000:
 5769              	.LBB3997:
  71:../mculib3/src/modbus_slave.h **** 			parent.interrupt_usart.subscribe (this);
 5770              		.loc 3 71 0
 5771 00a4 0832     		adds	r2, r2, #8
 5772              	.LBE3997:
 5773              	.LBE4000:
 5774              	.LBE4003:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5775              		.loc 3 122 0
 5776 00a6 5961     		str	r1, [r3, #20]
 5777              	.LBB4004:
 5778              	.LBB4001:
 5779              	.LBB3998:
  71:../mculib3/src/modbus_slave.h **** 			parent.interrupt_usart.subscribe (this);
 5780              		.loc 3 71 0
 5781 00a8 9A63     		str	r2, [r3, #56]
 5782 00aa 1B64     		str	r3, [r3, #64]
 5783              	.LVL390:
 5784              	.LBB3994:
 5785              	.LBB3995:
  32:../mculib3/src/interrupt.h ****         if (p) {
 5786              		.loc 5 32 0
 5787 00ac 0B68     		ldr	r3, [r1]
ARM GAS  /tmp/ccpbVaEU.s 			page 159


 5788              	.LVL391:
  33:../mculib3/src/interrupt.h ****             while (p->next)
 5789              		.loc 5 33 0
 5790 00ae 002B     		cmp	r3, #0
 5791 00b0 03D1     		bne	.L225
  38:../mculib3/src/interrupt.h ****         } 
 5792              		.loc 5 38 0
 5793 00b2 C54B     		ldr	r3, .L275+24
 5794              	.LVL392:
 5795 00b4 0B60     		str	r3, [r1]
 5796              	.LVL393:
 5797 00b6 05E0     		b	.L226
 5798              	.LVL394:
 5799              	.L261:
  34:../mculib3/src/interrupt.h ****                 p = p->next;
 5800              		.loc 5 34 0
 5801 00b8 1300     		movs	r3, r2
 5802              	.LVL395:
 5803              	.L225:
 5804 00ba 5A68     		ldr	r2, [r3, #4]
 5805 00bc 002A     		cmp	r2, #0
 5806 00be FBD1     		bne	.L261
  36:../mculib3/src/interrupt.h ****         } else {  
 5807              		.loc 5 36 0
 5808 00c0 C14A     		ldr	r2, .L275+24
 5809              	.LVL396:
 5810 00c2 5A60     		str	r2, [r3, #4]
 5811              	.LVL397:
 5812              	.L226:
 5813              	.LBE3995:
 5814              	.LBE3994:
 5815              	.LBE3998:
 5816              	.LBE4001:
 5817              	.LBE4004:
 5818              	.LBB4005:
 5819              	.LBB4006:
 5820              	.LBB4007:
 5821              	.LBB4008:
 5822              	.LBB4009:
  12:../mculib3/src/interrupt.h **** {
 5823              		.loc 5 12 0
 5824 00c4 0022     		movs	r2, #0
 5825 00c6 BB4B     		ldr	r3, .L275+4
 5826 00c8 9A64     		str	r2, [r3, #72]
 5827              	.LVL398:
 5828              	.LBE4009:
 5829              	.LBE4008:
  80:../mculib3/src/modbus_slave.h **** 			parent.interrupt_DMA_channel.subscribe (this);
 5830              		.loc 3 80 0
 5831 00ca C04A     		ldr	r2, .L275+28
 5832 00cc DB64     		str	r3, [r3, #76]
 5833              	.LVL399:
 5834 00ce 0832     		adds	r2, r2, #8
 5835 00d0 5A64     		str	r2, [r3, #68]
 5836              	.LBB4010:
 5837              	.LBB4011:
  32:../mculib3/src/interrupt.h ****         if (p) {
ARM GAS  /tmp/ccpbVaEU.s 			page 160


 5838              		.loc 5 32 0
 5839 00d2 BA4A     		ldr	r2, .L275+12
 5840 00d4 1368     		ldr	r3, [r2]
 5841              	.LVL400:
  33:../mculib3/src/interrupt.h ****             while (p->next)
 5842              		.loc 5 33 0
 5843 00d6 002B     		cmp	r3, #0
 5844 00d8 03D1     		bne	.L228
  38:../mculib3/src/interrupt.h ****         } 
 5845              		.loc 5 38 0
 5846 00da BD4B     		ldr	r3, .L275+32
 5847              	.LVL401:
 5848 00dc 1360     		str	r3, [r2]
 5849              	.LVL402:
 5850 00de 05E0     		b	.L229
 5851              	.LVL403:
 5852              	.L262:
  34:../mculib3/src/interrupt.h ****                 p = p->next;
 5853              		.loc 5 34 0
 5854 00e0 1300     		movs	r3, r2
 5855              	.LVL404:
 5856              	.L228:
 5857 00e2 5A68     		ldr	r2, [r3, #4]
 5858 00e4 002A     		cmp	r2, #0
 5859 00e6 FBD1     		bne	.L262
  36:../mculib3/src/interrupt.h ****         } else {  
 5860              		.loc 5 36 0
 5861 00e8 B94A     		ldr	r2, .L275+32
 5862              	.LVL405:
 5863 00ea 5A60     		str	r2, [r3, #4]
 5864              	.LVL406:
 5865              	.L229:
 5866              	.LBE4011:
 5867              	.LBE4010:
 5868              	.LBE4007:
 5869              	.LBE4006:
 5870              	.LBE4005:
 122:../mculib3/src/modbus_slave.h **** 	{}
 5871              		.loc 3 122 0
 5872 00ec B14C     		ldr	r4, .L275+4
 5873 00ee 0A22     		movs	r2, #10
 5874 00f0 2000     		movs	r0, r4
 5875 00f2 0021     		movs	r1, #0
 5876 00f4 5030     		adds	r0, r0, #80
 5877 00f6 FFF7FEFF 		bl	memset
 5878              	.LVL407:
 5879 00fa 2000     		movs	r0, r4
 5880 00fc 0B22     		movs	r2, #11
 5881 00fe 0021     		movs	r1, #0
 5882 0100 5A30     		adds	r0, r0, #90
 5883 0102 FFF7FEFF 		bl	memset
 5884              	.LVL408:
 5885 0106 2000     		movs	r0, r4
 5886 0108 0A22     		movs	r2, #10
 5887 010a 0021     		movs	r1, #0
 5888 010c 6630     		adds	r0, r0, #102
 5889 010e FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccpbVaEU.s 			page 161


 5890              	.LVL409:
 5891 0112 2000     		movs	r0, r4
 5892 0114 0A22     		movs	r2, #10
 5893 0116 0021     		movs	r1, #0
 5894 0118 7030     		adds	r0, r0, #112
 5895 011a FFF7FEFF 		bl	memset
 5896              	.LVL410:
 5897 011e 2000     		movs	r0, r4
 5898 0120 0522     		movs	r2, #5
 5899 0122 7A30     		adds	r0, r0, #122
 5900 0124 0021     		movs	r1, #0
 5901 0126 FFF7FEFF 		bl	memset
 5902              	.LVL411:
 5903              	.LBE3973:
 5904              	.LBE3972:
 5905              	.LBE3971:
 130:../mculib3/src/modbus_slave.h **** 			  address
 5906              		.loc 3 130 0
 5907 012a 0122     		movs	r2, #1
 5908 012c A04B     		ldr	r3, .L275
 5909 012e 1A60     		str	r2, [r3]
 5910              	.LVL412:
 5911              	.L223:
 137:../mculib3/src/modbus_slave.h **** 									set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 5912              		.loc 3 137 0
 5913 0130 0426     		movs	r6, #4
 5914 0132 A04B     		ldr	r3, .L275+4
 5915              	.LBB4012:
 5916              	.LBB4013:
 199:../mculib3/src/uart.h ****         .set(set.data_bits)
 5917              		.loc 9 199 0
 5918 0134 0021     		movs	r1, #0
 5919              	.LBE4013:
 5920              	.LBE4012:
 137:../mculib3/src/modbus_slave.h **** 									set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 5921              		.loc 3 137 0
 5922 0136 1E62     		str	r6, [r3, #32]
 142:../mculib3/src/modbus_slave.h **** 		return modbus;
 5923              		.loc 3 142 0
 5924 0138 1B69     		ldr	r3, [r3, #16]
 5925              	.LVL413:
 5926              	.LBB4024:
 5927              	.LBB4023:
 198:../mculib3/src/uart.h ****         .set(set.parity)
 5928              		.loc 9 198 0
 5929 013a FC33     		adds	r3, r3, #252
 5930              	.LVL414:
 199:../mculib3/src/uart.h ****         .set(set.data_bits)
 5931              		.loc 9 199 0
 5932 013c 9A6A     		ldr	r2, [r3, #40]
 5933 013e D869     		ldr	r0, [r3, #28]
 5934 0140 FFF7FEFF 		bl	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 5935              	.LVL415:
 5936              	.LBB4014:
 5937              	.LBB4015:
  43:../mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
 5938              		.loc 10 43 0
ARM GAS  /tmp/ccpbVaEU.s 			page 162


 5939 0144 A34A     		ldr	r2, .L275+36
 5940 0146 0368     		ldr	r3, [r0]
 5941 0148 1340     		ands	r3, r2
 5942 014a 0360     		str	r3, [r0]
 5943              	.LVL416:
 5944              	.LBE4015:
 5945              	.LBE4014:
 5946              	.LBB4016:
 5947              	.LBB4017:
  44:../mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
 5948              		.loc 10 44 0
 5949 014c 0368     		ldr	r3, [r0]
 5950 014e A24A     		ldr	r2, .L275+40
 5951 0150 1340     		ands	r3, r2
 5952 0152 0360     		str	r3, [r0]
 5953              	.LVL417:
 5954              	.LBE4017:
 5955              	.LBE4016:
 5956              	.LBB4018:
 5957              	.LBB4019:
  45:../mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
 5958              		.loc 10 45 0
 5959 0154 4368     		ldr	r3, [r0, #4]
 5960 0156 A14A     		ldr	r2, .L275+44
 5961 0158 1340     		ands	r3, r2
 5962 015a 4360     		str	r3, [r0, #4]
 5963              	.LVL418:
 5964              	.LBE4019:
 5965              	.LBE4018:
 5966              	.LBB4020:
 5967              	.LBB4021:
 5968              	.LBB4022:
  59:../mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
 5969              		.loc 10 59 0
 5970 015c 0368     		ldr	r3, [r0]
 5971 015e A04A     		ldr	r2, .L275+48
 5972 0160 1340     		ands	r3, r2
 5973 0162 0360     		str	r3, [r0]
 5974              	.LVL419:
 5975              	.L260:
 5976              	.LBE4022:
 5977              	.LBE4021:
 5978              	.LBE4020:
 5979              	.LBE4023:
 5980              	.LBE4024:
 5981              	.LBE3970:
 5982              	.LBE3969:
 5983              	.LBB4025:
 5984              	.LBB4026:
 5985              	.LBB4027:
 5986              	.LBB4028:
 5987              	.LBB4029:
 5988              	.LBB4030:
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 5989              		.loc 4 271 0 discriminator 1
 5990 0164 0024     		movs	r4, #0
 5991              	.LBE4030:
ARM GAS  /tmp/ccpbVaEU.s 			page 163


 5992              	.LBE4029:
 5993              	.LBE4028:
 5994              	.LBB4033:
 5995              	.LBB4034:
 5996              	.LBB4035:
 5997              	.LBB4036:
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 5998              		.loc 4 268 0 discriminator 1
 5999 0166 2820     		movs	r0, #40
 6000              	.LBE4036:
 6001              	.LBE4035:
 6002              	.LBE4034:
 6003              	.LBE4033:
 6004              	.LBB4046:
 6005              	.LBB4032:
 6006              	.LBB4031:
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 6007              		.loc 4 271 0 discriminator 1
 6008 0168 1A94     		str	r4, [sp, #104]
 6009              	.LVL420:
 6010              	.LBE4031:
 6011              	.LBE4032:
 6012              	.LBE4046:
 6013              	.LBB4047:
 6014              	.LBB4043:
 6015              	.LBB4040:
 6016              	.LBB4037:
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 6017              		.loc 4 268 0 discriminator 1
 6018 016a FFF7FEFF 		bl	_Znwj
 6019              	.LVL421:
 6020 016e 16AB     		add	r3, sp, #88
 6021              	.LVL422:
 6022 0170 0360     		str	r3, [r0]
 6023 0172 019B     		ldr	r3, [sp, #4]
 6024              	.LVL423:
 6025 0174 8F4D     		ldr	r5, .L275+4
 6026 0176 8360     		str	r3, [r0, #8]
 6027 0178 029B     		ldr	r3, [sp, #8]
 6028              	.LBE4037:
 6029              	.LBE4040:
 6030              	.LBE4043:
 6031              	.LBE4047:
 6032              	.LBE4027:
 6033              	.LBE4026:
 6034              	.LBB4054:
 6035              	.LBB4055:
 6036              	.LBB4056:
 6037              	.LBB4057:
  62:../mculib3/src/uart.h **** 
 6038              		.loc 9 62 0 discriminator 1
 6039 017a 2A69     		ldr	r2, [r5, #16]
 6040              	.LBE4057:
 6041              	.LBE4056:
 6042              	.LBE4055:
 6043              	.LBE4054:
 6044              	.LBB4153:
ARM GAS  /tmp/ccpbVaEU.s 			page 164


 6045              	.LBB4051:
 6046              	.LBB4048:
 6047              	.LBB4044:
 6048              	.LBB4041:
 6049              	.LBB4038:
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 6050              		.loc 4 268 0 discriminator 1
 6051 017c C360     		str	r3, [r0, #12]
 6052 017e 039B     		ldr	r3, [sp, #12]
 6053 0180 4560     		str	r5, [r0, #4]
 6054 0182 0361     		str	r3, [r0, #16]
 6055 0184 049B     		ldr	r3, [sp, #16]
 6056              	.LBE4038:
 6057              	.LBE4041:
 6058              	.LBE4044:
 6059              	.LBE4048:
 6060              	.LBE4051:
 6061              	.LBE4153:
 6062              	.LBB4154:
 6063              	.LBB4149:
 6064              	.LBB4069:
 6065              	.LBB4066:
  62:../mculib3/src/uart.h **** 
 6066              		.loc 9 62 0 discriminator 1
 6067 0186 FC32     		adds	r2, r2, #252
 6068              	.LBE4066:
 6069              	.LBE4069:
 6070              	.LBE4149:
 6071              	.LBE4154:
 6072              	.LBB4155:
 6073              	.LBB4052:
 6074              	.LBB4049:
 6075              	.LBB4045:
 6076              	.LBB4042:
 6077              	.LBB4039:
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       };
 6078              		.loc 4 268 0 discriminator 1
 6079 0188 4361     		str	r3, [r0, #20]
 6080 018a 059B     		ldr	r3, [sp, #20]
 6081 018c 1890     		str	r0, [sp, #96]
 6082 018e 8361     		str	r3, [r0, #24]
 6083 0190 069B     		ldr	r3, [sp, #24]
 6084 0192 C361     		str	r3, [r0, #28]
 6085 0194 079B     		ldr	r3, [sp, #28]
 6086 0196 0362     		str	r3, [r0, #32]
 6087 0198 089B     		ldr	r3, [sp, #32]
 6088 019a 4362     		str	r3, [r0, #36]
 6089              	.LVL424:
 6090              	.LBE4039:
 6091              	.LBE4042:
 6092              	.LBE4045:
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Class, typename _Member, typename _Res,
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	   typename... _ArgTypes>
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<_Res(_ArgTypes...), _Member _Class::*>
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_handler<void(_ArgTypes...), _Member _Class::*>
ARM GAS  /tmp/ccpbVaEU.s 			page 165


 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_handler<void(_ArgTypes...), _Member _Class::*>
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_Base;
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****      public:
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static _Res
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return std::__invoke(_Base::_M_get_pointer(__functor)->__value,
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 			     std::forward<_ArgTypes>(__args)...);
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Class, typename _Member, typename... _ArgTypes>
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class _Function_handler<void(_ArgTypes...), _Member _Class::*>
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Function_base::_Base_manager<
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		 _Simple_type_wrapper< _Member _Class::* > >
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Member _Class::* _Functor;
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Simple_type_wrapper<_Functor> _Wrapper;
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Function_base::_Base_manager<_Wrapper> _Base;
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static bool
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_manager(_Any_data& __dest, const _Any_data& __source,
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		 _Manager_operation __op)
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	switch (__op)
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  case __get_type_info:
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __dest._M_access<const type_info*>() = &typeid(_Functor);
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    break;
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  case __get_functor_ptr:
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    __dest._M_access<_Functor*>() =
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	      &_Base::_M_get_pointer(__source)->__value;
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    break;
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  default:
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _Base::_M_manager(__dest, __source, __op);
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return false;
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       static void
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::__invoke(_Base::_M_get_pointer(__functor)->__value,
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 		      std::forward<_ArgTypes>(__args)...);
 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     };
 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _From, typename _To>
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     using __check_func_return_type
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       = __or_<is_void<_To>, is_same<_From, _To>, is_convertible<_From, _To>>;
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 166


 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   /**
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @brief Primary class template for std::function.
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  @ingroup functors
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    *  Polymorphic function wrapper.
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****    */
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     class function<_Res(_ArgTypes...)>
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Maybe_unary_or_binary_function<_Res, _ArgTypes...>,
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       private _Function_base
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Func,
 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename _Res2 = typename result_of<_Func&(_ArgTypes...)>::type>
 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	struct _Callable : __check_func_return_type<_Res2, _Res> { };
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // Used so the return type convertibility checks aren't done when
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // performing overload resolution for copy construction/assignment.
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Tp>
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	struct _Callable<function, _Tp> : false_type { };
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Cond, typename _Tp>
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	using _Requires = typename enable_if<_Cond::value, _Tp>::type;
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     public:
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       typedef _Res result_type;
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.1] construct/copy/destroy
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Default construct creates an empty function call wrapper.
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function() noexcept
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base() { }
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Creates an empty function call wrapper.
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(nullptr_t) noexcept
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base() { }
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function copy constructor.
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function object with identical call signature.
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c bool(*this) == bool(__x)
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function contains a copy of the target of @a
 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __x (if it has one).
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(const function& __x);
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function move constructor.
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function object rvalue with identical call signature.
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function contains the target of @a __x
ARM GAS  /tmp/ccpbVaEU.s 			page 167


 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  (if it has one).
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(function&& __x) noexcept : _Function_base()
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	__x.swap(*this);
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Builds a %function that targets a copy of the incoming
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  function object.
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __f A %function object that is callable with parameters of
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  type @c T1, @c T2, ..., @c TN and returns a value convertible
 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  to @c Res.
 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The newly-created %function object will target a copy of
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @a __f. If @a __f is @c reference_wrapper<F>, then this function
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object will contain a reference to the function object @c
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f.get(). If @a __f is a NULL function pointer or NULL
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer-to-member, the newly-created object will be empty.
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __f is a non-NULL function pointer or an object of type @c
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  reference_wrapper<F>, this function will not throw.
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor,
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename = _Requires<__not_<is_same<_Functor, function>>, void>,
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	       typename = _Requires<_Callable<_Functor>, void>>
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(_Functor);
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment operator.
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function with identical call signature.
 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c (bool)*this == (bool)x
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @a __x is copied to @c *this. If @a __x has no
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  target, then @c *this will be empty.
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __x targets a function pointer or a reference to a function
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object, then this operation will not throw an %exception.
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(const function& __x)
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(__x).swap(*this);
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function move-assignment operator.
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function rvalue with identical call signature.
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @a __x is moved to @c *this. If @a __x has no
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  target, then @c *this will be empty.
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __x targets a function pointer or a reference to a function
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object, then this operation will not throw an %exception.
ARM GAS  /tmp/ccpbVaEU.s 			page 168


 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(function&& __x) noexcept
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function(std::move(__x)).swap(*this);
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment to zero.
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @post @c !(bool)*this
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns @c *this
 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The target of @c *this is deallocated, leaving it empty.
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function&
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       operator=(nullptr_t) noexcept
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	if (_M_manager)
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager(_M_functor, _M_functor, __destroy_functor);
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager = nullptr;
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_invoker = nullptr;
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	return *this;
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief %Function assignment to a new target.
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __f A %function object that is callable with parameters of
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  type @c T1, @c T2, ..., @c TN and returns a value convertible
 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  to @c Res.
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return @c *this
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This  %function object wrapper will target a copy of @a
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f. If @a __f is @c reference_wrapper<F>, then this function
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  object will contain a reference to the function object @c
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  __f.get(). If @a __f is a NULL function pointer or NULL
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer-to-member, @c this object will be empty.
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  If @a __f is a non-NULL function pointer or an object of type @c
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  reference_wrapper<F>, this function will not throw.
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	_Requires<_Callable<typename decay<_Functor>::type>, function&>
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	operator=(_Functor&& __f)
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  function(std::forward<_Functor>(__f)).swap(*this);
 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return *this;
 545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /// @overload
 548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>
 549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	function&
 550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	operator=(reference_wrapper<_Functor> __f) noexcept
 551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  function(__f).swap(*this);
ARM GAS  /tmp/ccpbVaEU.s 			page 169


 553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  return *this;
 554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.2] function modifiers
 557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Swap the targets of two %function objects.
 560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @param __x A %function with identical call signature.
 561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  Swap the targets of @c this function object and @a __f. This
 563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  function will not throw an %exception.
 564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       void swap(function& __x) noexcept
 566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_functor, __x._M_functor);
 568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_manager, __x._M_manager);
 569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	std::swap(_M_invoker, __x._M_invoker);
 570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.3] function capacity
 573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Determine if the %function wrapper has a target.
 576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return @c true when this %function object contains a target,
 578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  or @c false when it is empty.
 579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This function will not throw an %exception.
 581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       explicit operator bool() const noexcept
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       { return !_M_empty(); }
 584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.4] function invocation
 586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Invokes the function targeted by @c *this.
 589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns the result of the target.
 590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @throws bad_function_call when @c !(bool)*this
 591:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 592:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  The function call operator invokes the target function object
 593:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  stored by @c this.
 594:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 595:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res operator()(_ArgTypes... __args) const;
 596:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 597:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_rtti
 598:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // [3.7.2.5] function target access
 599:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 600:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Determine the type of the target of this function object
 601:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  wrapper.
 602:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 603:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @returns the type identifier of the target function object, or
 604:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @c typeid(void) if @c !(bool)*this.
 605:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 606:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  This function will not throw an %exception.
 607:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       const type_info& target_type() const noexcept;
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
ARM GAS  /tmp/ccpbVaEU.s 			page 170


 610:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       /**
 611:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @brief Access the stored target function object.
 612:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 613:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  @return Returns a pointer to the stored target function object,
 614:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  if @c typeid(_Functor).equals(target_type()); otherwise, a NULL
 615:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *  pointer.
 616:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 617:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        * This function does not throw exceptions.
 618:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        *
 619:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        * @{
 620:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****        */
 621:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor>       _Functor* target() noexcept;
 622:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 623:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       template<typename _Functor> const _Functor* target() const noexcept;
 624:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       // @}
 625:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 626:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 627:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     private:
 628:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       using _Invoker_type = _Res (*)(const _Any_data&, _ArgTypes&&...);
 629:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Invoker_type _M_invoker;
 630:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   };
 631:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 632:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #if __cpp_deduction_guides >= 201606
 633:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename>
 634:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper
 635:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { };
 636:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 637:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 638:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 639:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) noexcept(_Nx)
 640:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 641:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 642:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 643:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 644:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 645:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) & noexcept(_Nx)
 646:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 647:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 648:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 649:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 650:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 651:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) const noexcept(_Nx)
 652:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 653:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 654:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 655:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename _Tp, bool _Nx, typename... _Args>
 656:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     struct __function_guide_helper<
 657:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       _Res (_Tp::*) (_Args...) const & noexcept(_Nx)
 658:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     >
 659:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     { using type = _Res(_Args...); };
 660:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 661:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 662:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(_Res(*)(_ArgTypes...)) -> function<_Res(_ArgTypes...)>;
 663:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 664:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Functor, typename _Signature = typename
 665:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	   __function_guide_helper<decltype(&_Functor::operator())>::type>
 666:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(_Functor) -> function<_Signature>;
ARM GAS  /tmp/ccpbVaEU.s 			page 171


 667:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** #endif
 668:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 669:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   // Out-of-line member definitions.
 670:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 671:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function<_Res(_ArgTypes...)>::
 672:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function(const function& __x)
 673:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : _Function_base()
 674:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (static_cast<bool>(__x))
 676:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_invoker = __x._M_invoker;
 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_manager = __x._M_manager;
 680:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 681:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     }
 682:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 683:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 684:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     template<typename _Functor, typename, typename>
 685:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function<_Res(_ArgTypes...)>::
 686:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       function(_Functor __f)
 687:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       : _Function_base()
 688:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       {
 689:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;
 690:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 691:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	if (_My_handler::_M_not_empty_function(__f))
 692:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  {
 693:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 694:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_invoker = &_My_handler::_M_invoke;
 6093              		.loc 4 694 0 discriminator 1
 6094 019c 914B     		ldr	r3, .L275+52
 6095              	.LBE4049:
 6096              	.LBE4052:
 6097              	.LBE4155:
 6098              	.LBB4156:
 6099              	.LBB4150:
 6100              	.LBB4070:
 6101              	.LBB4067:
 6102              	.LBB4058:
 6103              	.LBB4059:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 6104              		.loc 11 13 0 discriminator 1
 6105 019e 9168     		ldr	r1, [r2, #8]
 6106              	.LBE4059:
 6107              	.LBE4058:
 6108              	.LBE4067:
 6109              	.LBE4070:
 6110              	.LBE4150:
 6111              	.LBE4156:
 6112              	.LBB4157:
 6113              	.LBB4053:
 6114              	.LBB4050:
 6115              		.loc 4 694 0 discriminator 1
 6116 01a0 1B93     		str	r3, [sp, #108]
 695:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	    _M_manager = &_My_handler::_M_manager;
 6117              		.loc 4 695 0 discriminator 1
 6118 01a2 914B     		ldr	r3, .L275+56
 6119 01a4 1A93     		str	r3, [sp, #104]
ARM GAS  /tmp/ccpbVaEU.s 			page 172


 6120              	.LVL425:
 6121              	.LBE4050:
 6122              	.LBE4053:
 6123              	.LBE4157:
 6124              	.LBB4158:
 6125              	.LBB4151:
 6126              	.LBB4071:
 6127              	.LBB4068:
  62:../mculib3/src/uart.h **** 
 6128              		.loc 9 62 0 discriminator 1
 6129 01a6 536A     		ldr	r3, [r2, #36]
 6130              	.LVL426:
 6131              	.LBB4062:
 6132              	.LBB4060:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 6133              		.loc 11 13 0 discriminator 1
 6134 01a8 5268     		ldr	r2, [r2, #4]
 6135              	.LBE4060:
 6136              	.LBE4062:
 6137              	.LBB4063:
 6138              	.LBB4064:
 6139              		.loc 12 41 0 discriminator 1
 6140 01aa 5B68     		ldr	r3, [r3, #4]
 6141              	.LVL427:
 6142              	.LBE4064:
 6143              	.LBE4063:
 6144              	.LBB4065:
 6145              	.LBB4061:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 6146              		.loc 11 13 0 discriminator 1
 6147 01ac 8A1A     		subs	r2, r1, r2
 6148              	.LBE4061:
 6149              	.LBE4065:
  62:../mculib3/src/uart.h **** 
 6150              		.loc 9 62 0 discriminator 1
 6151 01ae FF21     		movs	r1, #255
 6152 01b0 9BB2     		uxth	r3, r3
 6153 01b2 CB1A     		subs	r3, r1, r3
 6154              	.LBE4068:
 6155              	.LBE4071:
 195:../mculib3/src/modbus_slave.h **** 		time = 0;
 6156              		.loc 3 195 0 discriminator 1
 6157 01b4 9A42     		cmp	r2, r3
 6158 01b6 6AD2     		bcs	.L230
 197:../mculib3/src/modbus_slave.h **** 		return;
 6159              		.loc 3 197 0
 6160 01b8 2800     		movs	r0, r5
 6161              	.LVL428:
 196:../mculib3/src/modbus_slave.h **** 		tick_unsubscribe();
 6162              		.loc 3 196 0
 6163 01ba EC61     		str	r4, [r5, #28]
 197:../mculib3/src/modbus_slave.h **** 		return;
 6164              		.loc 3 197 0
 6165 01bc FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 6166              	.LVL429:
 6167              	.L231:
 6168              	.LBE4151:
ARM GAS  /tmp/ccpbVaEU.s 			page 173


 6169              	.LBE4158:
 6170              	.LBB4159:
 6171              	.LBB4160:
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Maybe_unary_or_binary_function<_Res, _ArgTypes...>,
 6172              		.loc 4 389 0 discriminator 1
 6173 01c0 18A8     		add	r0, sp, #96
 6174              	.LVL430:
 6175 01c2 FFF7FEFF 		bl	_ZNSt14_Function_baseD2Ev
 6176              	.LVL431:
 6177              	.LBE4160:
 6178              	.LBE4159:
 6179              	.LBB4161:
 6180              	.LBB4162:
  40:../mculib3/src/pin.h **** };
 6181              		.loc 13 40 0 discriminator 1
 6182 01c6 0998     		ldr	r0, [sp, #36]
 6183 01c8 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6184              	.LVL432:
 6185              	.LBE4162:
 6186              	.LBE4161:
 137:src/main.cpp  ****             break;
 138:src/main.cpp  ****          }
 139:src/main.cpp  **** 
 140:src/main.cpp  ****       });
 141:src/main.cpp  **** 
 142:src/main.cpp  ****       slave.outRegs.input.DI1 = di1;
 6187              		.loc 15 142 0 discriminator 1
 6188 01cc 0125     		movs	r5, #1
 6189 01ce 0300     		movs	r3, r0
 6190 01d0 784C     		ldr	r4, .L275+4
 6191 01d2 2B40     		ands	r3, r5
 6192 01d4 6334     		adds	r4, r4, #99
 6193 01d6 2078     		ldrb	r0, [r4]
 143:src/main.cpp  ****       slave.outRegs.input.DI2 = di2;
 6194              		.loc 15 143 0 discriminator 1
 6195 01d8 0227     		movs	r7, #2
 142:src/main.cpp  ****       slave.outRegs.input.DI2 = di2;
 6196              		.loc 15 142 0 discriminator 1
 6197 01da A843     		bics	r0, r5
 6198 01dc 1843     		orrs	r0, r3
 6199 01de 2070     		strb	r0, [r4]
 6200              	.LVL433:
 6201              	.LBB4163:
 6202              	.LBB4164:
  40:../mculib3/src/pin.h **** };
 6203              		.loc 13 40 0 discriminator 1
 6204 01e0 0A98     		ldr	r0, [sp, #40]
 6205 01e2 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6206              	.LVL434:
 6207              	.LBE4164:
 6208              	.LBE4163:
 6209              		.loc 15 143 0 discriminator 1
 6210 01e6 2840     		ands	r0, r5
 6211 01e8 4300     		lsls	r3, r0, #1
 6212 01ea 2078     		ldrb	r0, [r4]
 6213 01ec B843     		bics	r0, r7
 6214 01ee 1843     		orrs	r0, r3
ARM GAS  /tmp/ccpbVaEU.s 			page 174


 6215 01f0 2070     		strb	r0, [r4]
 6216              	.LVL435:
 6217              	.LBB4165:
 6218              	.LBB4166:
  40:../mculib3/src/pin.h **** };
 6219              		.loc 13 40 0 discriminator 1
 6220 01f2 0B98     		ldr	r0, [sp, #44]
 6221 01f4 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6222              	.LVL436:
 6223              	.LBE4166:
 6224              	.LBE4165:
 144:src/main.cpp  ****       slave.outRegs.input.DI3 = di3;
 6225              		.loc 15 144 0 discriminator 1
 6226 01f8 2840     		ands	r0, r5
 6227 01fa 8300     		lsls	r3, r0, #2
 6228 01fc 2078     		ldrb	r0, [r4]
 6229 01fe B043     		bics	r0, r6
 6230 0200 1843     		orrs	r0, r3
 6231 0202 2070     		strb	r0, [r4]
 6232              	.LVL437:
 6233              	.LBB4167:
 6234              	.LBB4168:
  40:../mculib3/src/pin.h **** };
 6235              		.loc 13 40 0 discriminator 1
 6236 0204 0C98     		ldr	r0, [sp, #48]
 6237 0206 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6238              	.LVL438:
 6239              	.LBE4168:
 6240              	.LBE4167:
 145:src/main.cpp  ****       slave.outRegs.input.DI4 = di4;
 6241              		.loc 15 145 0 discriminator 1
 6242 020a 0822     		movs	r2, #8
 6243 020c 2840     		ands	r0, r5
 6244 020e C300     		lsls	r3, r0, #3
 6245 0210 2078     		ldrb	r0, [r4]
 6246 0212 9043     		bics	r0, r2
 6247 0214 1843     		orrs	r0, r3
 6248 0216 2070     		strb	r0, [r4]
 6249              	.LVL439:
 6250              	.LBB4169:
 6251              	.LBB4170:
  40:../mculib3/src/pin.h **** };
 6252              		.loc 13 40 0 discriminator 1
 6253 0218 0D98     		ldr	r0, [sp, #52]
 6254 021a FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6255              	.LVL440:
 6256              	.LBE4170:
 6257              	.LBE4169:
 146:src/main.cpp  ****       slave.outRegs.input.DI5 = di5;
 6258              		.loc 15 146 0 discriminator 1
 6259 021e 1022     		movs	r2, #16
 6260 0220 2840     		ands	r0, r5
 6261 0222 0301     		lsls	r3, r0, #4
 6262 0224 2078     		ldrb	r0, [r4]
 6263 0226 9043     		bics	r0, r2
 6264 0228 1843     		orrs	r0, r3
 6265 022a 2070     		strb	r0, [r4]
ARM GAS  /tmp/ccpbVaEU.s 			page 175


 6266              	.LVL441:
 6267              	.LBB4171:
 6268              	.LBB4172:
  40:../mculib3/src/pin.h **** };
 6269              		.loc 13 40 0 discriminator 1
 6270 022c 0E98     		ldr	r0, [sp, #56]
 6271 022e FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6272              	.LVL442:
 6273              	.LBE4172:
 6274              	.LBE4171:
 147:src/main.cpp  ****       slave.outRegs.input.DI6 = di6;
 6275              		.loc 15 147 0 discriminator 1
 6276 0232 2022     		movs	r2, #32
 6277 0234 2840     		ands	r0, r5
 6278 0236 4301     		lsls	r3, r0, #5
 6279 0238 2078     		ldrb	r0, [r4]
 6280 023a 9043     		bics	r0, r2
 6281 023c 1843     		orrs	r0, r3
 6282 023e 2070     		strb	r0, [r4]
 6283              	.LVL443:
 6284              	.LBB4173:
 6285              	.LBB4174:
  40:../mculib3/src/pin.h **** };
 6286              		.loc 13 40 0 discriminator 1
 6287 0240 0F98     		ldr	r0, [sp, #60]
 6288 0242 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6289              	.LVL444:
 6290              	.LBE4174:
 6291              	.LBE4173:
 148:src/main.cpp  ****       slave.outRegs.input.DI7 = di7;
 6292              		.loc 15 148 0 discriminator 1
 6293 0246 4022     		movs	r2, #64
 6294 0248 2840     		ands	r0, r5
 6295 024a 8301     		lsls	r3, r0, #6
 6296 024c 2078     		ldrb	r0, [r4]
 6297 024e 9043     		bics	r0, r2
 6298 0250 1843     		orrs	r0, r3
 6299 0252 2070     		strb	r0, [r4]
 6300              	.LVL445:
 6301              	.LBB4175:
 6302              	.LBB4176:
  40:../mculib3/src/pin.h **** };
 6303              		.loc 13 40 0 discriminator 1
 6304 0254 1098     		ldr	r0, [sp, #64]
 6305 0256 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6306              	.LVL446:
 6307              	.LBE4176:
 6308              	.LBE4175:
 149:src/main.cpp  ****       slave.outRegs.input.DI8 = di8;
 6309              		.loc 15 149 0 discriminator 1
 6310 025a 7F22     		movs	r2, #127
 6311 025c C301     		lsls	r3, r0, #7
 6312 025e 2078     		ldrb	r0, [r4]
 6313 0260 1040     		ands	r0, r2
 6314 0262 1843     		orrs	r0, r3
 6315 0264 2070     		strb	r0, [r4]
 6316              	.LVL447:
ARM GAS  /tmp/ccpbVaEU.s 			page 176


 6317              	.LBB4177:
 6318              	.LBB4178:
  40:../mculib3/src/pin.h **** };
 6319              		.loc 13 40 0 discriminator 1
 6320 0266 1198     		ldr	r0, [sp, #68]
 6321 0268 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6322              	.LVL448:
 6323              	.LBE4178:
 6324              	.LBE4177:
 150:src/main.cpp  ****       slave.outRegs.input.DI9 = di9;
 6325              		.loc 15 150 0 discriminator 1
 6326 026c 0300     		movs	r3, r0
 6327 026e 6078     		ldrb	r0, [r4, #1]
 6328 0270 2B40     		ands	r3, r5
 6329 0272 A843     		bics	r0, r5
 6330 0274 1843     		orrs	r0, r3
 6331 0276 6070     		strb	r0, [r4, #1]
 6332              	.LVL449:
 6333              	.LBB4179:
 6334              	.LBB4180:
  40:../mculib3/src/pin.h **** };
 6335              		.loc 13 40 0 discriminator 1
 6336 0278 1298     		ldr	r0, [sp, #72]
 6337 027a FFF7FEFF 		bl	_ZN3Pin6is_setEv
 6338              	.LVL450:
 6339              	.LBE4180:
 6340              	.LBE4179:
 151:src/main.cpp  ****       slave.outRegs.input.DI10 = di10;
 6341              		.loc 15 151 0 discriminator 1
 6342 027e 2840     		ands	r0, r5
 6343 0280 A840     		lsls	r0, r0, r5
 6344 0282 6578     		ldrb	r5, [r4, #1]
 6345 0284 BD43     		bics	r5, r7
 6346 0286 0543     		orrs	r5, r0
 6347 0288 6570     		strb	r5, [r4, #1]
 6348              	.LBB4181:
 6349              	.LBB4182:
 6350              		.file 21 "../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h"
   1:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
   9:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      specific prior written permission.
ARM GAS  /tmp/ccpbVaEU.s 			page 177


  20:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    *
  21:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  34:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  35:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  38:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
  45:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  46:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  47:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
  51:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  52:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  53:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  54:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  58:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  60:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  62:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  63:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  64:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  65:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  69:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  71:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  73:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  74:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  75:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  76:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  /tmp/ccpbVaEU.s 			page 178


  77:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Control Register value
  79:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  80:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  82:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  84:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
  86:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  87:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  88:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  89:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  90:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  94:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  96:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  98:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  99:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 100:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 101:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
 104:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 105:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 107:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 109:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 111:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 112:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 113:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 114:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 115:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 119:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 121:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 123:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 125:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 126:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 127:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 128:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 129:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 132:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccpbVaEU.s 			page 179


 134:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 136:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 138:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 140:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 141:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 142:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 143:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 144:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 148:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 150:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 152:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 154:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 155:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 156:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 157:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 158:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 162:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 164:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 166:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 167:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 168:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 169:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 173:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 175:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 177:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 179:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 180:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 181:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 182:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 183:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 186:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 188:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 190:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
ARM GAS  /tmp/ccpbVaEU.s 			page 180


 191:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 192:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 193:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 194:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 195:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 199:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 201:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 203:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 205:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 206:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 207:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 208:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 209:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 213:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 215:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 217:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 218:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 219:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 221:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 222:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 226:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 228:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 230:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 231:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 232:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 233:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 237:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 239:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 241:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 242:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 243:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 244:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccpbVaEU.s 			page 181


 248:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 250:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 252:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 254:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 255:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 256:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 257:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 258:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 262:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 264:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 266:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 267:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 268:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 269:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 274:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 276:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 278:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 279:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 280:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 281:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 285:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 287:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 289:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 291:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 292:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 293:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 294:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 295:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 299:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 301:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 303:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 304:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
ARM GAS  /tmp/ccpbVaEU.s 			page 182


 305:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 306:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 307:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 309:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 310:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 314:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 316:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 319:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 324:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 325:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    return(0);
 326:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 327:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 328:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 329:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 330:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 331:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 335:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 337:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 343:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 344:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 345:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 347:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 348:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 349:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 351:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 352:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
 356:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** */
 357:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 358:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  /tmp/ccpbVaEU.s 			page 183


 362:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 365:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 368:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 369:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 370:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 373:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 375:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 377:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 378:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 379:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 380:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 383:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 385:../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
 6351              		.loc 21 385 0 discriminator 1
 6352              		.syntax divided
 6353              	@ 385 "../mculib3/STM32F0_files/CMSIS/cmsis_gcc.h" 1
 6354 028a 30BF     		wfi
 6355              	@ 0 "" 2
 6356              		.thumb
 6357              		.syntax unified
 6358 028c 6AE7     		b	.L260
 6359              	.LVL451:
 6360              	.L230:
 6361              	.LBE4182:
 6362              	.LBE4181:
 6363              	.LBB4183:
 6364              	.LBB4152:
 201:../mculib3/src/modbus_slave.h **** 		return;
 6365              		.loc 3 201 0
 6366 028e EB69     		ldr	r3, [r5, #28]
 6367 0290 2A6A     		ldr	r2, [r5, #32]
 6368 0292 9342     		cmp	r3, r2
 6369 0294 94DB     		blt	.L231
 205:../mculib3/src/modbus_slave.h **** 	
 6370              		.loc 3 205 0
 6371 0296 2800     		movs	r0, r5
 6372              	.LVL452:
 204:../mculib3/src/modbus_slave.h **** 	tick_unsubscribe();
 6373              		.loc 3 204 0
 6374 0298 EC61     		str	r4, [r5, #28]
 205:../mculib3/src/modbus_slave.h **** 	
 6375              		.loc 3 205 0
 6376 029a FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 6377              	.LVL453:
 207:../mculib3/src/modbus_slave.h **** 		uart.receive();
 6378              		.loc 3 207 0
ARM GAS  /tmp/ccpbVaEU.s 			page 184


 6379 029e 2869     		ldr	r0, [r5, #16]
 6380              	.LVL454:
 6381              	.LBB4072:
 6382              	.LBB4073:
  13:../mculib3/src/net_buffer.h ****    auto size()  { return end_i - begin_i; }
 6383              		.loc 11 13 0
 6384 02a0 0200     		movs	r2, r0
 6385 02a2 FC32     		adds	r2, r2, #252
 6386 02a4 9368     		ldr	r3, [r2, #8]
 6387 02a6 5168     		ldr	r1, [r2, #4]
 6388              	.LVL455:
 6389 02a8 5F1A     		subs	r7, r3, r1
 6390              	.LBE4073:
 6391              	.LBE4072:
 207:../mculib3/src/modbus_slave.h **** 		uart.receive();
 6392              		.loc 3 207 0
 6393 02aa 072F     		cmp	r7, #7
 6394 02ac 02D8     		bhi	.L232
 6395              	.L273:
 217:../mculib3/src/modbus_slave.h **** 		return;
 6396              		.loc 3 217 0
 6397 02ae FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 6398              	.LVL456:
 6399 02b2 85E7     		b	.L231
 6400              	.L232:
 212:../mculib3/src/modbus_slave.h **** 		uart.receive();
 6401              		.loc 3 212 0
 6402 02b4 0535     		adds	r5, r5, #5
 6403 02b6 475C     		ldrb	r7, [r0, r1]
 6404 02b8 ED7F     		ldrb	r5, [r5, #31]
 6405 02ba AF42     		cmp	r7, r5
 6406 02bc F7D1     		bne	.L273
 6407              	.LVL457:
 6408              	.LBB4074:
 6409              	.LBB4075:
 6410              	.LBB4076:
 6411              	.LBB4077:
 123:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 6412              		.loc 11 123 0
 6413 02be 8B42     		cmp	r3, r1
 6414 02c0 02D9     		bls	.L234
 124:../mculib3/src/net_buffer.h ****       return base()[--end_i];
 6415              		.loc 11 124 0
 6416 02c2 013B     		subs	r3, r3, #1
 6417 02c4 9360     		str	r3, [r2, #8]
 6418 02c6 C45C     		ldrb	r4, [r0, r3]
 6419              	.L234:
 6420              	.LVL458:
 6421              	.LBE4077:
 6422              	.LBE4076:
 6423              	.LBB4078:
 6424              	.LBB4079:
 123:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 6425              		.loc 11 123 0
 6426 02c8 0200     		movs	r2, r0
 6427 02ca FC32     		adds	r2, r2, #252
 6428 02cc 9368     		ldr	r3, [r2, #8]
ARM GAS  /tmp/ccpbVaEU.s 			page 185


 125:../mculib3/src/net_buffer.h ****    return 0;
 6429              		.loc 11 125 0
 6430 02ce 0027     		movs	r7, #0
 123:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 6431              		.loc 11 123 0
 6432 02d0 9942     		cmp	r1, r3
 6433 02d2 02D2     		bcs	.L235
 124:../mculib3/src/net_buffer.h ****       return base()[--end_i];
 6434              		.loc 11 124 0
 6435 02d4 013B     		subs	r3, r3, #1
 6436 02d6 9360     		str	r3, [r2, #8]
 6437 02d8 C75C     		ldrb	r7, [r0, r3]
 6438              	.L235:
 6439              	.LVL459:
 6440              	.LBE4079:
 6441              	.LBE4078:
 6442              	.LBB4081:
 6443              	.LBB4082:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 6444              		.loc 11 12 0
 6445 02da 0300     		movs	r3, r0
 6446 02dc FC33     		adds	r3, r3, #252
 6447 02de 9A68     		ldr	r2, [r3, #8]
 6448              	.LBE4082:
 6449              	.LBE4081:
 244:../mculib3/src/modbus_slave.h **** 	return (high == high_) and (low == low_);
 6450              		.loc 3 244 0
 6451 02e0 1CAD     		add	r5, sp, #112
 6452              	.LBB4084:
 6453              	.LBB4083:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 6454              		.loc 11 12 0
 6455 02e2 8218     		adds	r2, r0, r2
 6456              	.LBE4083:
 6457              	.LBE4084:
 6458              	.LBB4085:
 6459              	.LBB4086:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 6460              		.loc 11 11 0
 6461 02e4 4118     		adds	r1, r0, r1
 6462              	.LBE4086:
 6463              	.LBE4085:
 244:../mculib3/src/modbus_slave.h **** 	return (high == high_) and (low == low_);
 6464              		.loc 3 244 0
 6465 02e6 2800     		movs	r0, r5
 6466 02e8 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 6467              	.LVL460:
 245:../mculib3/src/modbus_slave.h **** }
 6468              		.loc 3 245 0
 6469 02ec 2B78     		ldrb	r3, [r5]
 6470 02ee A342     		cmp	r3, r4
 6471 02f0 45D1     		bne	.L236
 6472 02f2 304C     		ldr	r4, .L275+4
 6473 02f4 6B78     		ldrb	r3, [r5, #1]
 6474 02f6 2069     		ldr	r0, [r4, #16]
 6475 02f8 BB42     		cmp	r3, r7
 6476 02fa 40D1     		bne	.L236
ARM GAS  /tmp/ccpbVaEU.s 			page 186


 6477              	.LBE4075:
 6478              	.LBE4074:
 220:../mculib3/src/modbus_slave.h **** 	func = uart.buffer.pop_front();
 6479              		.loc 3 220 0
 6480 02fc FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 6481              	.LVL461:
 221:../mculib3/src/modbus_slave.h **** 	if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 6482              		.loc 3 221 0
 6483 0300 2069     		ldr	r0, [r4, #16]
 6484 0302 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 6485              	.LVL462:
 6486 0306 A31D     		adds	r3, r4, #6
 6487 0308 0700     		movs	r7, r0
 6488 030a D877     		strb	r0, [r3, #31]
 222:../mculib3/src/modbus_slave.h **** 		answer_03();
 6489              		.loc 3 222 0
 6490 030c 0328     		cmp	r0, #3
 6491 030e 71D1     		bne	.L269
 6492              	.LVL463:
 6493              	.LBB4089:
 6494              	.LBB4090:
 6495              	.LBB4091:
 6496              	.LBB4092:
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6497              		.loc 3 254 0
 6498 0310 2500     		movs	r5, r4
 251:../mculib3/src/modbus_slave.h **** 	uart.buffer >> qty_reg; 
 6499              		.loc 3 251 0
 6500 0312 3649     		ldr	r1, .L275+60
 6501 0314 2069     		ldr	r0, [r4, #16]
 6502 0316 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 6503              	.LVL464:
 252:../mculib3/src/modbus_slave.h **** 	last_reg = first_reg + qty_reg - 1;
 6504              		.loc 3 252 0
 6505 031a 3549     		ldr	r1, .L275+64
 6506 031c 2069     		ldr	r0, [r4, #16]
 6507 031e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 6508              	.LVL465:
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6509              		.loc 3 253 0
 6510 0322 628D     		ldrh	r2, [r4, #42]
 6511 0324 E38C     		ldrh	r3, [r4, #38]
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6512              		.loc 3 254 0
 6513 0326 2C35     		adds	r5, r5, #44
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6514              		.loc 3 253 0
 6515 0328 D318     		adds	r3, r2, r3
 6516 032a 013B     		subs	r3, r3, #1
 6517 032c 9BB2     		uxth	r3, r3
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6518              		.loc 3 254 0
 6519 032e 5200     		lsls	r2, r2, #1
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6520              		.loc 3 253 0
 6521 0330 2385     		strh	r3, [r4, #40]
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
ARM GAS  /tmp/ccpbVaEU.s 			page 187


 6522              		.loc 3 254 0
 6523 0332 2A70     		strb	r2, [r5]
 6524              	.LVL466:
 6525              	.LBE4092:
 6526              	.LBE4091:
 274:../mculib3/src/modbus_slave.h **** 
 275:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 276:../mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_03()
 277:../mculib3/src/modbus_slave.h **** {
 278:../mculib3/src/modbus_slave.h **** 	if (not check_reg(OutRegQty)) {
 279:../mculib3/src/modbus_slave.h **** 		answer_error(Modbus_error_code::wrong_reg);
 6527              		.loc 3 279 0
 6528 0334 0221     		movs	r1, #2
 278:../mculib3/src/modbus_slave.h **** 		answer_error(Modbus_error_code::wrong_reg);
 6529              		.loc 3 278 0
 6530 0336 042B     		cmp	r3, #4
 6531 0338 00D9     		bls	.LCB6326
 6532 033a 13E1     		b	.L272	@long jump
 6533              	.LCB6326:
 280:../mculib3/src/modbus_slave.h **** 		return;
 281:../mculib3/src/modbus_slave.h **** 	}
 282:../mculib3/src/modbus_slave.h **** 	uart.buffer.clear();
 6534              		.loc 3 282 0
 6535 033c 2069     		ldr	r0, [r4, #16]
 6536              	.LVL467:
 6537              	.LBB4093:
 6538              	.LBB4094:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
 6539              		.loc 11 10 0
 6540 033e 0022     		movs	r2, #0
 6541 0340 0300     		movs	r3, r0
 6542 0342 FC33     		adds	r3, r3, #252
 6543 0344 5A60     		str	r2, [r3, #4]
 6544 0346 9A60     		str	r2, [r3, #8]
 6545              	.LVL468:
 6546              	.LBE4094:
 6547              	.LBE4093:
 283:../mculib3/src/modbus_slave.h **** 	//     
 284:../mculib3/src/modbus_slave.h **** 	uart.buffer << address << static_cast<uint8_t>(Modbus_function::read_03) << qty_byte;
 6548              		.loc 3 284 0
 6549 0348 0534     		adds	r4, r4, #5
 6550 034a E17F     		ldrb	r1, [r4, #31]
 6551 034c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6552              	.LVL469:
 6553 0350 3900     		movs	r1, r7
 6554 0352 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6555              	.LVL470:
 6556 0356 2978     		ldrb	r1, [r5]
 6557 0358 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6558              	.LVL471:
 6559              	.L241:
 285:../mculib3/src/modbus_slave.h **** 	while(qty_reg--)
 6560              		.loc 3 285 0
 6561 035c 154C     		ldr	r4, .L275+4
 6562 035e 638D     		ldrh	r3, [r4, #42]
 6563 0360 2069     		ldr	r0, [r4, #16]
 6564 0362 5A1E     		subs	r2, r3, #1
ARM GAS  /tmp/ccpbVaEU.s 			page 188


 6565 0364 6285     		strh	r2, [r4, #42]
 6566 0366 002B     		cmp	r3, #0
 6567 0368 0CD0     		beq	.L240
 286:../mculib3/src/modbus_slave.h **** 		uart.buffer << arOutRegs[first_reg++];
 6568              		.loc 3 286 0
 6569 036a E38C     		ldrh	r3, [r4, #38]
 6570 036c 5A1C     		adds	r2, r3, #1
 6571 036e 2C33     		adds	r3, r3, #44
 6572 0370 5B00     		lsls	r3, r3, #1
 6573 0372 E284     		strh	r2, [r4, #38]
 6574 0374 E418     		adds	r4, r4, r3
 6575 0376 6188     		ldrh	r1, [r4, #2]
 6576 0378 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 6577              	.LVL472:
 6578 037c EEE7     		b	.L241
 6579              	.LVL473:
 6580              	.L236:
 6581              	.LBE4090:
 6582              	.LBE4089:
 217:../mculib3/src/modbus_slave.h **** 		return;
 6583              		.loc 3 217 0
 6584 037e 0D4B     		ldr	r3, .L275+4
 6585 0380 1869     		ldr	r0, [r3, #16]
 6586 0382 94E7     		b	.L273
 6587              	.LVL474:
 6588              	.L240:
 6589              	.LBB4104:
 6590              	.LBB4103:
 6591              	.LBB4095:
 6592              	.LBB4096:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 6593              		.loc 11 12 0
 6594 0384 0300     		movs	r3, r0
 6595 0386 FC33     		adds	r3, r3, #252
 6596 0388 9A68     		ldr	r2, [r3, #8]
 6597              	.LBE4096:
 6598              	.LBE4095:
 6599              	.LBB4098:
 6600              	.LBB4099:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 6601              		.loc 11 11 0
 6602 038a 5968     		ldr	r1, [r3, #4]
 6603              	.LBE4099:
 6604              	.LBE4098:
 287:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 6605              		.loc 3 287 0
 6606 038c 1CAD     		add	r5, sp, #112
 6607              	.LBB4101:
 6608              	.LBB4097:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 6609              		.loc 11 12 0
 6610 038e 8218     		adds	r2, r0, r2
 6611              	.LBE4097:
 6612              	.LBE4101:
 6613              	.LBB4102:
 6614              	.LBB4100:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
ARM GAS  /tmp/ccpbVaEU.s 			page 189


 6615              		.loc 11 11 0
 6616 0390 4118     		adds	r1, r0, r1
 6617              	.LBE4100:
 6618              	.LBE4102:
 6619              		.loc 3 287 0
 6620 0392 2800     		movs	r0, r5
 6621 0394 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 6622              	.LVL475:
 288:../mculib3/src/modbus_slave.h **** 	uart.buffer << low_ << high_;
 6623              		.loc 3 288 0
 6624 0398 6978     		ldrb	r1, [r5, #1]
 6625 039a 2069     		ldr	r0, [r4, #16]
 6626 039c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6627              	.LVL476:
 6628 03a0 2978     		ldrb	r1, [r5]
 6629 03a2 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6630              	.LVL477:
 289:../mculib3/src/modbus_slave.h **** 	uart.transmit();
 6631              		.loc 3 289 0
 6632 03a6 2069     		ldr	r0, [r4, #16]
 6633 03a8 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 6634              	.LVL478:
 6635 03ac 08E7     		b	.L231
 6636              	.L276:
 6637 03ae C046     		.align	2
 6638              	.L275:
 6639 03b0 00000000 		.word	.LANCHOR6
 6640 03b4 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 6641 03b8 00000000 		.word	.LANCHOR7
 6642 03bc 00000000 		.word	.LANCHOR3
 6643 03c0 00000000 		.word	.LANCHOR8
 6644 03c4 00000000 		.word	.LANCHOR5
 6645 03c8 38000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 6646 03cc 00000000 		.word	.LANCHOR9
 6647 03d0 44000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 6648 03d4 FFFDFFFF 		.word	-513
 6649 03d8 FFEFFFFF 		.word	-4097
 6650 03dc FFCFFFFF 		.word	-12289
 6651 03e0 FFFBFFFF 		.word	-1025
 6652 03e4 00000000 		.word	_ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj
 6653 03e8 00000000 		.word	_ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St18_Manage
 6654 03ec 26000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 6655 03f0 2A000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 6656              	.LVL479:
 6657              	.L269:
 6658              	.LBE4103:
 6659              	.LBE4104:
 227:../mculib3/src/modbus_slave.h **** }
 6660              		.loc 3 227 0
 6661 03f4 0121     		movs	r1, #1
 224:../mculib3/src/modbus_slave.h **** 		answer_16(reaction);
 6662              		.loc 3 224 0
 6663 03f6 1028     		cmp	r0, #16
 6664 03f8 00D0     		beq	.LCB6451
 6665 03fa B3E0     		b	.L272	@long jump
 6666              	.LCB6451:
 6667              	.LVL480:
ARM GAS  /tmp/ccpbVaEU.s 			page 190


 6668              	.LBB4105:
 6669              	.LBB4106:
 6670              	.LBB4107:
 6671              	.LBB4108:
 6672              	.LBB4109:
 6673              	.LBB4110:
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 6674              		.loc 4 271 0
 6675 03fc 0023     		movs	r3, #0
 6676 03fe AB60     		str	r3, [r5, #8]
 6677              	.LVL481:
 6678              	.LBE4110:
 6679              	.LBE4109:
 6680              	.LBE4108:
 6681              	.LBB4111:
 6682              	.LBB4112:
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 6683              		.loc 4 583 0
 6684 0400 1A9B     		ldr	r3, [sp, #104]
 6685              	.LVL482:
 6686              	.LBE4112:
 6687              	.LBE4111:
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	{
 6688              		.loc 4 675 0
 6689 0402 002B     		cmp	r3, #0
 6690 0404 08D0     		beq	.L243
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_invoker = __x._M_invoker;
 6691              		.loc 4 677 0
 6692 0406 0222     		movs	r2, #2
 6693 0408 18A9     		add	r1, sp, #96
 6694              	.LVL483:
 6695 040a 2800     		movs	r0, r5
 6696 040c 9847     		blx	r3
 6697              	.LVL484:
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  _M_manager = __x._M_manager;
 6698              		.loc 4 678 0
 6699 040e 1B9B     		ldr	r3, [sp, #108]
 6700 0410 1393     		str	r3, [sp, #76]
 6701 0412 EB60     		str	r3, [r5, #12]
 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	}
 6702              		.loc 4 679 0
 6703 0414 1A9B     		ldr	r3, [sp, #104]
 6704 0416 AB60     		str	r3, [r5, #8]
 6705              	.L243:
 6706              	.LVL485:
 6707              	.LBE4107:
 6708              	.LBE4106:
 6709              	.LBE4105:
 6710              	.LBB4113:
 6711              	.LBB4114:
 6712              	.LBB4115:
 6713              	.LBB4116:
 251:../mculib3/src/modbus_slave.h **** 	uart.buffer >> qty_reg; 
 6714              		.loc 3 251 0
 6715 0418 544C     		ldr	r4, .L277
 6716 041a 5549     		ldr	r1, .L277+4
 6717 041c 2069     		ldr	r0, [r4, #16]
ARM GAS  /tmp/ccpbVaEU.s 			page 191


 6718 041e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 6719              	.LVL486:
 252:../mculib3/src/modbus_slave.h **** 	last_reg = first_reg + qty_reg - 1;
 6720              		.loc 3 252 0
 6721 0422 5449     		ldr	r1, .L277+8
 6722 0424 2069     		ldr	r0, [r4, #16]
 6723 0426 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 6724              	.LVL487:
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6725              		.loc 3 254 0
 6726 042a 2100     		movs	r1, r4
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6727              		.loc 3 253 0
 6728 042c 628D     		ldrh	r2, [r4, #42]
 6729 042e E38C     		ldrh	r3, [r4, #38]
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6730              		.loc 3 254 0
 6731 0430 2C31     		adds	r1, r1, #44
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6732              		.loc 3 253 0
 6733 0432 D318     		adds	r3, r2, r3
 6734 0434 013B     		subs	r3, r3, #1
 6735 0436 9BB2     		uxth	r3, r3
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6736              		.loc 3 254 0
 6737 0438 5200     		lsls	r2, r2, #1
 253:../mculib3/src/modbus_slave.h **** 	qty_byte = qty_reg * 2;
 6738              		.loc 3 253 0
 6739 043a 2385     		strh	r3, [r4, #40]
 254:../mculib3/src/modbus_slave.h **** 	return (last_reg <= (qty_reg_device - 1));
 6740              		.loc 3 254 0
 6741 043c 0A70     		strb	r2, [r1]
 6742              	.LVL488:
 6743              	.LBE4116:
 6744              	.LBE4115:
 290:../mculib3/src/modbus_slave.h **** }
 291:../mculib3/src/modbus_slave.h **** 
 292:../mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 293:../mculib3/src/modbus_slave.h **** template <class function>
 294:../mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_16(function reaction)
 295:../mculib3/src/modbus_slave.h **** {
 296:../mculib3/src/modbus_slave.h **** 	if (not check_reg(InRegQty)) {
 6745              		.loc 3 296 0
 6746 043e 042B     		cmp	r3, #4
 6747 0440 04D9     		bls	.L244
 297:../mculib3/src/modbus_slave.h **** 		answer_error(Modbus_error_code::wrong_reg);
 6748              		.loc 3 297 0
 6749 0442 0221     		movs	r1, #2
 6750 0444 2000     		movs	r0, r4
 6751              	.LVL489:
 6752              	.L271:
 298:../mculib3/src/modbus_slave.h **** 		return;
 299:../mculib3/src/modbus_slave.h **** 	}
 300:../mculib3/src/modbus_slave.h **** 
 301:../mculib3/src/modbus_slave.h **** 	uart.buffer >> qty_byte;
 302:../mculib3/src/modbus_slave.h **** 
 303:../mculib3/src/modbus_slave.h **** 	if (not check_value()) {
ARM GAS  /tmp/ccpbVaEU.s 			page 192


 304:../mculib3/src/modbus_slave.h **** 		answer_error(Modbus_error_code::wrong_value);
 6753              		.loc 3 304 0
 6754 0446 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 6755              	.LVL490:
 6756 044a 87E0     		b	.L259
 6757              	.LVL491:
 6758              	.L244:
 301:../mculib3/src/modbus_slave.h **** 
 6759              		.loc 3 301 0
 6760 044c 2069     		ldr	r0, [r4, #16]
 6761              	.LVL492:
 6762              	.LBB4117:
 6763              	.LBB4118:
  99:../mculib3/src/net_buffer.h ****    if (end_i > begin_i)
 6764              		.loc 11 99 0
 6765 044e 0200     		movs	r2, r0
 6766 0450 FC32     		adds	r2, r2, #252
 6767 0452 5368     		ldr	r3, [r2, #4]
 6768 0454 9468     		ldr	r4, [r2, #8]
 6769 0456 9C42     		cmp	r4, r3
 6770 0458 2CD9     		bls	.L246
 100:../mculib3/src/net_buffer.h ****       v = base()[begin_i++];
 6771              		.loc 11 100 0
 6772 045a 5C1C     		adds	r4, r3, #1
 6773 045c 5460     		str	r4, [r2, #4]
 6774 045e C35C     		ldrb	r3, [r0, r3]
 6775              	.L270:
 6776              	.LBE4118:
 6777              	.LBE4117:
 6778              	.LBE4114:
 6779              	.LBE4113:
 6780              	.LBB4145:
 6781              	.LBB4088:
 6782              	.LBB4087:
 6783              	.LBB4080:
 125:../mculib3/src/net_buffer.h ****    return 0;
 6784              		.loc 11 125 0
 6785 0460 0025     		movs	r5, #0
 6786              	.LVL493:
 6787              	.LBE4080:
 6788              	.LBE4087:
 6789              	.LBE4088:
 6790              	.LBE4145:
 6791              	.LBB4146:
 6792              	.LBB4144:
 6793              	.LBB4121:
 6794              	.LBB4119:
 102:../mculib3/src/net_buffer.h ****       v = 0;
 6795              		.loc 11 102 0
 6796 0462 0B70     		strb	r3, [r1]
 6797              	.LVL494:
 6798              	.L256:
 6799              	.LBE4119:
 6800              	.LBE4121:
 6801              	.LBB4122:
 6802              	.LBB4123:
 305:../mculib3/src/modbus_slave.h **** 		// uart.receive();
ARM GAS  /tmp/ccpbVaEU.s 			page 193


 306:../mculib3/src/modbus_slave.h **** 		return;
 307:../mculib3/src/modbus_slave.h **** 	}
 308:../mculib3/src/modbus_slave.h **** 	for (uint16_t i = 0; i < qty_reg; i++) {
 309:../mculib3/src/modbus_slave.h **** 		reaction (first_reg + i);
 310:../mculib3/src/modbus_slave.h **** 	}
 311:../mculib3/src/modbus_slave.h **** 	uart.buffer.clear();
 312:../mculib3/src/modbus_slave.h **** 	uart.buffer << address << func << first_reg << qty_reg;
 313:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 314:../mculib3/src/modbus_slave.h **** 	uart.buffer << low_ << high_;
 315:../mculib3/src/modbus_slave.h **** 	uart.transmit();
 316:../mculib3/src/modbus_slave.h **** }
 317:../mculib3/src/modbus_slave.h **** 
 318:../mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 319:../mculib3/src/modbus_slave.h **** bool Modbus_slave<InRegs_t, OutRegs_t>::check_value()
 320:../mculib3/src/modbus_slave.h **** {
 321:../mculib3/src/modbus_slave.h **** 	for (uint16_t i = 0; i < qty_reg; i++) {
 6803              		.loc 3 321 0
 6804 0464 414C     		ldr	r4, .L277
 6805 0466 638D     		ldrh	r3, [r4, #42]
 6806 0468 AB42     		cmp	r3, r5
 6807 046a 39D9     		bls	.L265
 322:../mculib3/src/modbus_slave.h **** 		uart.buffer >> data;
 6808              		.loc 3 322 0
 6809 046c 4249     		ldr	r1, .L277+12
 6810 046e 2069     		ldr	r0, [r4, #16]
 6811 0470 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 6812              	.LVL495:
 323:../mculib3/src/modbus_slave.h **** 		if (signed_[first_reg + i]) {
 6813              		.loc 3 323 0
 6814 0474 E38C     		ldrh	r3, [r4, #38]
 6815 0476 5B19     		adds	r3, r3, r5
 6816 0478 1900     		movs	r1, r3
 6817 047a E218     		adds	r2, r4, r3
 6818 047c 7A32     		adds	r2, r2, #122
 6819 047e 1078     		ldrb	r0, [r2]
 6820 0480 3031     		adds	r1, r1, #48
 6821 0482 E28D     		ldrh	r2, [r4, #46]
 6822 0484 0028     		cmp	r0, #0
 6823 0486 17D0     		beq	.L249
 324:../mculib3/src/modbus_slave.h **** 			if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_reg + i])
 6824              		.loc 3 324 0
 6825 0488 4900     		lsls	r1, r1, #1
 6826 048a 6418     		adds	r4, r4, r1
 6827 048c E188     		ldrh	r1, [r4, #6]
 6828 048e 17B2     		sxth	r7, r2
 6829 0490 08B2     		sxth	r0, r1
 6830 0492 8742     		cmp	r7, r0
 6831 0494 01DA     		bge	.L250
 6832 0496 0029     		cmp	r1, #0
 6833 0498 09D1     		bne	.L251
 6834              	.L250:
 325:../mculib3/src/modbus_slave.h **** 				 (int16_t(data) > int16_t(arInRegsMax[first_reg + i]) and int16_t(arInRegsMax[first_reg + i]) !
 6835              		.loc 3 325 0
 6836 049a 1800     		movs	r0, r3
 6837 049c 3349     		ldr	r1, .L277
 6838 049e 3830     		adds	r0, r0, #56
 6839 04a0 4000     		lsls	r0, r0, #1
ARM GAS  /tmp/ccpbVaEU.s 			page 194


 6840 04a2 405A     		ldrh	r0, [r0, r1]
 324:../mculib3/src/modbus_slave.h **** 			if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_reg + i])
 6841              		.loc 3 324 0
 6842 04a4 04B2     		sxth	r4, r0
 6843 04a6 A742     		cmp	r7, r4
 6844 04a8 14DD     		ble	.L255
 6845              	.L274:
 326:../mculib3/src/modbus_slave.h **** 				return false;
 327:../mculib3/src/modbus_slave.h **** 			arInRegs[first_reg + i] = int16_t(data);
 328:../mculib3/src/modbus_slave.h **** 		} else {
 329:../mculib3/src/modbus_slave.h **** 			if ((data < arInRegsMin[first_reg + i] and arInRegsMin[first_reg + i] != 0) or
 330:../mculib3/src/modbus_slave.h **** 				 (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 6846              		.loc 3 330 0
 6847 04aa 0028     		cmp	r0, #0
 6848 04ac 12D0     		beq	.L255
 6849              	.L251:
 6850              	.LVL496:
 6851              	.LBE4123:
 6852              	.LBE4122:
 304:../mculib3/src/modbus_slave.h **** 		// uart.receive();
 6853              		.loc 3 304 0
 6854 04ae 0321     		movs	r1, #3
 6855 04b0 2E48     		ldr	r0, .L277
 6856 04b2 C8E7     		b	.L271
 6857              	.LVL497:
 6858              	.L246:
 6859              	.LBB4125:
 6860              	.LBB4120:
 102:../mculib3/src/net_buffer.h ****       v = 0;
 6861              		.loc 11 102 0
 6862 04b4 0023     		movs	r3, #0
 6863 04b6 D3E7     		b	.L270
 6864              	.LVL498:
 6865              	.L249:
 6866              	.LBE4120:
 6867              	.LBE4125:
 6868              	.LBB4126:
 6869              	.LBB4124:
 329:../mculib3/src/modbus_slave.h **** 				 (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 6870              		.loc 3 329 0
 6871 04b8 4900     		lsls	r1, r1, #1
 6872 04ba 6418     		adds	r4, r4, r1
 6873 04bc E188     		ldrh	r1, [r4, #6]
 6874 04be 8A42     		cmp	r2, r1
 6875 04c0 01D2     		bcs	.L254
 6876 04c2 0029     		cmp	r1, #0
 6877 04c4 F3D1     		bne	.L251
 6878              	.L254:
 6879              		.loc 3 330 0
 6880 04c6 1800     		movs	r0, r3
 6881 04c8 2849     		ldr	r1, .L277
 6882 04ca 3830     		adds	r0, r0, #56
 6883 04cc 4000     		lsls	r0, r0, #1
 6884 04ce 405A     		ldrh	r0, [r0, r1]
 329:../mculib3/src/modbus_slave.h **** 				 (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 6885              		.loc 3 329 0
 6886 04d0 8242     		cmp	r2, r0
ARM GAS  /tmp/ccpbVaEU.s 			page 195


 6887 04d2 EAD8     		bhi	.L274
 6888              	.L255:
 331:../mculib3/src/modbus_slave.h **** 				return false;
 332:../mculib3/src/modbus_slave.h **** 			arInRegs[first_reg + i] = data;
 6889              		.loc 3 332 0
 6890 04d4 2833     		adds	r3, r3, #40
 6891 04d6 5B00     		lsls	r3, r3, #1
 321:../mculib3/src/modbus_slave.h **** 		uart.buffer >> data;
 6892              		.loc 3 321 0
 6893 04d8 0135     		adds	r5, r5, #1
 6894              	.LVL499:
 6895              		.loc 3 332 0
 6896 04da CA52     		strh	r2, [r1, r3]
 321:../mculib3/src/modbus_slave.h **** 		uart.buffer >> data;
 6897              		.loc 3 321 0
 6898 04dc ADB2     		uxth	r5, r5
 6899              	.LVL500:
 6900 04de C1E7     		b	.L256
 6901              	.L265:
 6902              	.LBE4124:
 6903              	.LBE4126:
 6904              	.LBB4127:
 308:../mculib3/src/modbus_slave.h **** 		reaction (first_reg + i);
 6905              		.loc 3 308 0
 6906 04e0 0025     		movs	r5, #0
 6907              	.LVL501:
 6908              	.L248:
 6909 04e2 224C     		ldr	r4, .L277
 6910 04e4 638D     		ldrh	r3, [r4, #42]
 6911 04e6 AB42     		cmp	r3, r5
 6912 04e8 0ED9     		bls	.L257
 6913              	.LVL502:
 309:../mculib3/src/modbus_slave.h **** 	}
 6914              		.loc 3 309 0
 6915 04ea E38C     		ldrh	r3, [r4, #38]
 6916 04ec 5B19     		adds	r3, r3, r5
 6917 04ee 1593     		str	r3, [sp, #84]
 6918              	.LVL503:
 6919              	.LBB4128:
 6920              	.LBB4129:
 696:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	  }
 697:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       }
 698:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 
 699:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****   template<typename _Res, typename... _ArgTypes>
 700:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     _Res
 701:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     function<_Res(_ArgTypes...)>::
 702:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     operator()(_ArgTypes... __args) const
 703:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     {
 704:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       if (_M_empty())
 6921              		.loc 4 704 0
 6922 04f0 1E9B     		ldr	r3, [sp, #120]
 6923              	.LVL504:
 6924 04f2 002B     		cmp	r3, #0
 6925 04f4 01D1     		bne	.L258
 705:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h **** 	__throw_bad_function_call();
 6926              		.loc 4 705 0
 6927 04f6 FFF7FEFF 		bl	_ZSt25__throw_bad_function_callv
ARM GAS  /tmp/ccpbVaEU.s 			page 196


 6928              	.LVL505:
 6929              	.L258:
 706:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****       return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 6930              		.loc 4 706 0
 6931 04fa 1F9B     		ldr	r3, [sp, #124]
 6932 04fc 15A9     		add	r1, sp, #84
 6933              	.LVL506:
 6934 04fe 1CA8     		add	r0, sp, #112
 6935              	.LBE4129:
 6936              	.LBE4128:
 308:../mculib3/src/modbus_slave.h **** 		reaction (first_reg + i);
 6937              		.loc 3 308 0
 6938 0500 0135     		adds	r5, r5, #1
 6939              	.LVL507:
 6940              	.LBB4131:
 6941              	.LBB4130:
 6942              		.loc 4 706 0
 6943 0502 9847     		blx	r3
 6944              	.LVL508:
 6945              	.LBE4130:
 6946              	.LBE4131:
 308:../mculib3/src/modbus_slave.h **** 		reaction (first_reg + i);
 6947              		.loc 3 308 0
 6948 0504 ADB2     		uxth	r5, r5
 6949              	.LVL509:
 6950 0506 ECE7     		b	.L248
 6951              	.LVL510:
 6952              	.L257:
 6953              	.LBE4127:
 6954              	.LBB4132:
 6955              	.LBB4133:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
 6956              		.loc 11 10 0
 6957 0508 0022     		movs	r2, #0
 6958 050a 2369     		ldr	r3, [r4, #16]
 6959              	.LBE4133:
 6960              	.LBE4132:
 312:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 6961              		.loc 3 312 0
 6962 050c 2069     		ldr	r0, [r4, #16]
 6963              	.LBB4135:
 6964              	.LBB4134:
  10:../mculib3/src/net_buffer.h ****    void clear() { begin_i = 0; end_i = 0; }
 6965              		.loc 11 10 0
 6966 050e FC33     		adds	r3, r3, #252
 6967 0510 5A60     		str	r2, [r3, #4]
 6968 0512 9A60     		str	r2, [r3, #8]
 6969              	.LVL511:
 6970              	.LBE4134:
 6971              	.LBE4135:
 312:../mculib3/src/modbus_slave.h **** 	auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 6972              		.loc 3 312 0
 6973 0514 631D     		adds	r3, r4, #5
 6974 0516 D97F     		ldrb	r1, [r3, #31]
 6975 0518 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6976              	.LVL512:
 6977 051c A31D     		adds	r3, r4, #6
ARM GAS  /tmp/ccpbVaEU.s 			page 197


 6978 051e D97F     		ldrb	r1, [r3, #31]
 6979 0520 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 6980              	.LVL513:
 6981 0524 E18C     		ldrh	r1, [r4, #38]
 6982 0526 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 6983              	.LVL514:
 6984 052a 618D     		ldrh	r1, [r4, #42]
 6985 052c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 6986              	.LVL515:
 313:../mculib3/src/modbus_slave.h **** 	uart.buffer << low_ << high_;
 6987              		.loc 3 313 0
 6988 0530 2169     		ldr	r1, [r4, #16]
 6989 0532 14A8     		add	r0, sp, #80
 6990              	.LBB4136:
 6991              	.LBB4137:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 6992              		.loc 11 12 0
 6993 0534 0B00     		movs	r3, r1
 6994 0536 FC33     		adds	r3, r3, #252
 6995 0538 9A68     		ldr	r2, [r3, #8]
 6996              	.LBE4137:
 6997              	.LBE4136:
 6998              	.LBB4139:
 6999              	.LBB4140:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 7000              		.loc 11 11 0
 7001 053a 5B68     		ldr	r3, [r3, #4]
 7002              	.LBE4140:
 7003              	.LBE4139:
 7004              	.LBB4142:
 7005              	.LBB4138:
  12:../mculib3/src/net_buffer.h ****    auto end()   { return base().begin() + end_i; }
 7006              		.loc 11 12 0
 7007 053c 8A18     		adds	r2, r1, r2
 7008              	.LBE4138:
 7009              	.LBE4142:
 7010              	.LBB4143:
 7011              	.LBB4141:
  11:../mculib3/src/net_buffer.h ****    auto begin() { return base().begin() + begin_i; }
 7012              		.loc 11 11 0
 7013 053e C918     		adds	r1, r1, r3
 7014              	.LBE4141:
 7015              	.LBE4143:
 313:../mculib3/src/modbus_slave.h **** 	uart.buffer << low_ << high_;
 7016              		.loc 3 313 0
 7017 0540 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 7018              	.LVL516:
 314:../mculib3/src/modbus_slave.h **** 	uart.transmit();
 7019              		.loc 3 314 0
 7020 0544 14AB     		add	r3, sp, #80
 7021 0546 5978     		ldrb	r1, [r3, #1]
 7022 0548 2069     		ldr	r0, [r4, #16]
 7023 054a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 7024              	.LVL517:
 7025 054e 14AB     		add	r3, sp, #80
 7026 0550 1978     		ldrb	r1, [r3]
 7027 0552 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
ARM GAS  /tmp/ccpbVaEU.s 			page 198


 7028              	.LVL518:
 315:../mculib3/src/modbus_slave.h **** }
 7029              		.loc 3 315 0
 7030 0556 2069     		ldr	r0, [r4, #16]
 7031 0558 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 7032              	.LVL519:
 7033              	.L259:
 7034              	.LBE4144:
 7035              	.LBE4146:
 7036              	.LBB4147:
 7037              	.LBB4148:
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/std_function.h ****     : public _Maybe_unary_or_binary_function<_Res, _ArgTypes...>,
 7038              		.loc 4 389 0
 7039 055c 1CA8     		add	r0, sp, #112
 7040 055e FFF7FEFF 		bl	_ZNSt14_Function_baseD2Ev
 7041              	.LVL520:
 7042 0562 2DE6     		b	.L231
 7043              	.L272:
 7044              	.LBE4148:
 7045              	.LBE4147:
 227:../mculib3/src/modbus_slave.h **** }
 7046              		.loc 3 227 0
 7047 0564 2000     		movs	r0, r4
 7048 0566 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 7049              	.LVL521:
 7050 056a 29E6     		b	.L231
 7051              	.L278:
 7052              		.align	2
 7053              	.L277:
 7054 056c 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 7055 0570 26000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 7056 0574 2A000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 7057 0578 2E000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9
 7058              	.LBE4152:
 7059              	.LBE4183:
 7060              	.LBE4025:
 7061              		.cfi_endproc
 7062              	.LFE3680:
 7064              		.section	.text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv,"ax",%progbits
 7065              		.align	1
 7066              		.syntax unified
 7067              		.code	16
 7068              		.thumb_func
 7069              		.fpu softvfp
 7071              	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:
 7072              	.LFB4596:
 152:src/main.cpp  **** 
 153:src/main.cpp  ****       __WFI();
 154:src/main.cpp  **** 
 155:src/main.cpp  ****    } //while
 156:src/main.cpp  **** }...
 7073              		.loc 15 156 0
 7074              		.cfi_startproc
 7075              		@ args = 0, pretend = 0, frame = 0
 7076              		@ frame_needed = 0, uses_anonymous_args = 0
 7077              		@ link register save eliminated.
 7078              	.LVL522:
ARM GAS  /tmp/ccpbVaEU.s 			page 199


 7079              	.LBB4223:
 7080              	.LBB4224:
 7081              	.LBB4225:
 7082              	.LBB4226:
 7083              	.LBB4227:
 7084              	.LBB4228:
 7085              	.LBB4229:
  12:../mculib3/src/list.h **** {
 7086              		.loc 8 12 0
 7087 0000 0023     		movs	r3, #0
 7088 0002 154A     		ldr	r2, .L280
 7089              	.LBE4229:
 7090              	.LBE4228:
 7091              	.LBE4227:
 7092              	.LBB4232:
 7093              	.LBB4233:
 7094              	.LBB4234:
 7095              	.LBB4235:
 7096              		.file 22 "../mculib3/src/periph/systick.h"
   1:../mculib3/src/periph/systick.h **** #pragma once
   2:../mculib3/src/periph/systick.h **** #define PERIPH_SYSTICK_H_
   3:../mculib3/src/periph/systick.h **** 
   4:../mculib3/src/periph/systick.h **** #include "periph.h"
   5:../mculib3/src/periph/systick.h **** #include "bits_systick_f0_f4.h"
   6:../mculib3/src/periph/systick.h **** 
   7:../mculib3/src/periph/systick.h **** 
   8:../mculib3/src/periph/systick.h **** 
   9:../mculib3/src/periph/systick.h **** namespace mcu {
  10:../mculib3/src/periph/systick.h **** 
  11:../mculib3/src/periph/systick.h **** 
  12:../mculib3/src/periph/systick.h **** class SysTick {
  13:../mculib3/src/periph/systick.h **** protected:
  14:../mculib3/src/periph/systick.h ****    volatile SysTick_bits::CTRL     CTRL;  // Offset: 0x000 (R/W)  SysTick Control and Status Regist
  15:../mculib3/src/periph/systick.h ****    volatile uint32_t               LOAD;  // Offset: 0x004 (R/W)  SysTick Reload Value Register
  16:../mculib3/src/periph/systick.h ****    volatile uint32_t               VAL;   // Offset: 0x008 (R/W)  SysTick Current Value Register
  17:../mculib3/src/periph/systick.h ****    volatile SysTick_bits::CALIB    CALIB; // Offset: 0x00C (R/ )  SysTick Calibration Register
  18:../mculib3/src/periph/systick.h **** public:
  19:../mculib3/src/periph/systick.h ****    using Clock = SysTick_bits::CTRL::Clock;
  20:../mculib3/src/periph/systick.h ****    
  21:../mculib3/src/periph/systick.h ****    void load (uint32_t v)   { LOAD = v; }
 7097              		.loc 22 21 0
 7098 0004 1549     		ldr	r1, .L280+4
 7099              	.LBE4235:
 7100              	.LBE4234:
 7101              	.LBE4233:
 7102              	.LBE4232:
 7103              	.LBB4252:
 7104              	.LBB4231:
 7105              	.LBB4230:
  12:../mculib3/src/list.h **** {
 7106              		.loc 8 12 0
 7107 0006 1360     		str	r3, [r2]
 7108 0008 5360     		str	r3, [r2, #4]
 7109              	.LVL523:
 7110              	.LBE4230:
 7111              	.LBE4231:
 7112              	.LBE4252:
ARM GAS  /tmp/ccpbVaEU.s 			page 200


 7113              	.LBB4253:
 7114              	.LBB4250:
 7115              	.LBB4238:
 7116              	.LBB4236:
 7117              		.loc 22 21 0
 7118 000a 154A     		ldr	r2, .L280+8
 7119              	.LBE4236:
 7120              	.LBE4238:
 7121              	.LBE4250:
 7122              	.LBE4253:
 7123              	.LBE4226:
 7124              	.LBE4225:
 7125              	.LBE4224:
 7126              	.LBE4223:
 7127              		.loc 15 156 0
 7128              		@ sp needed
 7129              	.LBB4276:
 7130              	.LBB4275:
 7131              	.LBB4256:
 7132              	.LBB4255:
 7133              	.LBB4254:
 7134              	.LBB4251:
 7135              	.LBB4239:
 7136              	.LBB4237:
 7137              		.loc 22 21 0
 7138 000c 5160     		str	r1, [r2, #4]
 7139              	.LVL524:
 7140              	.LBE4237:
 7141              	.LBE4239:
 7142              	.LBB4240:
 7143              	.LBB4241:
  22:../mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
  23:../mculib3/src/periph/systick.h ****    void setSource (Clock v) { CTRL.CLKSOURCE = v; }
 7144              		.loc 22 23 0
 7145 000e 0421     		movs	r1, #4
 7146              	.LBE4241:
 7147              	.LBE4240:
 7148              	.LBB4243:
 7149              	.LBB4244:
  22:../mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
 7150              		.loc 22 22 0
 7151 0010 9360     		str	r3, [r2, #8]
 7152              	.LVL525:
 7153              	.LBE4244:
 7154              	.LBE4243:
 7155              	.LBB4245:
 7156              	.LBB4242:
 7157              		.loc 22 23 0
 7158 0012 1068     		ldr	r0, [r2]
 7159 0014 0143     		orrs	r1, r0
 7160 0016 1160     		str	r1, [r2]
 7161              	.LVL526:
 7162              	.LBE4242:
 7163              	.LBE4245:
 7164              	.LBB4246:
 7165              	.LBB4247:
  24:../mculib3/src/periph/systick.h ****    void enableInterrupt()   { CTRL.TICKINT = true; }
ARM GAS  /tmp/ccpbVaEU.s 			page 201


 7166              		.loc 22 24 0
 7167 0018 0221     		movs	r1, #2
 7168 001a 1068     		ldr	r0, [r2]
 7169 001c 0143     		orrs	r1, r0
 7170 001e 1160     		str	r1, [r2]
 7171              	.LVL527:
 7172              	.LBE4247:
 7173              	.LBE4246:
 7174              	.LBB4248:
 7175              	.LBB4249:
  25:../mculib3/src/periph/systick.h ****    void enable()            { CTRL.ENABLE = true; }
 7176              		.loc 22 25 0
 7177 0020 0121     		movs	r1, #1
 7178 0022 1068     		ldr	r0, [r2]
 7179 0024 0143     		orrs	r1, r0
 7180 0026 1160     		str	r1, [r2]
 7181              	.LVL528:
 7182              	.LBE4249:
 7183              	.LBE4248:
 7184              	.LBE4251:
 7185              	.LBE4254:
 7186              	.LBE4255:
 7187              	.LBE4256:
 7188              	.LBB4257:
 7189              	.LBB4258:
 7190              	.LBB4259:
  24:../mculib3/src/interrupt.h **** 
 7191              		.loc 5 24 0
 7192 0028 1B21     		movs	r1, #27
 7193 002a 0E4A     		ldr	r2, .L280+12
 7194 002c 1171     		strb	r1, [r2, #4]
 7195              	.LVL529:
 7196 002e 1360     		str	r3, [r2]
 7197              	.LBE4259:
 7198              	.LBE4258:
 7199              	.LBE4257:
 7200              	.LBB4260:
 7201              	.LBB4261:
 7202              	.LBB4262:
 7203 0030 0D4A     		ldr	r2, .L280+16
 7204 0032 1239     		subs	r1, r1, #18
 7205 0034 1171     		strb	r1, [r2, #4]
 7206              	.LVL530:
 7207 0036 1360     		str	r3, [r2]
 7208              	.LBE4262:
 7209              	.LBE4261:
 7210              	.LBE4260:
 7211              	.LBB4263:
 7212              	.LBB4264:
 7213              	.LBB4265:
 7214 0038 0C4A     		ldr	r2, .L280+20
 7215 003a 0131     		adds	r1, r1, #1
 7216 003c 1171     		strb	r1, [r2, #4]
 7217              	.LVL531:
 7218 003e 1360     		str	r3, [r2]
 7219              	.LBE4265:
 7220              	.LBE4264:
ARM GAS  /tmp/ccpbVaEU.s 			page 202


 7221              	.LBE4263:
 7222              	.LBB4266:
 7223              	.LBB4267:
 7224              	.LBB4268:
 7225 0040 0B4A     		ldr	r2, .L280+24
 7226 0042 1171     		strb	r1, [r2, #4]
 7227              	.LVL532:
 7228 0044 1360     		str	r3, [r2]
 7229              	.LBE4268:
 7230              	.LBE4267:
 7231              	.LBE4266:
 7232              	.LBB4269:
 7233              	.LBB4270:
 7234              	.LBB4271:
 7235 0046 0B4A     		ldr	r2, .L280+28
 7236 0048 0131     		adds	r1, r1, #1
 7237 004a 1360     		str	r3, [r2]
 7238 004c 1171     		strb	r1, [r2, #4]
 7239              	.LVL533:
 7240              	.LBE4271:
 7241              	.LBE4270:
 7242              	.LBE4269:
 7243              	.LBB4272:
 7244              	.LBB4273:
 7245              	.LBB4274:
 7246 004e 0A4A     		ldr	r2, .L280+32
 7247 0050 1360     		str	r3, [r2]
 7248 0052 1171     		strb	r1, [r2, #4]
 7249              	.LVL534:
 7250              	.LBE4274:
 7251              	.LBE4273:
 7252              	.LBE4272:
 7253              	.LBE4275:
 7254              	.LBE4276:
 7255              		.loc 15 156 0
 7256 0054 7047     		bx	lr
 7257              	.L281:
 7258 0056 C046     		.align	2
 7259              	.L280:
 7260 0058 00000000 		.word	.LANCHOR0
 7261 005c 7FBB0000 		.word	47999
 7262 0060 10E000E0 		.word	-536813552
 7263 0064 00000000 		.word	.LANCHOR5
 7264 0068 00000000 		.word	.LANCHOR2
 7265 006c 00000000 		.word	.LANCHOR3
 7266 0070 00000000 		.word	.LANCHOR4
 7267 0074 00000000 		.word	.LANCHOR10
 7268 0078 00000000 		.word	.LANCHOR11
 7269              		.cfi_endproc
 7270              	.LFE4596:
 7272              		.section	.init_array,"aw",%init_array
 7273              		.align	2
 7274 0000 00000000 		.word	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv(target1)
 7275              		.global	_ZTV5Timer
 7276              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 7277              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 7278              		.align	2
ARM GAS  /tmp/ccpbVaEU.s 			page 203


 7281              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:
 7282 0000 00000000 		.space	4
 7283              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 7284              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 7285              		.align	2
 7288              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:
 7289 0000 00000000 		.space	8
 7289      00000000 
 7290              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 7291              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 7292              		.align	2
 7295              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:
 7296 0000 00000000 		.space	4
 7297              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 7298              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 7299              		.align	2
 7302              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:
 7303 0000 00000000 		.space	8
 7303      00000000 
 7304              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 7305              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7306              		.align	2
 7309              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:
 7310 0000 00000000 		.space	4
 7311              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 7312              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7313              		.align	2
 7316              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:
 7317 0000 00000000 		.space	8
 7317      00000000 
 7318              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 7319              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7320              		.align	2
 7323              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:
 7324 0000 00000000 		.space	4
 7325              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 7326              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7327              		.align	2
 7330              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:
 7331 0000 00000000 		.space	8
 7331      00000000 
 7332              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 7333              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7334              		.align	2
 7337              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:
 7338 0000 00000000 		.space	4
 7339              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 7340              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7341              		.align	2
 7344              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:
 7345 0000 00000000 		.space	8
 7345      00000000 
 7346              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 7347              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7348              		.align	2
 7351              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:
 7352 0000 00000000 		.space	4
ARM GAS  /tmp/ccpbVaEU.s 			page 204


 7353              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 7354              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7355              		.align	2
 7358              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:
 7359 0000 00000000 		.space	8
 7359      00000000 
 7360              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 7361              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7362              		.align	2
 7365              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 7366 0000 00000000 		.space	4
 7367              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 7368              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7369              		.align	2
 7372              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 7373 0000 00000000 		.space	8
 7373      00000000 
 7374              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 7375              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 7376              		.align	2
 7379              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 7380 0000 00000000 		.space	4
 7381              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 7382              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 7383              		.align	2
 7386              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 7387 0000 00000000 		.space	8
 7387      00000000 
 7388              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 7389              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 7390              		.align	2
 7393              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 7394 0000 00000000 		.space	4
 7395              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 7396              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 7397              		.align	2
 7400              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 7401 0000 00000000 		.space	8
 7401      00000000 
 7402              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 7403              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 7404              		.align	2
 7407              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 7408 0000 00000000 		.space	4
 7409              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 7410              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 7411              		.align	2
 7414              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 7415 0000 00000000 		.space	8
 7415      00000000 
 7416              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 7417              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin,"awG",%
 7418              		.align	2
 7421              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:
 7422 0000 00000000 		.space	4
 7423              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 7424              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin,"awG",%no
ARM GAS  /tmp/ccpbVaEU.s 			page 205


 7425              		.align	2
 7428              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:
 7429 0000 00000000 		.space	8
 7429      00000000 
 7430              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 7431              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7432              		.align	2
 7435              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:
 7436 0000 00000000 		.space	4
 7437              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 7438              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7439              		.align	2
 7442              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:
 7443 0000 00000000 		.space	8
 7443      00000000 
 7444              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 7445              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7446              		.align	2
 7449              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:
 7450 0000 00000000 		.space	4
 7451              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 7452              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7453              		.align	2
 7456              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:
 7457 0000 00000000 		.space	8
 7457      00000000 
 7458              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 7459              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7460              		.align	2
 7463              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 7464 0000 00000000 		.space	4
 7465              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 7466              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7467              		.align	2
 7470              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 7471 0000 00000000 		.space	8
 7471      00000000 
 7472              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 7473              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7474              		.align	2
 7477              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 7478 0000 00000000 		.space	4
 7479              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 7480              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7481              		.align	2
 7484              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 7485 0000 00000000 		.space	8
 7485      00000000 
 7486              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 7487              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7488              		.align	2
 7491              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 7492 0000 00000000 		.space	4
 7493              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 7494              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7495              		.align	2
 7498              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
ARM GAS  /tmp/ccpbVaEU.s 			page 206


 7499 0000 00000000 		.space	8
 7499      00000000 
 7500              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 7501              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7502              		.align	2
 7505              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 7506 0000 00000000 		.space	4
 7507              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 7508              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7509              		.align	2
 7512              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 7513 0000 00000000 		.space	8
 7513      00000000 
 7514              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 7515              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7516              		.align	2
 7519              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 7520 0000 00000000 		.space	4
 7521              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 7522              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7523              		.align	2
 7526              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 7527 0000 00000000 		.space	8
 7527      00000000 
 7528              		.weak	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_
 7529              		.section	.bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi1
 7530              		.align	2
 7533              	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1E
 7534 0000 00000000 		.space	4
 7535              		.weak	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_IL
 7536              		.section	.bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10E
 7537              		.align	2
 7540              	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi
 7541 0000 00000000 		.space	300
 7541      00000000 
 7541      00000000 
 7541      00000000 
 7541      00000000 
 7542              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
 7543              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 7544              		.align	2
 7547              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:
 7548 0000 00000000 		.space	4
 7549              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
 7550              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 7551              		.align	2
 7554              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:
 7555 0000 00000000 		.space	8
 7555      00000000 
 7556              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
 7557              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin,"awG",%
 7558              		.align	2
 7561              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:
 7562 0000 00000000 		.space	4
 7563              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
 7564              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin,"awG",%no
 7565              		.align	2
ARM GAS  /tmp/ccpbVaEU.s 			page 207


 7568              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:
 7569 0000 00000000 		.space	8
 7569      00000000 
 7570              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
 7571              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 7572              		.align	2
 7575              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:
 7576 0000 00000000 		.space	4
 7577              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
 7578              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 7579              		.align	2
 7582              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:
 7583 0000 00000000 		.space	8
 7583      00000000 
 7584              		.global	interrupt_DMA1_channel5
 7585              		.global	interrupt_DMA1_channel4
 7586              		.global	interrupt_DMA1_channel3
 7587              		.global	interrupt_DMA1_channel2
 7588              		.global	interrupt_DMA1_channel1
 7589              		.global	interrupt_usart1
 7590              		.global	tickUpdater
 7591              		.section	.bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_
 7592              		.align	2
 7593              		.set	.LANCHOR6,. + 0
 7596              	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS
 7597 0000 00000000 		.space	4
 7598              		.section	.bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 7599              		.align	2
 7602              	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_
 7603 0000 00000000 		.space	128
 7603      00000000 
 7603      00000000 
 7603      00000000 
 7603      00000000 
 7604              		.section	.bss._ZZZ4mainENKUltE_clEtE7unblock,"aw",%nobits
 7605              		.set	.LANCHOR1,. + 0
 7608              	_ZZZ4mainENKUltE_clEtE7unblock:
 7609 0000 00       		.space	1
 7610              		.section	.bss.interrupt_DMA1_channel1,"aw",%nobits
 7611              		.align	2
 7612              		.set	.LANCHOR2,. + 0
 7615              	interrupt_DMA1_channel1:
 7616 0000 00000000 		.space	8
 7616      00000000 
 7617              		.section	.bss.interrupt_DMA1_channel2,"aw",%nobits
 7618              		.align	2
 7619              		.set	.LANCHOR3,. + 0
 7622              	interrupt_DMA1_channel2:
 7623 0000 00000000 		.space	8
 7623      00000000 
 7624              		.section	.bss.interrupt_DMA1_channel3,"aw",%nobits
 7625              		.align	2
 7626              		.set	.LANCHOR4,. + 0
 7629              	interrupt_DMA1_channel3:
 7630 0000 00000000 		.space	8
 7630      00000000 
 7631              		.section	.bss.interrupt_DMA1_channel4,"aw",%nobits
ARM GAS  /tmp/ccpbVaEU.s 			page 208


 7632              		.align	2
 7633              		.set	.LANCHOR10,. + 0
 7636              	interrupt_DMA1_channel4:
 7637 0000 00000000 		.space	8
 7637      00000000 
 7638              		.section	.bss.interrupt_DMA1_channel5,"aw",%nobits
 7639              		.align	2
 7640              		.set	.LANCHOR11,. + 0
 7643              	interrupt_DMA1_channel5:
 7644 0000 00000000 		.space	8
 7644      00000000 
 7645              		.section	.bss.interrupt_usart1,"aw",%nobits
 7646              		.align	2
 7647              		.set	.LANCHOR5,. + 0
 7650              	interrupt_usart1:
 7651 0000 00000000 		.space	8
 7651      00000000 
 7652              		.section	.bss.tickUpdater,"aw",%nobits
 7653              		.align	2
 7654              		.set	.LANCHOR0,. + 0
 7657              	tickUpdater:
 7658 0000 00000000 		.space	8
 7658      00000000 
 7659              		.section	.rodata._ZL13crc_low_table,"a",%progbits
 7662              	_ZL13crc_low_table:
 7663 0000 00       		.byte	0
 7664 0001 C1       		.byte	-63
 7665 0002 81       		.byte	-127
 7666 0003 40       		.byte	64
 7667 0004 01       		.byte	1
 7668 0005 C0       		.byte	-64
 7669 0006 80       		.byte	-128
 7670 0007 41       		.byte	65
 7671 0008 01       		.byte	1
 7672 0009 C0       		.byte	-64
 7673 000a 80       		.byte	-128
 7674 000b 41       		.byte	65
 7675 000c 00       		.byte	0
 7676 000d C1       		.byte	-63
 7677 000e 81       		.byte	-127
 7678 000f 40       		.byte	64
 7679 0010 01       		.byte	1
 7680 0011 C0       		.byte	-64
 7681 0012 80       		.byte	-128
 7682 0013 41       		.byte	65
 7683 0014 00       		.byte	0
 7684 0015 C1       		.byte	-63
 7685 0016 81       		.byte	-127
 7686 0017 40       		.byte	64
 7687 0018 00       		.byte	0
 7688 0019 C1       		.byte	-63
 7689 001a 81       		.byte	-127
 7690 001b 40       		.byte	64
 7691 001c 01       		.byte	1
 7692 001d C0       		.byte	-64
 7693 001e 80       		.byte	-128
 7694 001f 41       		.byte	65
ARM GAS  /tmp/ccpbVaEU.s 			page 209


 7695 0020 01       		.byte	1
 7696 0021 C0       		.byte	-64
 7697 0022 80       		.byte	-128
 7698 0023 41       		.byte	65
 7699 0024 00       		.byte	0
 7700 0025 C1       		.byte	-63
 7701 0026 81       		.byte	-127
 7702 0027 40       		.byte	64
 7703 0028 00       		.byte	0
 7704 0029 C1       		.byte	-63
 7705 002a 81       		.byte	-127
 7706 002b 40       		.byte	64
 7707 002c 01       		.byte	1
 7708 002d C0       		.byte	-64
 7709 002e 80       		.byte	-128
 7710 002f 41       		.byte	65
 7711 0030 00       		.byte	0
 7712 0031 C1       		.byte	-63
 7713 0032 81       		.byte	-127
 7714 0033 40       		.byte	64
 7715 0034 01       		.byte	1
 7716 0035 C0       		.byte	-64
 7717 0036 80       		.byte	-128
 7718 0037 41       		.byte	65
 7719 0038 01       		.byte	1
 7720 0039 C0       		.byte	-64
 7721 003a 80       		.byte	-128
 7722 003b 41       		.byte	65
 7723 003c 00       		.byte	0
 7724 003d C1       		.byte	-63
 7725 003e 81       		.byte	-127
 7726 003f 40       		.byte	64
 7727 0040 01       		.byte	1
 7728 0041 C0       		.byte	-64
 7729 0042 80       		.byte	-128
 7730 0043 41       		.byte	65
 7731 0044 00       		.byte	0
 7732 0045 C1       		.byte	-63
 7733 0046 81       		.byte	-127
 7734 0047 40       		.byte	64
 7735 0048 00       		.byte	0
 7736 0049 C1       		.byte	-63
 7737 004a 81       		.byte	-127
 7738 004b 40       		.byte	64
 7739 004c 01       		.byte	1
 7740 004d C0       		.byte	-64
 7741 004e 80       		.byte	-128
 7742 004f 41       		.byte	65
 7743 0050 00       		.byte	0
 7744 0051 C1       		.byte	-63
 7745 0052 81       		.byte	-127
 7746 0053 40       		.byte	64
 7747 0054 01       		.byte	1
 7748 0055 C0       		.byte	-64
 7749 0056 80       		.byte	-128
 7750 0057 41       		.byte	65
 7751 0058 01       		.byte	1
ARM GAS  /tmp/ccpbVaEU.s 			page 210


 7752 0059 C0       		.byte	-64
 7753 005a 80       		.byte	-128
 7754 005b 41       		.byte	65
 7755 005c 00       		.byte	0
 7756 005d C1       		.byte	-63
 7757 005e 81       		.byte	-127
 7758 005f 40       		.byte	64
 7759 0060 00       		.byte	0
 7760 0061 C1       		.byte	-63
 7761 0062 81       		.byte	-127
 7762 0063 40       		.byte	64
 7763 0064 01       		.byte	1
 7764 0065 C0       		.byte	-64
 7765 0066 80       		.byte	-128
 7766 0067 41       		.byte	65
 7767 0068 01       		.byte	1
 7768 0069 C0       		.byte	-64
 7769 006a 80       		.byte	-128
 7770 006b 41       		.byte	65
 7771 006c 00       		.byte	0
 7772 006d C1       		.byte	-63
 7773 006e 81       		.byte	-127
 7774 006f 40       		.byte	64
 7775 0070 01       		.byte	1
 7776 0071 C0       		.byte	-64
 7777 0072 80       		.byte	-128
 7778 0073 41       		.byte	65
 7779 0074 00       		.byte	0
 7780 0075 C1       		.byte	-63
 7781 0076 81       		.byte	-127
 7782 0077 40       		.byte	64
 7783 0078 00       		.byte	0
 7784 0079 C1       		.byte	-63
 7785 007a 81       		.byte	-127
 7786 007b 40       		.byte	64
 7787 007c 01       		.byte	1
 7788 007d C0       		.byte	-64
 7789 007e 80       		.byte	-128
 7790 007f 41       		.byte	65
 7791 0080 01       		.byte	1
 7792 0081 C0       		.byte	-64
 7793 0082 80       		.byte	-128
 7794 0083 41       		.byte	65
 7795 0084 00       		.byte	0
 7796 0085 C1       		.byte	-63
 7797 0086 81       		.byte	-127
 7798 0087 40       		.byte	64
 7799 0088 00       		.byte	0
 7800 0089 C1       		.byte	-63
 7801 008a 81       		.byte	-127
 7802 008b 40       		.byte	64
 7803 008c 01       		.byte	1
 7804 008d C0       		.byte	-64
 7805 008e 80       		.byte	-128
 7806 008f 41       		.byte	65
 7807 0090 00       		.byte	0
 7808 0091 C1       		.byte	-63
ARM GAS  /tmp/ccpbVaEU.s 			page 211


 7809 0092 81       		.byte	-127
 7810 0093 40       		.byte	64
 7811 0094 01       		.byte	1
 7812 0095 C0       		.byte	-64
 7813 0096 80       		.byte	-128
 7814 0097 41       		.byte	65
 7815 0098 01       		.byte	1
 7816 0099 C0       		.byte	-64
 7817 009a 80       		.byte	-128
 7818 009b 41       		.byte	65
 7819 009c 00       		.byte	0
 7820 009d C1       		.byte	-63
 7821 009e 81       		.byte	-127
 7822 009f 40       		.byte	64
 7823 00a0 00       		.byte	0
 7824 00a1 C1       		.byte	-63
 7825 00a2 81       		.byte	-127
 7826 00a3 40       		.byte	64
 7827 00a4 01       		.byte	1
 7828 00a5 C0       		.byte	-64
 7829 00a6 80       		.byte	-128
 7830 00a7 41       		.byte	65
 7831 00a8 01       		.byte	1
 7832 00a9 C0       		.byte	-64
 7833 00aa 80       		.byte	-128
 7834 00ab 41       		.byte	65
 7835 00ac 00       		.byte	0
 7836 00ad C1       		.byte	-63
 7837 00ae 81       		.byte	-127
 7838 00af 40       		.byte	64
 7839 00b0 01       		.byte	1
 7840 00b1 C0       		.byte	-64
 7841 00b2 80       		.byte	-128
 7842 00b3 41       		.byte	65
 7843 00b4 00       		.byte	0
 7844 00b5 C1       		.byte	-63
 7845 00b6 81       		.byte	-127
 7846 00b7 40       		.byte	64
 7847 00b8 00       		.byte	0
 7848 00b9 C1       		.byte	-63
 7849 00ba 81       		.byte	-127
 7850 00bb 40       		.byte	64
 7851 00bc 01       		.byte	1
 7852 00bd C0       		.byte	-64
 7853 00be 80       		.byte	-128
 7854 00bf 41       		.byte	65
 7855 00c0 00       		.byte	0
 7856 00c1 C1       		.byte	-63
 7857 00c2 81       		.byte	-127
 7858 00c3 40       		.byte	64
 7859 00c4 01       		.byte	1
 7860 00c5 C0       		.byte	-64
 7861 00c6 80       		.byte	-128
 7862 00c7 41       		.byte	65
 7863 00c8 01       		.byte	1
 7864 00c9 C0       		.byte	-64
 7865 00ca 80       		.byte	-128
ARM GAS  /tmp/ccpbVaEU.s 			page 212


 7866 00cb 41       		.byte	65
 7867 00cc 00       		.byte	0
 7868 00cd C1       		.byte	-63
 7869 00ce 81       		.byte	-127
 7870 00cf 40       		.byte	64
 7871 00d0 01       		.byte	1
 7872 00d1 C0       		.byte	-64
 7873 00d2 80       		.byte	-128
 7874 00d3 41       		.byte	65
 7875 00d4 00       		.byte	0
 7876 00d5 C1       		.byte	-63
 7877 00d6 81       		.byte	-127
 7878 00d7 40       		.byte	64
 7879 00d8 00       		.byte	0
 7880 00d9 C1       		.byte	-63
 7881 00da 81       		.byte	-127
 7882 00db 40       		.byte	64
 7883 00dc 01       		.byte	1
 7884 00dd C0       		.byte	-64
 7885 00de 80       		.byte	-128
 7886 00df 41       		.byte	65
 7887 00e0 01       		.byte	1
 7888 00e1 C0       		.byte	-64
 7889 00e2 80       		.byte	-128
 7890 00e3 41       		.byte	65
 7891 00e4 00       		.byte	0
 7892 00e5 C1       		.byte	-63
 7893 00e6 81       		.byte	-127
 7894 00e7 40       		.byte	64
 7895 00e8 00       		.byte	0
 7896 00e9 C1       		.byte	-63
 7897 00ea 81       		.byte	-127
 7898 00eb 40       		.byte	64
 7899 00ec 01       		.byte	1
 7900 00ed C0       		.byte	-64
 7901 00ee 80       		.byte	-128
 7902 00ef 41       		.byte	65
 7903 00f0 00       		.byte	0
 7904 00f1 C1       		.byte	-63
 7905 00f2 81       		.byte	-127
 7906 00f3 40       		.byte	64
 7907 00f4 01       		.byte	1
 7908 00f5 C0       		.byte	-64
 7909 00f6 80       		.byte	-128
 7910 00f7 41       		.byte	65
 7911 00f8 01       		.byte	1
 7912 00f9 C0       		.byte	-64
 7913 00fa 80       		.byte	-128
 7914 00fb 41       		.byte	65
 7915 00fc 00       		.byte	0
 7916 00fd C1       		.byte	-63
 7917 00fe 81       		.byte	-127
 7918 00ff 40       		.byte	64
 7919              		.section	.rodata._ZL14crc_high_table,"a",%progbits
 7922              	_ZL14crc_high_table:
 7923 0000 00       		.byte	0
 7924 0001 C0       		.byte	-64
ARM GAS  /tmp/ccpbVaEU.s 			page 213


 7925 0002 C1       		.byte	-63
 7926 0003 01       		.byte	1
 7927 0004 C3       		.byte	-61
 7928 0005 03       		.byte	3
 7929 0006 02       		.byte	2
 7930 0007 C2       		.byte	-62
 7931 0008 C6       		.byte	-58
 7932 0009 06       		.byte	6
 7933 000a 07       		.byte	7
 7934 000b C7       		.byte	-57
 7935 000c 05       		.byte	5
 7936 000d C5       		.byte	-59
 7937 000e C4       		.byte	-60
 7938 000f 04       		.byte	4
 7939 0010 CC       		.byte	-52
 7940 0011 0C       		.byte	12
 7941 0012 0D       		.byte	13
 7942 0013 CD       		.byte	-51
 7943 0014 0F       		.byte	15
 7944 0015 CF       		.byte	-49
 7945 0016 CE       		.byte	-50
 7946 0017 0E       		.byte	14
 7947 0018 0A       		.byte	10
 7948 0019 CA       		.byte	-54
 7949 001a CB       		.byte	-53
 7950 001b 0B       		.byte	11
 7951 001c C9       		.byte	-55
 7952 001d 09       		.byte	9
 7953 001e 08       		.byte	8
 7954 001f C8       		.byte	-56
 7955 0020 D8       		.byte	-40
 7956 0021 18       		.byte	24
 7957 0022 19       		.byte	25
 7958 0023 D9       		.byte	-39
 7959 0024 1B       		.byte	27
 7960 0025 DB       		.byte	-37
 7961 0026 DA       		.byte	-38
 7962 0027 1A       		.byte	26
 7963 0028 1E       		.byte	30
 7964 0029 DE       		.byte	-34
 7965 002a DF       		.byte	-33
 7966 002b 1F       		.byte	31
 7967 002c DD       		.byte	-35
 7968 002d 1D       		.byte	29
 7969 002e 1C       		.byte	28
 7970 002f DC       		.byte	-36
 7971 0030 14       		.byte	20
 7972 0031 D4       		.byte	-44
 7973 0032 D5       		.byte	-43
 7974 0033 15       		.byte	21
 7975 0034 D7       		.byte	-41
 7976 0035 17       		.byte	23
 7977 0036 16       		.byte	22
 7978 0037 D6       		.byte	-42
 7979 0038 D2       		.byte	-46
 7980 0039 12       		.byte	18
 7981 003a 13       		.byte	19
ARM GAS  /tmp/ccpbVaEU.s 			page 214


 7982 003b D3       		.byte	-45
 7983 003c 11       		.byte	17
 7984 003d D1       		.byte	-47
 7985 003e D0       		.byte	-48
 7986 003f 10       		.byte	16
 7987 0040 F0       		.byte	-16
 7988 0041 30       		.byte	48
 7989 0042 31       		.byte	49
 7990 0043 F1       		.byte	-15
 7991 0044 33       		.byte	51
 7992 0045 F3       		.byte	-13
 7993 0046 F2       		.byte	-14
 7994 0047 32       		.byte	50
 7995 0048 36       		.byte	54
 7996 0049 F6       		.byte	-10
 7997 004a F7       		.byte	-9
 7998 004b 37       		.byte	55
 7999 004c F5       		.byte	-11
 8000 004d 35       		.byte	53
 8001 004e 34       		.byte	52
 8002 004f F4       		.byte	-12
 8003 0050 3C       		.byte	60
 8004 0051 FC       		.byte	-4
 8005 0052 FD       		.byte	-3
 8006 0053 3D       		.byte	61
 8007 0054 FF       		.byte	-1
 8008 0055 3F       		.byte	63
 8009 0056 3E       		.byte	62
 8010 0057 FE       		.byte	-2
 8011 0058 FA       		.byte	-6
 8012 0059 3A       		.byte	58
 8013 005a 3B       		.byte	59
 8014 005b FB       		.byte	-5
 8015 005c 39       		.byte	57
 8016 005d F9       		.byte	-7
 8017 005e F8       		.byte	-8
 8018 005f 38       		.byte	56
 8019 0060 28       		.byte	40
 8020 0061 E8       		.byte	-24
 8021 0062 E9       		.byte	-23
 8022 0063 29       		.byte	41
 8023 0064 EB       		.byte	-21
 8024 0065 2B       		.byte	43
 8025 0066 2A       		.byte	42
 8026 0067 EA       		.byte	-22
 8027 0068 EE       		.byte	-18
 8028 0069 2E       		.byte	46
 8029 006a 2F       		.byte	47
 8030 006b EF       		.byte	-17
 8031 006c 2D       		.byte	45
 8032 006d ED       		.byte	-19
 8033 006e EC       		.byte	-20
 8034 006f 2C       		.byte	44
 8035 0070 E4       		.byte	-28
 8036 0071 24       		.byte	36
 8037 0072 25       		.byte	37
 8038 0073 E5       		.byte	-27
ARM GAS  /tmp/ccpbVaEU.s 			page 215


 8039 0074 27       		.byte	39
 8040 0075 E7       		.byte	-25
 8041 0076 E6       		.byte	-26
 8042 0077 26       		.byte	38
 8043 0078 22       		.byte	34
 8044 0079 E2       		.byte	-30
 8045 007a E3       		.byte	-29
 8046 007b 23       		.byte	35
 8047 007c E1       		.byte	-31
 8048 007d 21       		.byte	33
 8049 007e 20       		.byte	32
 8050 007f E0       		.byte	-32
 8051 0080 A0       		.byte	-96
 8052 0081 60       		.byte	96
 8053 0082 61       		.byte	97
 8054 0083 A1       		.byte	-95
 8055 0084 63       		.byte	99
 8056 0085 A3       		.byte	-93
 8057 0086 A2       		.byte	-94
 8058 0087 62       		.byte	98
 8059 0088 66       		.byte	102
 8060 0089 A6       		.byte	-90
 8061 008a A7       		.byte	-89
 8062 008b 67       		.byte	103
 8063 008c A5       		.byte	-91
 8064 008d 65       		.byte	101
 8065 008e 64       		.byte	100
 8066 008f A4       		.byte	-92
 8067 0090 6C       		.byte	108
 8068 0091 AC       		.byte	-84
 8069 0092 AD       		.byte	-83
 8070 0093 6D       		.byte	109
 8071 0094 AF       		.byte	-81
 8072 0095 6F       		.byte	111
 8073 0096 6E       		.byte	110
 8074 0097 AE       		.byte	-82
 8075 0098 AA       		.byte	-86
 8076 0099 6A       		.byte	106
 8077 009a 6B       		.byte	107
 8078 009b AB       		.byte	-85
 8079 009c 69       		.byte	105
 8080 009d A9       		.byte	-87
 8081 009e A8       		.byte	-88
 8082 009f 68       		.byte	104
 8083 00a0 78       		.byte	120
 8084 00a1 B8       		.byte	-72
 8085 00a2 B9       		.byte	-71
 8086 00a3 79       		.byte	121
 8087 00a4 BB       		.byte	-69
 8088 00a5 7B       		.byte	123
 8089 00a6 7A       		.byte	122
 8090 00a7 BA       		.byte	-70
 8091 00a8 BE       		.byte	-66
 8092 00a9 7E       		.byte	126
 8093 00aa 7F       		.byte	127
 8094 00ab BF       		.byte	-65
 8095 00ac 7D       		.byte	125
ARM GAS  /tmp/ccpbVaEU.s 			page 216


 8096 00ad BD       		.byte	-67
 8097 00ae BC       		.byte	-68
 8098 00af 7C       		.byte	124
 8099 00b0 B4       		.byte	-76
 8100 00b1 74       		.byte	116
 8101 00b2 75       		.byte	117
 8102 00b3 B5       		.byte	-75
 8103 00b4 77       		.byte	119
 8104 00b5 B7       		.byte	-73
 8105 00b6 B6       		.byte	-74
 8106 00b7 76       		.byte	118
 8107 00b8 72       		.byte	114
 8108 00b9 B2       		.byte	-78
 8109 00ba B3       		.byte	-77
 8110 00bb 73       		.byte	115
 8111 00bc B1       		.byte	-79
 8112 00bd 71       		.byte	113
 8113 00be 70       		.byte	112
 8114 00bf B0       		.byte	-80
 8115 00c0 50       		.byte	80
 8116 00c1 90       		.byte	-112
 8117 00c2 91       		.byte	-111
 8118 00c3 51       		.byte	81
 8119 00c4 93       		.byte	-109
 8120 00c5 53       		.byte	83
 8121 00c6 52       		.byte	82
 8122 00c7 92       		.byte	-110
 8123 00c8 96       		.byte	-106
 8124 00c9 56       		.byte	86
 8125 00ca 57       		.byte	87
 8126 00cb 97       		.byte	-105
 8127 00cc 55       		.byte	85
 8128 00cd 95       		.byte	-107
 8129 00ce 94       		.byte	-108
 8130 00cf 54       		.byte	84
 8131 00d0 9C       		.byte	-100
 8132 00d1 5C       		.byte	92
 8133 00d2 5D       		.byte	93
 8134 00d3 9D       		.byte	-99
 8135 00d4 5F       		.byte	95
 8136 00d5 9F       		.byte	-97
 8137 00d6 9E       		.byte	-98
 8138 00d7 5E       		.byte	94
 8139 00d8 5A       		.byte	90
 8140 00d9 9A       		.byte	-102
 8141 00da 9B       		.byte	-101
 8142 00db 5B       		.byte	91
 8143 00dc 99       		.byte	-103
 8144 00dd 59       		.byte	89
 8145 00de 58       		.byte	88
 8146 00df 98       		.byte	-104
 8147 00e0 88       		.byte	-120
 8148 00e1 48       		.byte	72
 8149 00e2 49       		.byte	73
 8150 00e3 89       		.byte	-119
 8151 00e4 4B       		.byte	75
 8152 00e5 8B       		.byte	-117
ARM GAS  /tmp/ccpbVaEU.s 			page 217


 8153 00e6 8A       		.byte	-118
 8154 00e7 4A       		.byte	74
 8155 00e8 4E       		.byte	78
 8156 00e9 8E       		.byte	-114
 8157 00ea 8F       		.byte	-113
 8158 00eb 4F       		.byte	79
 8159 00ec 8D       		.byte	-115
 8160 00ed 4D       		.byte	77
 8161 00ee 4C       		.byte	76
 8162 00ef 8C       		.byte	-116
 8163 00f0 44       		.byte	68
 8164 00f1 84       		.byte	-124
 8165 00f2 85       		.byte	-123
 8166 00f3 45       		.byte	69
 8167 00f4 87       		.byte	-121
 8168 00f5 47       		.byte	71
 8169 00f6 46       		.byte	70
 8170 00f7 86       		.byte	-122
 8171 00f8 82       		.byte	-126
 8172 00f9 42       		.byte	66
 8173 00fa 43       		.byte	67
 8174 00fb 83       		.byte	-125
 8175 00fc 41       		.byte	65
 8176 00fd 81       		.byte	-127
 8177 00fe 80       		.byte	-128
 8178 00ff 40       		.byte	64
 8179              		.section	.rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE,"a",%progbits
 8180              		.align	2
 8181              		.set	.LANCHOR7,. + 0
 8184              	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:
 8185 0000 00000000 		.word	0
 8186 0004 00000000 		.word	0
 8187 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
 8188              		.section	.rodata._ZTV5Timer,"a",%progbits
 8189              		.align	2
 8192              	_ZTV5Timer:
 8193 0000 00000000 		.word	0
 8194 0004 00000000 		.word	0
 8195 0008 00000000 		.word	_ZN5Timer6notifyEv
 8196              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE,"a",%progbit
 8197              		.align	2
 8198              		.set	.LANCHOR9,. + 0
 8201              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:
 8202 0000 00000000 		.word	0
 8203 0004 00000000 		.word	0
 8204 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
 8205              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE,"a",%progbi
 8206              		.align	2
 8207              		.set	.LANCHOR8,. + 0
 8210              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:
 8211 0000 00000000 		.word	0
 8212 0004 00000000 		.word	0
 8213 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
 8214              		.text
 8215              	.Letext0:
 8216              		.file 23 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8217              		.file 24 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
ARM GAS  /tmp/ccpbVaEU.s 			page 218


 8218              		.file 25 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8219              		.file 26 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8220              		.file 27 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8221              		.file 28 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8222              		.file 29 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8223              		.file 30 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8224              		.file 31 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8225              		.file 32 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8226              		.file 33 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8227              		.file 34 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8228              		.file 35 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8229              		.file 36 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8230              		.file 37 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8231              		.file 38 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8232              		.file 39 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8233              		.file 40 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8234              		.file 41 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8235              		.file 42 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8236              		.file 43 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8237              		.file 44 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8238              		.file 45 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8239              		.file 46 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8240              		.file 47 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8241              		.file 48 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8242              		.file 49 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8243              		.file 50 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8244              		.file 51 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8245              		.file 52 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8246              		.file 53 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8247              		.file 54 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8248              		.file 55 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8249              		.file 56 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 8250              		.file 57 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 8251              		.file 58 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_d
 8252              		.file 59 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdin
 8253              		.file 60 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h"
 8254              		.file 61 "../mculib3/STM32F0_files/stm32f030x6.h"
 8255              		.file 62 "<built-in>"
 8256              		.file 63 "../mculib3/src/periph/periph.h"
 8257              		.file 64 "../mculib3/src/bits/bits_rcc_f0.h"
 8258              		.file 65 "../mculib3/src/bits/bits_flash_f0.h"
 8259              		.file 66 "../mculib3/src/bits/bits_systick_f0_f4.h"
 8260              		.file 67 "../mculib3/src/bits/bits_usart_f0.h"
 8261              		.file 68 "../mculib3/src/bits/bits_gpio_f0_f4_f7.h"
 8262              		.file 69 "../mculib3/src/bits/bits_dma_f0.h"
 8263              		.file 70 "../mculib3/src/bits/bits_dma_stream_f0_f1.h"
 8264              		.file 71 "../mculib3/src/pins.h"
 8265              		.file 72 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h
 8266              		.file 73 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types
 8267              		.file 74 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.
 8268              		.file 75 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 8269              		.file 76 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wchar.h"
 8270              		.file 77 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/locale.h"
 8271              		.file 78 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/ctype.h"
 8272              		.file 79 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 8273              		.file 80 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h"
 8274              		.file 81 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/errno.
ARM GAS  /tmp/ccpbVaEU.s 			page 219


 8275              		.file 82 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wctype.h"
 8276              		.file 83 "../mculib3/src/meta.h"
 8277              		.file 84 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
 8278              		.file 85 "../mculib3/src/modbus_common.h"
 8279              		.file 86 "../mculib3/src/periph/init_clock_f0.h"
 8280              		.file 87 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
ARM GAS  /tmp/ccpbVaEU.s 			page 220


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccpbVaEU.s:16     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccpbVaEU.s:22     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccpbVaEU.s:47     .text.NVIC_EnableIRQ:0000000000000010 $d
     /tmp/ccpbVaEU.s:52     .text._ZN5Timer6notifyEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:59     .text._ZN5Timer6notifyEv:0000000000000000 _ZN5Timer6notifyEv
     /tmp/ccpbVaEU.s:81     .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:87     .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
     /tmp/ccpbVaEU.s:109    .text._ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation:0000000000000000 $t
     /tmp/ccpbVaEU.s:115    .text._ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation:0000000000000000 _ZNSt14_Function_base13_Base_managerIZ4mainEUltE_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation
     /tmp/ccpbVaEU.s:198    .text._ZN9Interrupt9interruptEv.isra.11:0000000000000000 $t
     /tmp/ccpbVaEU.s:204    .text._ZN9Interrupt9interruptEv.isra.11:0000000000000000 _ZN9Interrupt9interruptEv.isra.11
     /tmp/ccpbVaEU.s:241    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:248    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 _ZN3mcu5FLASH6unlockEv
     /tmp/ccpbVaEU.s:279    .text._ZN3mcu5FLASH6unlockEv:0000000000000010 $d
     /tmp/ccpbVaEU.s:285    .text._ZNSt14_Function_baseD2Ev:0000000000000000 $t
     /tmp/ccpbVaEU.s:292    .text._ZNSt14_Function_baseD2Ev:0000000000000000 _ZNSt14_Function_baseD2Ev
     /tmp/ccpbVaEU.s:292    .text._ZNSt14_Function_baseD2Ev:0000000000000000 _ZNSt14_Function_baseD1Ev
     /tmp/ccpbVaEU.s:332    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccpbVaEU.s:339    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccpbVaEU.s:393    .text.SysTick_Handler:0000000000000018 $d
     /tmp/ccpbVaEU.s:398    .text._ZN5Timer5eventEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:405    .text._ZN5Timer5eventEv:0000000000000000 _ZN5Timer5eventEv
     /tmp/ccpbVaEU.s:433    .text._ZN5Timer4doneEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:440    .text._ZN5Timer4doneEv:0000000000000000 _ZN5Timer4doneEv
     /tmp/ccpbVaEU.s:462    .text._ZN5Timer7isCountEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:469    .text._ZN5Timer7isCountEv:0000000000000000 _ZN5Timer7isCountEv
     /tmp/ccpbVaEU.s:486    .text._ZN5Timer10timePassedEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:493    .text._ZN5Timer10timePassedEv:0000000000000000 _ZN5Timer10timePassedEv
     /tmp/ccpbVaEU.s:510    .text._ZN5Timer8timeLeftEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:517    .text._ZN5Timer8timeLeftEv:0000000000000000 _ZN5Timer8timeLeftEv
     /tmp/ccpbVaEU.s:536    .text._ZN5Timer9isGreaterEm:0000000000000000 $t
     /tmp/ccpbVaEU.s:543    .text._ZN5Timer9isGreaterEm:0000000000000000 _ZN5Timer9isGreaterEm
     /tmp/ccpbVaEU.s:563    .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:570    .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 _ZN14TickSubscriber16tick_unsubscribeEv
     /tmp/ccpbVaEU.s:661    .text._ZN14TickSubscriber16tick_unsubscribeEv:000000000000003c $d
     /tmp/ccpbVaEU.s:671    .text._ZN5Timer4stopEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:678    .text._ZN5Timer4stopEv:0000000000000000 _ZN5Timer4stopEv
     /tmp/ccpbVaEU.s:705    .text._ZN5Timer5pauseEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:712    .text._ZN5Timer5pauseEv:0000000000000000 _ZN5Timer5pauseEv
     /tmp/ccpbVaEU.s:733    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:740    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 _ZN14TickSubscriber14tick_subscribeEv
     /tmp/ccpbVaEU.s:794    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000024 $d
     /tmp/ccpbVaEU.s:799    .text._ZN5Timer5startEm:0000000000000000 $t
     /tmp/ccpbVaEU.s:806    .text._ZN5Timer5startEm:0000000000000000 _ZN5Timer5startEm
     /tmp/ccpbVaEU.s:830    .text._ZN5Timer5startEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:837    .text._ZN5Timer5startEv:0000000000000000 _ZN5Timer5startEv
     /tmp/ccpbVaEU.s:858    .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:864    .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
     /tmp/ccpbVaEU.s:960    .text._ZN3Pin6is_setEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:967    .text._ZN3Pin6is_setEv:0000000000000000 _ZN3Pin6is_setEv
     /tmp/ccpbVaEU.s:1008   .text._ZN3PinaSEb:0000000000000000 $t
     /tmp/ccpbVaEU.s:1015   .text._ZN3PinaSEb:0000000000000000 _ZN3PinaSEb
     /tmp/ccpbVaEU.s:1071   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:0000000000000000 $t
     /tmp/ccpbVaEU.s:1077   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:0000000000000000 _ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj
     /tmp/ccpbVaEU.s:1109   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:0000000000000010 $d
ARM GAS  /tmp/ccpbVaEU.s 			page 221


     /tmp/ccpbVaEU.s:1273   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:00000000000000e8 $d
     /tmp/ccpbVaEU.s:1280   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $t
     /tmp/ccpbVaEU.s:1287   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 _ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
     /tmp/ccpbVaEU.s:1352   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:000000000000002e $d
     /tmp/ccpbVaEU.s:1361   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000036 $t
     /tmp/ccpbVaEU.s:1449   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000074 $d
     /tmp/ccpbVaEU.s:1458   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 $t
     /tmp/ccpbVaEU.s:1465   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
     /tmp/ccpbVaEU.s:1534   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 $t
     /tmp/ccpbVaEU.s:1541   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
     /tmp/ccpbVaEU.s:1571   .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1578   .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccpbVaEU.s:1618   .text.DMA1_Channel1_IRQHandler:0000000000000018 $d
     /tmp/ccpbVaEU.s:1624   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1631   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccpbVaEU.s:1688   .text.DMA1_Channel2_3_IRQHandler:0000000000000028 $d
     /tmp/ccpbVaEU.s:1695   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1702   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 DMA1_Channel4_5_IRQHandler
     /tmp/ccpbVaEU.s:1716   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1723   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
     /tmp/ccpbVaEU.s:1737   .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1744   .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/ccpbVaEU.s:1758   .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1765   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/ccpbVaEU.s:1779   .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1786   .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/ccpbVaEU.s:1800   .text.TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1807   .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
     /tmp/ccpbVaEU.s:1821   .text.TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1828   .text.TIM17_IRQHandler:0000000000000000 TIM17_IRQHandler
     /tmp/ccpbVaEU.s:1842   .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccpbVaEU.s:1849   .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccpbVaEU.s:1881   .text.USART1_IRQHandler:0000000000000014 $d
     /tmp/ccpbVaEU.s:1887   .text.init_clock:0000000000000000 $t
     /tmp/ccpbVaEU.s:1894   .text.init_clock:0000000000000000 init_clock
     /tmp/ccpbVaEU.s:2016   .text.init_clock:0000000000000058 $d
     /tmp/ccpbVaEU.s:2023   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDav:0000000000000000 $t
     /tmp/ccpbVaEU.s:2030   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDav:0000000000000000 _ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDav
     /tmp/ccpbVaEU.s:2709   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDav:00000000000001a8 $d
     /tmp/ccpbVaEU.s:7533   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart:0000000000000000 _ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart
     /tmp/ccpbVaEU.s:7575   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccpbVaEU.s:7582   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccpbVaEU.s:7561   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccpbVaEU.s:7568   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccpbVaEU.s:7547   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7554   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7540   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart:0000000000000000 _ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart
     /tmp/ccpbVaEU.s:2734   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:2741   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccpbVaEU.s:3449   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:00000000000001b4 $d
     /tmp/ccpbVaEU.s:7519   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7526   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7505   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7512   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7491   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7498   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7477   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
ARM GAS  /tmp/ccpbVaEU.s 			page 222


     /tmp/ccpbVaEU.s:7484   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7463   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7470   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7449   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7456   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7435   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7442   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7421   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:7428   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccpbVaEU.s:2741   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSI_EE6__typeEE6__typeEE4typeEv
     /tmp/ccpbVaEU.s:3477   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:3484   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccpbVaEU.s:4380   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:00000000000001d8 $d
     /tmp/ccpbVaEU.s:7414   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7407   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7393   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7400   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7379   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7386   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7365   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7372   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7351   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7358   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7337   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7344   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7323   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7330   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7309   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7316   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7295   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7302   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7281   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:7288   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccpbVaEU.s:3484   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSK_EE6__typeEE6__typeEE4typeEv
     /tmp/ccpbVaEU.s:4414   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:4421   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 _ZN10UART_sizedILj255EE7receiveEv
     /tmp/ccpbVaEU.s:4545   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:4551   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
     /tmp/ccpbVaEU.s:4598   .text._Z5CRC16IPhEDaT_S1_:0000000000000000 $t
     /tmp/ccpbVaEU.s:4605   .text._Z5CRC16IPhEDaT_S1_:0000000000000000 _Z5CRC16IPhEDaT_S1_
     /tmp/ccpbVaEU.s:4676   .text._Z5CRC16IPhEDaT_S1_:0000000000000020 $d
     /tmp/ccpbVaEU.s:7662   .rodata._ZL13crc_low_table:0000000000000000 _ZL13crc_low_table
     /tmp/ccpbVaEU.s:7922   .rodata._ZL14crc_high_table:0000000000000000 _ZL14crc_high_table
     /tmp/ccpbVaEU.s:4682   .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:4689   .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 _ZN10Net_bufferILj255EE9pop_frontEv
     /tmp/ccpbVaEU.s:4727   .text._ZN10Net_bufferILj255EElsEh:0000000000000000 $t
     /tmp/ccpbVaEU.s:4734   .text._ZN10Net_bufferILj255EElsEh:0000000000000000 _ZN10Net_bufferILj255EElsEh
     /tmp/ccpbVaEU.s:4762   .text._ZN10Net_bufferILj255EElsEt:0000000000000000 $t
     /tmp/ccpbVaEU.s:4769   .text._ZN10Net_bufferILj255EElsEt:0000000000000000 _ZN10Net_bufferILj255EElsEt
     /tmp/ccpbVaEU.s:4804   .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:4811   .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 _ZN10UART_sizedILj255EE8transmitEv
     /tmp/ccpbVaEU.s:4982   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 $t
     /tmp/ccpbVaEU.s:4988   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
     /tmp/ccpbVaEU.s:5134   .text._ZN10Net_bufferILj255EErsERt:0000000000000000 $t
     /tmp/ccpbVaEU.s:5141   .text._ZN10Net_bufferILj255EErsERt:0000000000000000 _ZN10Net_bufferILj255EErsERt
     /tmp/ccpbVaEU.s:5221   .text.startup.main:0000000000000000 $t
     /tmp/ccpbVaEU.s:5228   .text.startup.main:0000000000000000 main
ARM GAS  /tmp/ccpbVaEU.s 			page 223


     /tmp/ccpbVaEU.s:6639   .text.startup.main:00000000000003b0 $d
     /tmp/ccpbVaEU.s:7602   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccpbVaEU.s:6661   .text.startup.main:00000000000003f4 $t
     /tmp/ccpbVaEU.s:7054   .text.startup.main:000000000000056c $d
     /tmp/ccpbVaEU.s:7065   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccpbVaEU.s:7071   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 _GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv
     /tmp/ccpbVaEU.s:7260   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000058 $d
     /tmp/ccpbVaEU.s:7273   .init_array:0000000000000000 $d
     /tmp/ccpbVaEU.s:8192   .rodata._ZTV5Timer:0000000000000000 _ZTV5Timer
     /tmp/ccpbVaEU.s:7278   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7285   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7292   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7299   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7306   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7313   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7320   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7327   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7334   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7341   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7348   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7355   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7362   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7369   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7376   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7383   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7390   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7397   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7404   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7411   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7418   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7425   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7432   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7439   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7446   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7453   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7460   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7467   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7474   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7481   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7488   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7495   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7502   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7509   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7516   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7523   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7530   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccpbVaEU.s:7537   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi9EEENS4_ILS3_1ELi10EEENS4_ILS3_1ELi8EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccpbVaEU.s:7544   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7551   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7558   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7565   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi10EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7572   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7579   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccpbVaEU.s:7643   .bss.interrupt_DMA1_channel5:0000000000000000 interrupt_DMA1_channel5
     /tmp/ccpbVaEU.s:7636   .bss.interrupt_DMA1_channel4:0000000000000000 interrupt_DMA1_channel4
     /tmp/ccpbVaEU.s:7629   .bss.interrupt_DMA1_channel3:0000000000000000 interrupt_DMA1_channel3
     /tmp/ccpbVaEU.s:7622   .bss.interrupt_DMA1_channel2:0000000000000000 interrupt_DMA1_channel2
ARM GAS  /tmp/ccpbVaEU.s 			page 224


     /tmp/ccpbVaEU.s:7615   .bss.interrupt_DMA1_channel1:0000000000000000 interrupt_DMA1_channel1
     /tmp/ccpbVaEU.s:7650   .bss.interrupt_usart1:0000000000000000 interrupt_usart1
     /tmp/ccpbVaEU.s:7657   .bss.tickUpdater:0000000000000000 tickUpdater
     /tmp/ccpbVaEU.s:7592   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccpbVaEU.s:7596   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccpbVaEU.s:7599   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi9EEENS6_ILS5_1ELi10EEENS6_ILS5_1ELi8EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccpbVaEU.s:7608   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 _ZZZ4mainENKUltE_clEtE7unblock
     /tmp/ccpbVaEU.s:7609   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 $d
     /tmp/ccpbVaEU.s:7611   .bss.interrupt_DMA1_channel1:0000000000000000 $d
     /tmp/ccpbVaEU.s:7618   .bss.interrupt_DMA1_channel2:0000000000000000 $d
     /tmp/ccpbVaEU.s:7625   .bss.interrupt_DMA1_channel3:0000000000000000 $d
     /tmp/ccpbVaEU.s:7632   .bss.interrupt_DMA1_channel4:0000000000000000 $d
     /tmp/ccpbVaEU.s:7639   .bss.interrupt_DMA1_channel5:0000000000000000 $d
     /tmp/ccpbVaEU.s:7646   .bss.interrupt_usart1:0000000000000000 $d
     /tmp/ccpbVaEU.s:7653   .bss.tickUpdater:0000000000000000 $d
     /tmp/ccpbVaEU.s:8180   .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 $d
     /tmp/ccpbVaEU.s:8184   .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 _ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE
     /tmp/ccpbVaEU.s:8189   .rodata._ZTV5Timer:0000000000000000 $d
     /tmp/ccpbVaEU.s:8197   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 $d
     /tmp/ccpbVaEU.s:8201   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE
     /tmp/ccpbVaEU.s:8206   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 $d
     /tmp/ccpbVaEU.s:8210   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE
     /tmp/ccpbVaEU.s:1114   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:0000000000000015 $d
     /tmp/ccpbVaEU.s:1114   .text._ZNSt17_Function_handlerIFvjEZ4mainEUltE_E9_M_invokeERKSt9_Any_dataOj:0000000000000016 $t
                           .group:0000000000000000 _ZNSt14_Function_baseD5Ev

UNDEFINED SYMBOLS
_Znwj
_ZdlPvj
__gnu_thumb1_case_uqi
__aeabi_uidiv
__aeabi_idiv
memset
_ZSt25__throw_bad_function_callv
