Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 23 10:51:09 2021
| Host         : LAPTOP-8MH5598O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.297        0.000                      0                  159        0.158        0.000                      0                  159        2.633        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       94.297        0.000                      0                  159        0.158        0.000                      0                  159       49.500        0.000                       0                    74  
  clkfbout_clk_div                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       94.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.297ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.828ns (15.805%)  route 4.411ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.122     2.939    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    98.096    u_memory_w_r/CLK
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[0]/C
                         clock pessimism             -0.429    97.667    
                         clock uncertainty           -0.226    97.440    
    SLICE_X3Y121         FDCE (Setup_fdce_C_CE)      -0.205    97.235    u_memory_w_r/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         97.235    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 94.297    

Slack (MET) :             94.297ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.828ns (15.805%)  route 4.411ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.122     2.939    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    98.096    u_memory_w_r/CLK
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
                         clock pessimism             -0.429    97.667    
                         clock uncertainty           -0.226    97.440    
    SLICE_X3Y121         FDCE (Setup_fdce_C_CE)      -0.205    97.235    u_memory_w_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.235    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 94.297    

Slack (MET) :             94.297ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.828ns (15.805%)  route 4.411ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.122     2.939    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    98.096    u_memory_w_r/CLK
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[2]/C
                         clock pessimism             -0.429    97.667    
                         clock uncertainty           -0.226    97.440    
    SLICE_X3Y121         FDCE (Setup_fdce_C_CE)      -0.205    97.235    u_memory_w_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         97.235    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 94.297    

Slack (MET) :             94.297ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.828ns (15.805%)  route 4.411ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.122     2.939    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    98.096    u_memory_w_r/CLK
    SLICE_X3Y121         FDCE                                         r  u_memory_w_r/cnt_reg[3]/C
                         clock pessimism             -0.429    97.667    
                         clock uncertainty           -0.226    97.440    
    SLICE_X3Y121         FDCE (Setup_fdce_C_CE)      -0.205    97.235    u_memory_w_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         97.235    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 94.297    

Slack (MET) :             94.301ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.828ns (15.822%)  route 4.405ns (84.178%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.116     2.933    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.578    98.094    u_memory_w_r/CLK
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[4]/C
                         clock pessimism             -0.429    97.665    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y122         FDCE (Setup_fdce_C_CE)      -0.205    97.233    u_memory_w_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         97.234    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 94.301    

Slack (MET) :             94.301ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.828ns (15.822%)  route 4.405ns (84.178%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.116     2.933    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.578    98.094    u_memory_w_r/CLK
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[5]/C
                         clock pessimism             -0.429    97.665    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y122         FDCE (Setup_fdce_C_CE)      -0.205    97.233    u_memory_w_r/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         97.234    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 94.301    

Slack (MET) :             94.301ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.828ns (15.822%)  route 4.405ns (84.178%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.116     2.933    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.578    98.094    u_memory_w_r/CLK
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[6]/C
                         clock pessimism             -0.429    97.665    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y122         FDCE (Setup_fdce_C_CE)      -0.205    97.233    u_memory_w_r/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         97.234    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 94.301    

Slack (MET) :             94.301ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.828ns (15.822%)  route 4.405ns (84.178%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          1.116     2.933    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.578    98.094    u_memory_w_r/CLK
    SLICE_X3Y122         FDCE                                         r  u_memory_w_r/cnt_reg[7]/C
                         clock pessimism             -0.429    97.665    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y122         FDCE (Setup_fdce_C_CE)      -0.205    97.233    u_memory_w_r/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         97.234    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 94.301    

Slack (MET) :             94.437ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.248%)  route 4.268ns (83.752%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          0.979     2.796    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y123         FDCE                                         r  u_memory_w_r/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.577    98.093    u_memory_w_r/CLK
    SLICE_X3Y123         FDCE                                         r  u_memory_w_r/cnt_reg[10]/C
                         clock pessimism             -0.429    97.664    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y123         FDCE (Setup_fdce_C_CE)      -0.205    97.232    u_memory_w_r/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 94.437    

Slack (MET) :             94.437ns  (required time - arrival time)
  Source:                 u_memory_w_r/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.828ns (16.248%)  route 4.268ns (83.752%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.691    -2.300    u_memory_w_r/CLK
    SLICE_X3Y125         FDCE                                         r  u_memory_w_r/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  u_memory_w_r/cnt_reg[16]/Q
                         net (fo=2, routed)           1.027    -0.817    u_memory_w_r/cnt_reg[16]
    SLICE_X4Y125         LUT6 (Prop_lut6_I3_O)        0.124    -0.693 r  u_memory_w_r/led[15]_i_9/O
                         net (fo=1, routed)           0.984     0.291    u_memory_w_r/led[15]_i_9_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I1_O)        0.124     0.415 r  u_memory_w_r/led[15]_i_7/O
                         net (fo=29, routed)          1.278     1.693    u_memory_w_r/cnt_end__23
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.124     1.817 r  u_memory_w_r/cnt[0]_i_1/O
                         net (fo=25, routed)          0.979     2.796    u_memory_w_r/cnt[0]_i_1_n_0
    SLICE_X3Y123         FDCE                                         r  u_memory_w_r/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          1.577    98.093    u_memory_w_r/CLK
    SLICE_X3Y123         FDCE                                         r  u_memory_w_r/cnt_reg[11]/C
                         clock pessimism             -0.429    97.664    
                         clock uncertainty           -0.226    97.438    
    SLICE_X3Y123         FDCE (Setup_fdce_C_CE)      -0.205    97.232    u_memory_w_r/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 94.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_memory_w_r/eaflag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_memory_w_r/rflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.561    -0.490    u_memory_w_r/CLK
    SLICE_X9Y127         FDCE                                         r  u_memory_w_r/eaflag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  u_memory_w_r/eaflag_reg[1]/Q
                         net (fo=4, routed)           0.113    -0.235    u_memory_w_r/eaflag[1]
    SLICE_X8Y127         LUT2 (Prop_lut2_I1_O)        0.048    -0.187 r  u_memory_w_r/rflag_i_1/O
                         net (fo=1, routed)           0.000    -0.187    u_memory_w_r/rflag_i_1_n_0
    SLICE_X8Y127         FDCE                                         r  u_memory_w_r/rflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.828    -0.262    u_memory_w_r/CLK
    SLICE_X8Y127         FDCE                                         r  u_memory_w_r/rflag_reg/C
                         clock pessimism             -0.214    -0.477    
    SLICE_X8Y127         FDCE (Hold_fdce_C_D)         0.131    -0.346    u_memory_w_r/rflag_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.934%)  route 0.237ns (59.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  u_memory_w_r/addra_reg[2]/Q
                         net (fo=5, routed)           0.237    -0.091    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.872    -0.219    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.433    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.250    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.094%)  route 0.235ns (58.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  u_memory_w_r/addra_reg[2]/Q
                         net (fo=5, routed)           0.235    -0.092    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.869    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.436    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.253    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.316%)  route 0.243ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=7, routed)           0.243    -0.085    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.872    -0.219    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.433    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.250    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_memory_w_r/ena_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.889%)  route 0.152ns (48.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.561    -0.490    u_memory_w_r/CLK
    SLICE_X8Y127         FDCE                                         r  u_memory_w_r/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  u_memory_w_r/ena_reg/Q
                         net (fo=2, routed)           0.152    -0.173    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.869    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.436    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.340    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.471%)  route 0.241ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=7, routed)           0.241    -0.086    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.869    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.436    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.253    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_memory_w_r/dina_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.128ns (26.546%)  route 0.354ns (73.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.558    -0.493    u_memory_w_r/CLK
    SLICE_X9Y125         FDCE                                         r  u_memory_w_r/dina_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.128    -0.365 r  u_memory_w_r/dina_reg[12]/Q
                         net (fo=3, routed)           0.354    -0.010    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.869    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.436    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.242    -0.194    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.421%)  route 0.227ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.148    -0.344 r  u_memory_w_r/addra_reg[1]/Q
                         net (fo=6, routed)           0.227    -0.116    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.872    -0.219    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.433    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130    -0.303    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.421%)  route 0.227ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.559    -0.492    u_memory_w_r/CLK
    SLICE_X8Y126         FDCE                                         r  u_memory_w_r/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDCE (Prop_fdce_C_Q)         0.148    -0.344 r  u_memory_w_r/addra_reg[1]/Q
                         net (fo=6, routed)           0.227    -0.116    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.869    -0.222    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.436    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130    -0.306    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_memory_w_r/dina_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.922%)  route 0.403ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.558    -0.493    u_memory_w_r/CLK
    SLICE_X8Y124         FDCE                                         r  u_memory_w_r/dina_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDCE (Prop_fdce_C_Q)         0.164    -0.329 r  u_memory_w_r/dina_reg[6]/Q
                         net (fo=3, routed)           0.403     0.075    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=72, routed)          0.872    -0.219    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.412    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.116    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y50    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y50    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   u_clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y126    u_memory_w_r/addra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y126    u_memory_w_r/addra_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y126    u_memory_w_r/addra_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y126    u_memory_w_r/addra_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y127    u_memory_w_r/addra_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y123    u_memory_w_r/cnt_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y125    u_memory_w_r/din_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y126    u_memory_w_r/dina_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y124    u_memory_w_r/dina_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y124    u_memory_w_r/dina_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y125    u_memory_w_r/dina_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y125    u_memory_w_r/dina_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y126    u_memory_w_r/addra_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y127    u_memory_w_r/addra_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y124    u_memory_w_r/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y124    u_memory_w_r/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y124    u_memory_w_r/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y124    u_memory_w_r/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y124    u_memory_w_r/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   u_clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT



