<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: ネームスペース GenericISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li class="current"><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="namespaces.html"><span>ネームスペース一覧</span></a></li>
      <li><a href="namespacemembers.html"><span>ネームスペースメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>ネームスペース GenericISA</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5DebugFault.html">M5DebugFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1BasicDecodeCache.html">BasicDecodeCache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1PCStateBase.html">PCStateBase</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a></td></tr>
<tr><td colspan="2"><h2>型定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::PanicFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a3427cc78f489a7ee730b871fcb4c1960">M5PanicFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::FatalFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a7eadd3e78154f25c430d19d74ac7eb0c">M5FatalFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::WarnFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ad2999c164328ac8e86d95c538d694132">M5WarnFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a><br class="typebreak"/>
&lt; M5DebugFault::WarnOnceFunc &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ae33236ed5f8a96d7a8c02ad15024384a">M5WarnOnceFault</a></td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">iprAddressPseudoInst</a> (uint8_t func, uint8_t subfunc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">isGenericIprAccess</a> (const <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ac1de480955fd7b1b8b658e4faaece886">handleGenericIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a1412c2f2794674f9be65d92b5b0f0b18">handleGenericIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">handleIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a31c83a2af3232333d9a399a2878dc729">handleIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a960fce0270870fc775ac34cc401036ba">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1SimplePCState.html">SimplePCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ad7647a2fd4c0b3a52c3039868605af36">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1UPCState.html">UPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a1ee53cba61e057cc025be65f71694001">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotPCState.html">DelaySlotPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class MachInst &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">std::ostream &amp;&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a07062a2b0f755aa5b023fb796d2dceed">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html">DelaySlotUPCState</a>&lt; MachInst &gt; &amp;pc)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd41d8cd98f00b204e9800998ecf8427e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#aeb17d164394fbbccc6ef6992f36e9a74">IPR_CLASS_SHIFT</a> = 48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#ada17fbe3666ca6de3621618e5abf7791">IPR_IN_CLASS_MASK</a> = ULL(0x0000FFFFFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceGenericISA.html#a7691200ba0d3fea3d1bfdc555efb9b76">IPR_CLASS_PSEUDO_INST</a> = 0x0</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a7eadd3e78154f25c430d19d74ac7eb0c"></a><!-- doxytag: member="GenericISA::M5FatalFault" ref="a7eadd3e78154f25c430d19d74ac7eb0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::FatalFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5FatalFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3427cc78f489a7ee730b871fcb4c1960"></a><!-- doxytag: member="GenericISA::M5PanicFault" ref="a3427cc78f489a7ee730b871fcb4c1960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::PanicFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5PanicFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2999c164328ac8e86d95c538d694132"></a><!-- doxytag: member="GenericISA::M5WarnFault" ref="ad2999c164328ac8e86d95c538d694132" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::WarnFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5WarnFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae33236ed5f8a96d7a8c02ad15024384a"></a><!-- doxytag: member="GenericISA::M5WarnOnceFault" ref="ae33236ed5f8a96d7a8c02ad15024384a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5VarArgsFault</a>&lt;M5DebugFault::WarnOnceFunc&gt; <a class="el" href="classGenericISA_1_1M5VarArgsFault.html">M5WarnOnceFault</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ac1de480955fd7b1b8b658e4faaece886"></a><!-- doxytag: member="GenericISA::handleGenericIprRead" ref="ac1de480955fd7b1b8b658e4faaece886" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> handleGenericIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Handle generic IPR reads</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00054"></a>00054 {
<a name="l00055"></a>00055     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a>(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00056"></a>00056     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cls(<a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a> &gt;&gt; <a class="code" href="namespaceGenericISA.html#aeb17d164394fbbccc6ef6992f36e9a74">IPR_CLASS_SHIFT</a>);
<a name="l00057"></a>00057 
<a name="l00058"></a>00058     <span class="keywordflow">switch</span> (cls) {
<a name="l00059"></a>00059     <span class="keywordflow">case</span> <a class="code" href="namespaceGenericISA.html#a7691200ba0d3fea3d1bfdc555efb9b76">IPR_CLASS_PSEUDO_INST</a>:
<a name="l00060"></a>00060         <a class="code" href="mmapped__ipr_8cc.html#a66a108c4898ff1bb0f5d3aa1789a583e">handlePseudoInst</a>(xc, pkt);
<a name="l00061"></a>00061         <span class="keywordflow">break</span>;
<a name="l00062"></a>00062     <span class="keywordflow">default</span>:
<a name="l00063"></a>00063         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled generic IPR read: 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a>);
<a name="l00064"></a>00064     }
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="keywordflow">return</span> <a class="code" href="classCycles.html">Cycles</a>(1);
<a name="l00067"></a>00067 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1412c2f2794674f9be65d92b5b0f0b18"></a><!-- doxytag: member="GenericISA::handleGenericIprWrite" ref="a1412c2f2794674f9be65d92b5b0f0b18" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> handleGenericIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Handle generic IPR writes</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00071"></a>00071 {
<a name="l00072"></a>00072     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a>(pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00073"></a>00073     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cls(<a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a> &gt;&gt; <a class="code" href="namespaceGenericISA.html#aeb17d164394fbbccc6ef6992f36e9a74">IPR_CLASS_SHIFT</a>);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <span class="keywordflow">switch</span> (cls) {
<a name="l00076"></a>00076     <span class="keywordflow">case</span> <a class="code" href="namespaceGenericISA.html#a7691200ba0d3fea3d1bfdc555efb9b76">IPR_CLASS_PSEUDO_INST</a>:
<a name="l00077"></a>00077         <a class="code" href="mmapped__ipr_8cc.html#a66a108c4898ff1bb0f5d3aa1789a583e">handlePseudoInst</a>(xc, pkt);
<a name="l00078"></a>00078         <span class="keywordflow">break</span>;
<a name="l00079"></a>00079     <span class="keywordflow">default</span>:
<a name="l00080"></a>00080         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled generic IPR write: 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a441099e13f407fadb6bcb0447107de87">va</a>);
<a name="l00081"></a>00081     }
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="classCycles.html">Cycles</a>(1);
<a name="l00084"></a>00084 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a0b95fcdc1e1fe57dbb4fcad449a6efd8"></a><!-- doxytag: member="GenericISA::handleIprRead" ref="a0b95fcdc1e1fe57dbb4fcad449a6efd8" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.</p>
<p>This function calls handleGenericIprRead if the accessing a generic IPR and panics otherwise.</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00140"></a>00140     {
<a name="l00141"></a>00141         <span class="keywordflow">if</span> (!<a class="code" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">isGenericIprAccess</a>(pkt))
<a name="l00142"></a>00142             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled IPR access\n&quot;</span>);
<a name="l00143"></a>00143 
<a name="l00144"></a>00144         <span class="keywordflow">return</span> <a class="code" href="namespaceGenericISA.html#ac1de480955fd7b1b8b658e4faaece886">handleGenericIprRead</a>(xc, pkt);
<a name="l00145"></a>00145     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a31c83a2af3232333d9a399a2878dc729"></a><!-- doxytag: member="GenericISA::handleIprWrite" ref="a31c83a2af3232333d9a399a2878dc729" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> GenericISA::handleIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Helper function to handle IPRs when the target architecture doesn't need its own IPR handling.</p>
<p>This function calls handleGenericIprWrite if the accessing a generic IPR and panics otherwise.</p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>xc</em>&nbsp;</td><td>Thread context of the current thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> from the CPU </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>Latency in CPU cycles </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00161"></a>00161     {
<a name="l00162"></a>00162         <span class="keywordflow">if</span> (!<a class="code" href="namespaceGenericISA.html#a5570d3282731abc7bd1318962834300e">isGenericIprAccess</a>(pkt))
<a name="l00163"></a>00163             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled IPR access\n&quot;</span>);
<a name="l00164"></a>00164 
<a name="l00165"></a>00165         <span class="keywordflow">return</span> <a class="code" href="namespaceGenericISA.html#a1412c2f2794674f9be65d92b5b0f0b18">handleGenericIprWrite</a>(xc, pkt);
<a name="l00166"></a>00166     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a79a8335aadefb64d22e7fc06ac063ad0"></a><!-- doxytag: member="GenericISA::iprAddressPseudoInst" ref="a79a8335aadefb64d22e7fc06ac063ad0" args="(uint8_t func, uint8_t subfunc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GenericISA::iprAddressPseudoInst </td>
          <td>(</td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>func</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>subfunc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Generate a generic IPR address that emulates a pseudo inst</p>
<dl class="see"><dt><b>参照:</b></dt><dd><a class="el" href="namespacePseudoInst.html#a469ba8e314952a0076e086dee22ea6de">PseudoInst::pseudoInst()</a></dd></dl>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>func</em>&nbsp;</td><td>Function ID to call. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>subfunc</em>&nbsp;</td><td>Sub-function, usually 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd><a class="el" href="classAddress.html">Address</a> in the IPR space corresponding to the call. </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00085"></a>00085     {
<a name="l00086"></a>00086         <span class="keywordflow">return</span> (<a class="code" href="namespaceGenericISA.html#a7691200ba0d3fea3d1bfdc555efb9b76">IPR_CLASS_PSEUDO_INST</a> &lt;&lt; <a class="code" href="namespaceGenericISA.html#aeb17d164394fbbccc6ef6992f36e9a74">IPR_CLASS_SHIFT</a>)  |
<a name="l00087"></a>00087             (func &lt;&lt; 8) | subfunc;
<a name="l00088"></a>00088     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a5570d3282731abc7bd1318962834300e"></a><!-- doxytag: member="GenericISA::isGenericIprAccess" ref="a5570d3282731abc7bd1318962834300e" args="(const Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool GenericISA::isGenericIprAccess </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classCheck.html">Check</a> if this is an platform independent IPR access</p>
<p>Accesses to internal platform independent gem5 registers are handled by <a class="el" href="namespaceGenericISA.html#ac1de480955fd7b1b8b658e4faaece886">handleGenericIprRead()</a> and <a class="el" href="namespaceGenericISA.html#a1412c2f2794674f9be65d92b5b0f0b18">handleGenericIprWrite()</a>. This method determines if a packet should be routed to those functions instead of the platform specific code.</p>
<dl class="see"><dt><b>参照:</b></dt><dd><a class="el" href="namespaceGenericISA.html#ac1de480955fd7b1b8b658e4faaece886">handleGenericIprRead</a> </dd>
<dd>
<a class="el" href="namespaceGenericISA.html#a1412c2f2794674f9be65d92b5b0f0b18">handleGenericIprWrite</a> </dd></dl>

<p><div class="fragment"><pre class="fragment"><a name="l00104"></a>00104     {
<a name="l00105"></a>00105         <a class="code" href="classFlags.html">Request::Flags</a> <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>(pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a8552aa8d45c9ba10449d51ac08e7d490">getFlags</a>());
<a name="l00106"></a>00106         <span class="keywordflow">return</span> (<a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a> &amp; <a class="code" href="classRequest.html#a49ba1ff56158133aba02dce7a13952cb">Request::MMAPPED_IPR</a>) &amp;&amp;
<a name="l00107"></a>00107             (<a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a> &amp; <a class="code" href="classRequest.html#accd8911f1ee38787b977ee8f122dcd5d">Request::GENERIC_IPR</a>);
<a name="l00108"></a>00108     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a07062a2b0f755aa5b023fb796d2dceed"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a07062a2b0f755aa5b023fb796d2dceed" args="(std::ostream &amp;os, const DelaySlotUPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const DelaySlotUPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x=&gt;%#x).(%d=&gt;%d)&quot;</span>,
<a name="l00450"></a>00450             <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.pc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.npc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nnpc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.upc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nupc());
<a name="l00451"></a>00451     <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>;
<a name="l00452"></a>00452 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1ee53cba61e057cc025be65f71694001"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a1ee53cba61e057cc025be65f71694001" args="(std::ostream &amp;os, const DelaySlotPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const DelaySlotPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x=&gt;%#x)&quot;</span>,
<a name="l00351"></a>00351             <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.pc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.npc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nnpc());
<a name="l00352"></a>00352     <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>;
<a name="l00353"></a>00353 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad7647a2fd4c0b3a52c3039868605af36"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="ad7647a2fd4c0b3a52c3039868605af36" args="(std::ostream &amp;os, const UPCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const UPCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00270"></a>00270 {
<a name="l00271"></a>00271     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x).(%d=&gt;%d)&quot;</span>,
<a name="l00272"></a>00272             <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.pc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.npc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.upc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.nupc());
<a name="l00273"></a>00273     <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>;
<a name="l00274"></a>00274 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a960fce0270870fc775ac34cc401036ba"></a><!-- doxytag: member="GenericISA::operator&lt;&lt;" ref="a960fce0270870fc775ac34cc401036ba" args="(std::ostream &amp;os, const SimplePCState&lt; MachInst &gt; &amp;pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; GenericISA::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const SimplePCState&lt; MachInst &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="stringliteral">&quot;(%#x=&gt;%#x)&quot;</span>, <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.pc(), <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>.npc());
<a name="l00174"></a>00174     <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>;
<a name="l00175"></a>00175 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a7691200ba0d3fea3d1bfdc555efb9b76"></a><!-- doxytag: member="GenericISA::IPR_CLASS_PSEUDO_INST" ref="a7691200ba0d3fea3d1bfdc555efb9b76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceGenericISA.html#a7691200ba0d3fea3d1bfdc555efb9b76">IPR_CLASS_PSEUDO_INST</a> = 0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>gem5 pseudo-inst emulation.</p>
<p>Read and writes to this class execute gem5 pseudo-instructions. A write discards the return value of the instruction, while a read returns it.</p>
<dl class="see"><dt><b>参照:</b></dt><dd><a class="el" href="namespacePseudoInst.html#a469ba8e314952a0076e086dee22ea6de">pseudoInst()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="aeb17d164394fbbccc6ef6992f36e9a74"></a><!-- doxytag: member="GenericISA::IPR_CLASS_SHIFT" ref="aeb17d164394fbbccc6ef6992f36e9a74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceGenericISA.html#aeb17d164394fbbccc6ef6992f36e9a74">IPR_CLASS_SHIFT</a> = 48</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Memory requests with the MMAPPED_IPR flag are generally mapped to registers. There is a class of these registers that are internal to gem5, for example gem5 pseudo-ops in virtualized mode. Such IPRs always have the flag GENERIC_IPR set and are handled by this code. Shift amount when extracting the class of a generic IPR </p>

</div>
</div>
<a class="anchor" id="ada17fbe3666ca6de3621618e5abf7791"></a><!-- doxytag: member="GenericISA::IPR_IN_CLASS_MASK" ref="ada17fbe3666ca6de3621618e5abf7791" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceGenericISA.html#ada17fbe3666ca6de3621618e5abf7791">IPR_IN_CLASS_MASK</a> = ULL(0x0000FFFFFFFFFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask to extract the offset in within a generic IPR class </p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
