# generated on Fri Oct 10 12:38:23 2025
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.042  |  0.089  | -0.042  |  4.080  |   N/A   |  0.225  |
|           TNS (ns):| -0.084  |  0.000  | -0.084  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    2    |    0    |    2    |    0    |   N/A   |    0    |
|          All Paths:|   812   |   800   |   370   |    4    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 58.217%
Routing Overflow: 0.00% H and 0.27% V
------------------------------------------------------------
