(pcb "C:\Users\bburan\Desktop\headstage adapter\headstage adapter.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2016-03-20 BZR 6634, Git a4ba01f)-product")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (rect pcb 128250 -68060 158250 -119556)
    )
    (plane /R (polygon In1.Cu 0  158250 -84750  158250 -103250  153750 -107750  153750 -109500
            153750 -109700  146400 -117000  140950 -117000  133400 -110050
            133400 -107650  128250 -102500  128250 -85250  141500 -72000
            145500 -72000  158250 -84750))
    (plane /G (polygon B.Cu 0  158250 -84750  158250 -103250  153750 -107750  153750 -109500
            153750 -109700  146400 -117000  140950 -117000  133400 -110050
            133400 -107650  128250 -102500  128250 -85250  141190 -68060
            145190 -68060  158250 -84750))
    (keepout "" (polygon F.Cu 0  139340 -97000  139970 -97000  139970 -108340  139310 -108340
            139310 -108320))
    (keepout "" (polygon F.Cu 0  147340 -97010  147960 -97010  147960 -108360  147240 -108360
            147240 -108340))
    (via "Via[0-3]_470:305_um")
    (rule
      (width 80)
      (clearance 80.1)
      (clearance 80.1 (type default_smd))
      (clearance 20 (type smd_smd))
    )
  )
  (placement
    (component "headstage adapter:Molex SlimStack 64 0.4mm pitch"
      (place P1 147000 -79000 front 90 (PN CONN_02X32))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (place P2 142400 -114100 front 0 (PN CONN_01X02))
    )
    (component "headstage adapter:omnetics_connector_36_pin"
      (place U1 150850 -102400 front 90 (PN CerePlex_M96))
      (place U2 142950 -102400 front 90 (PN CerePlex_M96))
    )
  )
  (library
    (image "headstage adapter:Molex SlimStack 64 0.4mm pitch"
      (pin Rect[T]Pad_220x475_um 1 -6000 2187.5)
      (pin Rect[T]Pad_220x475_um 2 -6000 4375)
      (pin Rect[T]Pad_220x475_um 3 -5600 2187.5)
      (pin Rect[T]Pad_220x475_um 4 -5600 4375)
      (pin Rect[T]Pad_220x475_um 5 -5200 2187.5)
      (pin Rect[T]Pad_220x475_um 6 -5200 4375)
      (pin Rect[T]Pad_220x475_um 7 -4800 2187.5)
      (pin Rect[T]Pad_220x475_um 8 -4800 4375)
      (pin Rect[T]Pad_220x475_um 9 -4400 2187.5)
      (pin Rect[T]Pad_220x475_um 10 -4400 4375)
      (pin Rect[T]Pad_220x475_um 11 -4000 2187.5)
      (pin Rect[T]Pad_220x475_um 12 -4000 4375)
      (pin Rect[T]Pad_220x475_um 13 -3600 2187.5)
      (pin Rect[T]Pad_220x475_um 14 -3600 4375)
      (pin Rect[T]Pad_220x475_um 15 -3200 2187.5)
      (pin Rect[T]Pad_220x475_um 16 -3200 4375)
      (pin Rect[T]Pad_220x475_um 17 -2800 2187.5)
      (pin Rect[T]Pad_220x475_um 18 -2800 4375)
      (pin Rect[T]Pad_220x475_um 19 -2400 2187.5)
      (pin Rect[T]Pad_220x475_um 20 -2400 4375)
      (pin Rect[T]Pad_220x475_um 21 -2000 2187.5)
      (pin Rect[T]Pad_220x475_um 22 -2000 4375)
      (pin Rect[T]Pad_220x475_um 23 -1600 2187.5)
      (pin Rect[T]Pad_220x475_um 24 -1600 4375)
      (pin Rect[T]Pad_220x475_um 25 -1200 2187.5)
      (pin Rect[T]Pad_220x475_um 26 -1200 4375)
      (pin Rect[T]Pad_220x475_um 27 -800 2187.5)
      (pin Rect[T]Pad_220x475_um 28 -800 4375)
      (pin Rect[T]Pad_220x475_um 29 -400 2187.5)
      (pin Rect[T]Pad_220x475_um 30 -400 4375)
      (pin Rect[T]Pad_220x475_um 31 0 2187.5)
      (pin Rect[T]Pad_220x475_um 32 0 4375)
      (pin Rect[T]Pad_220x475_um 33 400 2187.5)
      (pin Rect[T]Pad_220x475_um 34 400 4375)
      (pin Rect[T]Pad_220x475_um 35 800 2187.5)
      (pin Rect[T]Pad_220x475_um 36 800 4375)
      (pin Rect[T]Pad_220x475_um 37 1200 2187.5)
      (pin Rect[T]Pad_220x475_um 38 1200 4375)
      (pin Rect[T]Pad_220x475_um 39 1600 2187.5)
      (pin Rect[T]Pad_220x475_um 40 1600 4375)
      (pin Rect[T]Pad_220x475_um 41 2000 2187.5)
      (pin Rect[T]Pad_220x475_um 42 2000 4375)
      (pin Rect[T]Pad_220x475_um 43 2400 2187.5)
      (pin Rect[T]Pad_220x475_um 44 2400 4375)
      (pin Rect[T]Pad_220x475_um 45 2800 2187.5)
      (pin Rect[T]Pad_220x475_um 46 2800 4375)
      (pin Rect[T]Pad_220x475_um 47 3200 2187.5)
      (pin Rect[T]Pad_220x475_um 48 3200 4375)
      (pin Rect[T]Pad_220x475_um 49 3600 2187.5)
      (pin Rect[T]Pad_220x475_um 50 3600 4375)
      (pin Rect[T]Pad_220x475_um 51 4000 2187.5)
      (pin Rect[T]Pad_220x475_um 52 4000 4375)
      (pin Rect[T]Pad_220x475_um 53 4400 2187.5)
      (pin Rect[T]Pad_220x475_um 54 4400 4375)
      (pin Rect[T]Pad_220x475_um 55 4800 2187.5)
      (pin Rect[T]Pad_220x475_um 56 4800 4375)
      (pin Rect[T]Pad_220x475_um 57 5200 2187.5)
      (pin Rect[T]Pad_220x475_um 58 5200 4375)
      (pin Rect[T]Pad_220x475_um 59 5600 2187.5)
      (pin Rect[T]Pad_220x475_um 60 5600 4375)
      (pin Rect[T]Pad_220x475_um 61 6000 2187.5)
      (pin Rect[T]Pad_220x475_um 62 6000 4375)
      (pin Rect[T]Pad_220x475_um 63 6400 2187.5)
      (pin Rect[T]Pad_220x475_um 64 6400 4375)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (outline (path signal 50  -1700 3300  4300 3300))
      (outline (path signal 50  -1700 -3300  -1700 3300))
      (outline (path signal 50  4300 -3300  -1700 -3300))
      (outline (path signal 50  4300 3300  4300 -3300))
      (outline (path signal 150  4069.08 -2600.96  -1529.08 -2600.96))
      (outline (path signal 150  -1330.96 -3098.8  -1330.96 -2600.96))
      (outline (path signal 150  3870.96 -2600.96  3870.96 -3098.8))
      (outline (path signal 150  1270 -3098.8  1270 -2600.96))
      (outline (path signal 150  -1529.08 2700.02  4069.08 2700.02))
      (outline (path signal 150  -1529.08 -3098.8  4069.08 -3098.8))
      (outline (path signal 150  4069.08 -3098.8  4069.08 3098.8))
      (outline (path signal 150  4069.08 3098.8  -1529.08 3098.8))
      (outline (path signal 150  -1529.08 3098.8  -1529.08 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
    )
    (image "headstage adapter:omnetics_connector_36_pin"
      (pin Rect[T]Pad_380x1020_um 1 -5760 2540)
      (pin Rect[T]Pad_380x1020_um 2 -5760 3810)
      (pin Rect[T]Pad_380x1020_um 3 -5120 2540)
      (pin Rect[T]Pad_380x1020_um 4 -5120 3810)
      (pin Rect[T]Pad_380x1020_um 5 -4480 2540)
      (pin Rect[T]Pad_380x1020_um 6 -4480 3810)
      (pin Rect[T]Pad_380x1020_um 7 -3840 2540)
      (pin Rect[T]Pad_380x1020_um 8 -3840 3810)
      (pin Rect[T]Pad_380x1020_um 9 -3200 2540)
      (pin Rect[T]Pad_380x1020_um 10 -3200 3810)
      (pin Rect[T]Pad_380x1020_um 11 -2560 2540)
      (pin Rect[T]Pad_380x1020_um 12 -2560 3810)
      (pin Rect[T]Pad_380x1020_um 13 -1920 2540)
      (pin Rect[T]Pad_380x1020_um 14 -1920 3810)
      (pin Rect[T]Pad_380x1020_um 15 -1280 2540)
      (pin Rect[T]Pad_380x1020_um 16 -1280 3810)
      (pin Rect[T]Pad_380x1020_um 17 -640 2540)
      (pin Rect[T]Pad_380x1020_um 18 -640 3810)
      (pin Rect[T]Pad_380x1020_um 19 0 2540)
      (pin Rect[T]Pad_380x1020_um 20 0 3810)
      (pin Rect[T]Pad_380x1020_um 21 640 2540)
      (pin Rect[T]Pad_380x1020_um 22 640 3810)
      (pin Rect[T]Pad_380x1020_um 23 1280 2540)
      (pin Rect[T]Pad_380x1020_um 24 1280 3810)
      (pin Rect[T]Pad_380x1020_um 25 1920 2540)
      (pin Rect[T]Pad_380x1020_um 26 1920 3810)
      (pin Rect[T]Pad_380x1020_um 27 2560 2540)
      (pin Rect[T]Pad_380x1020_um 28 2560 3810)
      (pin Rect[T]Pad_380x1020_um 29 3200 2540)
      (pin Rect[T]Pad_380x1020_um 30 3200 3810)
      (pin Rect[T]Pad_380x1020_um 31 3840 2540)
      (pin Rect[T]Pad_380x1020_um 32 3840 3810)
      (pin Rect[T]Pad_380x1020_um 33 4480 2540)
      (pin Rect[T]Pad_380x1020_um 34 4480 3810)
      (pin Rect[T]Pad_380x1020_um 35 5120 2540)
      (pin Rect[T]Pad_380x1020_um 36 5120 3810)
    )
    (padstack Oval[A]Pad_1998.98x1998.98_um
      (shape (path F.Cu 1998.98  0 0  0 0))
      (shape (path In1.Cu 1998.98  0 0  0 0))
      (shape (path In2.Cu 1998.98  0 0  0 0))
      (shape (path B.Cu 1998.98  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_220x475_um
      (shape (rect F.Cu -110 -237.5 110 237.5))
      (attach off)
    )
    (padstack Rect[T]Pad_380x1020_um
      (shape (rect F.Cu -190 -510 190 510))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect F.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect In1.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect In2.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect B.Cu -999.49 -999.49 999.49 999.49))
      (attach off)
    )
    (padstack "Via[0-3]_470:305_um"
      (shape (circle F.Cu 470))
      (shape (circle In1.Cu 470))
      (shape (circle In2.Cu 470))
      (shape (circle B.Cu 470))
      (attach off)
    )
  )
  (network
    (net /1
      (pins P1-63 U1-3)
    )
    (net /2
      (pins P1-1 U1-4)
    )
    (net /3
      (pins P1-61 U1-5)
    )
    (net /4
      (pins P1-3 U1-6)
    )
    (net /5
      (pins P1-59 U1-7)
    )
    (net /6
      (pins P1-5 U1-8)
    )
    (net /7
      (pins P1-57 U1-9)
    )
    (net /8
      (pins P1-7 U1-10)
    )
    (net /9
      (pins P1-55 U1-11)
    )
    (net /10
      (pins P1-9 U1-12)
    )
    (net /11
      (pins P1-53 U1-13)
    )
    (net /12
      (pins P1-11 U1-14)
    )
    (net /13
      (pins P1-51 U1-15)
    )
    (net /14
      (pins P1-13 U1-16)
    )
    (net /15
      (pins P1-49 U1-17)
    )
    (net /16
      (pins P1-15 U1-18)
    )
    (net /17
      (pins P1-47 U1-19)
    )
    (net /18
      (pins P1-17 U1-20)
    )
    (net /19
      (pins P1-45 U1-21)
    )
    (net /20
      (pins P1-19 U1-22)
    )
    (net /21
      (pins P1-43 U1-23)
    )
    (net /22
      (pins P1-21 U1-24)
    )
    (net /23
      (pins P1-41 U1-25)
    )
    (net /24
      (pins P1-23 U1-26)
    )
    (net /25
      (pins P1-39 U1-27)
    )
    (net /26
      (pins P1-25 U1-28)
    )
    (net /27
      (pins P1-37 U1-29)
    )
    (net /28
      (pins P1-27 U1-30)
    )
    (net /29
      (pins P1-35 U1-31)
    )
    (net /30
      (pins P1-29 U1-32)
    )
    (net /31
      (pins P1-33 U1-33)
    )
    (net /32
      (pins P1-31 U1-34)
    )
    (net /33
      (pins P1-2 U2-3)
    )
    (net /34
      (pins P1-64 U2-4)
    )
    (net /35
      (pins P1-4 U2-5)
    )
    (net /36
      (pins P1-62 U2-6)
    )
    (net /37
      (pins P1-6 U2-7)
    )
    (net /38
      (pins P1-60 U2-8)
    )
    (net /39
      (pins P1-8 U2-9)
    )
    (net /40
      (pins P1-58 U2-10)
    )
    (net /41
      (pins P1-10 U2-11)
    )
    (net /42
      (pins P1-56 U2-12)
    )
    (net /43
      (pins P1-12 U2-13)
    )
    (net /44
      (pins P1-54 U2-14)
    )
    (net /45
      (pins P1-14 U2-15)
    )
    (net /46
      (pins P1-52 U2-16)
    )
    (net /47
      (pins P1-16 U2-17)
    )
    (net /48
      (pins P1-50 U2-18)
    )
    (net /49
      (pins P1-18 U2-19)
    )
    (net /50
      (pins P1-48 U2-20)
    )
    (net /51
      (pins P1-20 U2-21)
    )
    (net /52
      (pins P1-46 U2-22)
    )
    (net /53
      (pins P1-22 U2-23)
    )
    (net /54
      (pins P1-44 U2-24)
    )
    (net /55
      (pins P1-24 U2-25)
    )
    (net /56
      (pins P1-42 U2-26)
    )
    (net /57
      (pins P1-26 U2-27)
    )
    (net /58
      (pins P1-40 U2-28)
    )
    (net /59
      (pins P1-28 U2-29)
    )
    (net /60
      (pins P1-38 U2-30)
    )
    (net /61
      (pins P1-30 U2-31)
    )
    (net /62
      (pins P1-36 U2-32)
    )
    (net /63
      (pins P1-32 U2-33)
    )
    (net /64
      (pins P1-34 U2-34)
    )
    (net /R
      (pins P2-2 U1-1 U1-36 U2-1 U2-36)
    )
    (net /G
      (pins P2-1 U1-2 U1-35 U2-2 U2-35)
    )
    (class kicad_default "" /1 /10 /11 /12 /13 /14 /15 /16 /17 /18 /19 /2
      /20 /21 /22 /23 /24 /25 /26 /27 /28 /29 /3 /30 /31 /32 /33 /34 /35 /36
      /37 /38 /39 /4 /40 /41 /42 /43 /44 /45 /46 /47 /48 /49 /5 /50 /51 /52
      /53 /54 /55 /56 /57 /58 /59 /6 /60 /61 /62 /63 /64 /7 /8 /9 /G /R
      (circuit
        (use_via Via[0-3]_470:305_um)
      )
      (rule
        (width 80)
        (clearance 80.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 80  140410 -108160  140410 -108670)(net /R)(type protect))
    (wire (path F.Cu 80  148310 -108160  148310 -108670)(net /R)(type protect))
    (wire (path F.Cu 80  147040 -97280  147040 -96770)(net /R)(type protect))
    (wire (path F.Cu 80  139140 -97280  139140 -96770)(net /R)(type protect))
    (wire (path F.Cu 80  139140 -108160  139140 -108670)(net /G)(type protect))
    (wire (path F.Cu 80  147040 -108160  147040 -108670)(net /G)(type protect))
    (wire (path F.Cu 80  148310 -97280  148310 -96770)(net /G)(type protect))
    (wire (path F.Cu 80  140410 -97280  140410 -96770)(net /G)(type protect))
    (via "Via[0-3]_470:305_um"  140410 -108670 (net /R)(type protect))
    (via "Via[0-3]_470:305_um"  148310 -108670 (net /R)(type protect))
    (via "Via[0-3]_470:305_um"  147040 -96770 (net /R)(type protect))
    (via "Via[0-3]_470:305_um"  139140 -96770 (net /R)(type protect))
    (via "Via[0-3]_470:305_um"  139140 -108670 (net /G)(type protect))
    (via "Via[0-3]_470:305_um"  147040 -108670 (net /G)(type protect))
    (via "Via[0-3]_470:305_um"  148310 -96770 (net /G)(type protect))
    (via "Via[0-3]_470:305_um"  140410 -96770 (net /G)(type protect))
  )
)
