-- VHDL for IBM SMS ALD page 16.50.05.1
-- Title: MPLY CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 1:04:06 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_50_05_1_MPLY_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		MB_COMPLEMENT_LATCH:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B1_CYCLE:	 in STD_LOGIC;
		PB_B_CH_9:	 in STD_LOGIC;
		PB_B_CH_1_4:	 in STD_LOGIC;
		PB_B_CH_0_8:	 in STD_LOGIC;
		MS_ZR_BAL_LATCH:	 in STD_LOGIC;
		PB_B_CH_8_BIT:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PB_B_CH_2_BIT:	 in STD_LOGIC;
		PB_B_CH_5_8:	 in STD_LOGIC;
		MS_NOT_ZR_BAL_LATCH:	 in STD_LOGIC;
		PS_MPLY_OP_CODE:	 in STD_LOGIC;
		PS_1ST_OR_3RD_SCAN:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PB_1ST_SCAN:	 in STD_LOGIC;
		PB_1401_MODE:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2:	 in STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL:	 out STD_LOGIC;
		MB_MPLY_DOT_MQ_DOT_B_DOT_1:	 out STD_LOGIC;
		MB_1401_MPLY_EARLY_END:	 out STD_LOGIC;
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE:	 out STD_LOGIC);
end ALD_16_50_05_1_MPLY_CONTROLS_ACC;

architecture behavioral of ALD_16_50_05_1_MPLY_CONTROLS_ACC is 

	signal OUT_1A_A: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_1B_K: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_1C_K: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_1D_K: STD_LOGIC;
	signal OUT_5E_A: STD_LOGIC;
	signal OUT_3E_A: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_5G_B: STD_LOGIC;
	signal OUT_3G_K: STD_LOGIC;
	signal OUT_1G_D: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_1H_E: STD_LOGIC;
	signal OUT_2I_R: STD_LOGIC;
	signal OUT_1I_K: STD_LOGIC;

begin

	OUT_1A_A <= NOT(PB_B_CH_9 AND PB_B_CH_NOT_WM_BIT AND OUT_4B_D );
	OUT_4B_D <= NOT(MB_COMPLEMENT_LATCH OR MB_MPLY_DOT_MQ_DOT_B1_CYCLE );
	OUT_1B_K <= NOT(OUT_4B_D AND PB_B_CH_9 AND PB_B_CH_WM_BIT );
	OUT_4C_E <= NOT MB_MPLY_DOT_MQ_DOT_B1_CYCLE;
	OUT_1C_K <= NOT(OUT_4B_D AND PB_B_CH_1_4 );
	OUT_3D_D <= NOT OUT_4B_D;
	OUT_1D_K <= NOT(OUT_4B_D AND PB_B_CH_5_8 );
	OUT_5E_A <= NOT MS_ZR_BAL_LATCH;
	OUT_3E_A <= NOT(OUT_4B_D AND OUT_5E_A AND PB_B_CH_9 );
	OUT_1E_C <= NOT(OUT_4B_D AND PB_B_CH_0_8 );
	OUT_1F_D <= NOT(OUT_4C_E AND PB_B_CH_1_4 );
	OUT_5G_B <= NOT MS_NOT_ZR_BAL_LATCH;
	OUT_3G_K <= NOT(OUT_4B_D AND OUT_5G_B AND PB_B_CH_9 );
	OUT_1G_D <= NOT(OUT_4C_E AND PB_B_CH_5_8 );
	OUT_5H_D <= NOT(PS_MPLY_OP_CODE AND PS_1ST_OR_3RD_SCAN AND PS_D_CYCLE );
	OUT_4H_C <= NOT OUT_5H_D;
	OUT_3H_B <= NOT(OUT_4H_C AND PB_B_CH_2_BIT AND PB_B_CH_8_BIT AND PB_B_CH_WM_BIT AND PB_1401_MODE );
	OUT_1H_E <= NOT(OUT_4C_E AND PB_1ST_SCAN );
	OUT_2I_R <= NOT(PS_MPLY_OP_CODE AND PS_LAST_INSN_RO_CYCLE_2 );
	OUT_1I_K <= OUT_2I_R;

	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW <= OUT_1A_A;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW <= OUT_1B_K;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4 <= OUT_1C_K;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S <= OUT_3D_D;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8 <= OUT_1D_K;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL <= OUT_3E_A;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 <= OUT_1E_C;
	MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4 <= OUT_1F_D;
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL <= OUT_3G_K;
	MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8 <= OUT_1G_D;
	MB_1401_MPLY_EARLY_END <= OUT_3H_B;
	MB_MPLY_DOT_MQ_DOT_B_DOT_1 <= OUT_1H_E;
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE <= OUT_1I_K;


end;
