head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.22;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@// setup a dummy stack and put values in memory 0,1,2,3...n
// then restore registers with pop instruction.
# mach: bfin

.include "testutils.inc"
	start

	SP += -12;

	P1 = SP;
	R1 = 0;
	P5.L = 0xdead;
	SP += -((8+5)*4);	// lets move the stack pointer and include the current location. i.e. 5
	P4 = (8+6);		// 8 data registers and 6 pointer registers are being stored.
	LSETUP ( ls0 , le0 ) LC0 = P4;
ls0:
	R1 += 1;
le0:
	[ P1-- ] = R1;

	( R7:0, P5:0 ) = [ SP ++ ];

	DBGA ( R0.L , 1 );
	DBGA ( R1.L , 2 );
	DBGA ( R2.L , 3 );
	DBGA ( R3.L , 4 );
	DBGA ( R4.L , 5 );
	DBGA ( R5.L , 6 );
	DBGA ( R6.L , 7 );
	DBGA ( R7.L , 8 );
	R0 = P0;	DBGA ( R0.L , 9 );
	R0 = P1;	DBGA ( R0.L , 10 );
	R0 = P2;	DBGA ( R0.L , 11 );
	R0 = P3;	DBGA ( R0.L , 12 );
	R0 = P4;	DBGA ( R0.L , 13 );
	R0 = P5;	DBGA ( R0.L , 14 );
	R0 = 1;

	[ -- SP ] = ( R7:0, P5:0 );
	( R7:0, P5:0 ) = [ SP ++ ];

	DBGA ( R0.L , 1 );
	DBGA ( R1.L , 2 );
	DBGA ( R2.L , 3 );
	DBGA ( R3.L , 4 );
	DBGA ( R4.L , 5 );
	DBGA ( R5.L , 6 );
	DBGA ( R6.L , 7 );
	DBGA ( R7.L , 8 );
	R0 = P0;	DBGA ( R0.L , 9 );
	R0 = P1;	DBGA ( R0.L , 10 );
	R0 = P2;	DBGA ( R0.L , 11 );
	R0 = P3;	DBGA ( R0.L , 12 );
	R0 = P4;	DBGA ( R0.L , 13 );
	R0 = P5;	DBGA ( R0.L , 14 );
	R0 = 1;

	pass
@
