/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __CLK_CHAR_H
#define __CLK_CHAR_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLKIN_SYS_SERDES		1
#define CLKIN_REF		2
#define CLK_FLL_SRC		3
#define CLK_PPLL1		4
#define CLK_PPLL2		5
#define CLK_PPLL2_B		6
#define CLK_PPLL3		7
#define CLK_PPLL5		8
#define CLK_PPLL7		9
#define CLK_SPLL		10
#define CLK_MODEM_BASE		11
#define CLK_ULPPLL_1		12
#define CLK_LBINTJPLL		13
#define CLK_AUPLL		14
#define CLK_SCPLL		15
#define CLK_FNPLL		16
#define CLK_PPLL_PCIE		17
#define CLK_PPLL_PCIE1		18
#define CLK_SDPLL		19
#define PCLK		20
#define CLK_GATE_PPLL1		21
#define CLK_GATE_PPLL2		22
#define CLK_GATE_PPLL2_B		23
#define CLK_GATE_PPLL3		24
#define CLK_GATE_PPLL7		25
#define CLK_GATE_PPLL0_MEDIA		26
#define CLK_GATE_PPLL1_MEDIA		27
#define CLK_GATE_PPLL2_MEDIA		28
#define CLK_GATE_PPLL2B_MEDIA		29
#define CLK_GATE_PPLL3_MEDIA		30
#define CLK_GATE_PPLL7_MEDIA		31
#define CLK_GATE_PPLL0_M2		32
#define CLK_GATE_PPLL1_M2		33
#define CLK_GATE_PPLL2_M2		34
#define CLK_GATE_PPLL2B_M2		35
#define CLK_GATE_PPLL3_M2		36
#define CLK_PPLL_EPS		37
#define CLK_SYS_INI		38
#define CLK_DIV_SYSBUS		39
#define CLK_DIV_CFGBUS		40
#define PCLK_GPIO0		41
#define PCLK_GPIO1		42
#define PCLK_GPIO2		43
#define PCLK_GPIO3		44
#define PCLK_GPIO4		45
#define PCLK_GPIO5		46
#define PCLK_GPIO6		47
#define PCLK_GPIO7		48
#define PCLK_GPIO8		49
#define PCLK_GPIO9		50
#define PCLK_GPIO10		51
#define PCLK_GPIO11		52
#define PCLK_GPIO12		53
#define PCLK_GPIO13		54
#define PCLK_GPIO14		55
#define PCLK_GPIO15		56
#define PCLK_GPIO16		57
#define PCLK_GPIO17		58
#define PCLK_GPIO18		59
#define PCLK_GPIO19		60
#define PCLK_GPIO20		61
#define PCLK_GPIO21		62
#define PCLK_GATE_WD0_HIGH		63
#define CLK_GATE_WD0_HIGH		64
#define PCLK_GATE_WD0		65
#define PCLK_GATE_WD1		66
#define CLK_MUX_WD0		67
#define CODECCSSI_MUX		68
#define CLK_GATE_CODECSSI		69
#define PCLK_GATE_CODECSSI		70
#define CLK_DIV_AOBUS_334M		71
#define CLK_DIV_AOBUS		72
#define CLK_FACTOR_TCXO		73
#define CLK_GATE_TIMER5_A		74
#define CLK_ANDGT_HSDT1_USBDP		75
#define CLK_DIV_HSDT1_USBDP		76
#define CLK_GATE_HSDT1_USBDP		77
#define HCLK_GATE_USB3OTG		78
#define CLK_MUX_USB_DOCK		79
#define AUTODIV_SYSBUS		80
#define AUTODIV_HSDT1BUS		81
#define PCLK_GATE_IOC		82
#define PCLK_GATE_HSDT0_PCIE		83
#define PCLK_GATE_HSDT1_PCIE1		84
#define PCLK_DIV_PCIE		85
#define PCLK_ANDGT_PCIE		86
#define CLK_ATDVFS		87
#define ATCLK		88
#define PCLK_DBG		89
#define PCLK_DIV_DBG		90
#define ACLK_GATE_PERF_STAT		91
#define PCLK_GATE_PERF_STAT		92
#define CLK_DIV_PERF_STAT		93
#define CLK_PERF_DIV_GT		94
#define CLK_GATE_PERF_STAT		95
#define CLK_DIV_CSSYSDBG		96
#define CLK_GATE_CSSYSDBG		97
#define CLK_DIV_DMABUS		98
#define CLK_GATE_DMAC		99
#define CLK_GATE_DMA_IOMCU		100
#define CLK_GATE_SOCP_ACPU		101
#define CLK_DIV_SOCP_DEFLATE		102
#define CLK_SOCP_DEFLATE_GT		103
#define CLK_GATE_SOCP_DEFLATE		104
#define CLK_GATE_TCLK_SOCP		105
#define CLK_GATE_TIME_STAMP_GT		106
#define CLK_DIV_TIME_STAMP		107
#define CLK_GATE_TIME_STAMP		108
#define CLK_GATE_IPF		109
#define CLK_GATE_SDIO		110
#define HCLK_GATE_SDIO		111
#define PCLK_GATE_DSI0		112
#define PCLK_GATE_DSI1		113
#define CLK_GATE_LDI0		114
#define CLK_GATE_VENC2		115
#define CLK_GATE_PPLL5		116
#define CLK_GATE_FD_FUNC		117
#define CLK_GATE_FDAI_FUNC		118
#define CLK_DIV_HSDT1BUS		119
#define CLK_ANDGT_SD_PERI		120
#define CLK_DIV_SD_PERI		121
#define CLK_GATE_SD_PERI		122
#define CLK_MUX_SD_PLL		123
#define CLK_DIV_SD		124
#define CLK_ANDGT_SD		125
#define CLK_SD_SYS		126
#define CLK_MUX_A53HPM		127
#define CLK_A53HPM_ANDGT		128
#define CLK_DIV_A53HPM		129
#define CLK_320M_PLL_GT		130
#define CLK_DIV_320M		131
#define CLK_GATE_UART4		132
#define PCLK_GATE_UART4		133
#define CLK_MUX_UARTH		134
#define CLK_DIV_UARTH		135
#define CLK_ANDGT_UARTH		136
#define CLK_GATE_UART5		137
#define PCLK_GATE_UART5		138
#define CLK_MUX_UARTL		139
#define CLK_DIV_UARTL		140
#define CLK_ANDGT_UARTL		141
#define CLK_GATE_UART0		142
#define PCLK_GATE_UART0		143
#define CLK_MUX_UART0		144
#define CLK_DIV_UART0		145
#define CLK_ANDGT_UART0		146
#define CLK_FACTOR_UART0		147
#define CLK_UART0_DBG		148
#define CLK_GATE_I2C2_ACPU		149
#define CLK_GATE_I2C3		150
#define CLK_GATE_I2C4		151
#define CLK_GATE_I2C6_ACPU		152
#define CLK_GATE_I2C7		153
#define PCLK_GATE_I2C2		154
#define PCLK_GATE_I2C3		155
#define PCLK_GATE_I2C4		156
#define PCLK_GATE_I2C6_ACPU		157
#define PCLK_GATE_I2C7		158
#define CLK_DIV_I2C		159
#define CLK_MUX_I2C		160
#define CLK_ANDGT_I3C4		161
#define CLK_DIV_I3C4		162
#define CLK_GATE_I3C4		163
#define PCLK_GATE_I3C4		164
#define CLK_ANDGT_SPI1		165
#define CLK_DIV_SPI1		166
#define CLK_MUX_SPI1		167
#define CLK_GATE_SPI1		168
#define CLK_ANDGT_SPI4		169
#define CLK_DIV_SPI4		170
#define CLK_MUX_SPI4		171
#define CLK_GATE_SPI4		172
#define PCLK_GATE_SPI1		173
#define PCLK_GATE_SPI4		174
#define CLK_GATE_USB3OTG_REF		175
#define CLK_USB3_32K_DIV		176
#define CLK_FACTOR_USB3PHY_PLL		177
#define CLK_USB2PHY_REF_DIV		178
#define CLK_MUX_ULPI		179
#define CLK_HSDT1_EUSB_MUX		180
#define CLK_GATE_HSDT1_EUSB		181
#define CLK_GATE_ABB_USB		182
#define CLK_PCIE1PLL_SERDES		183
#define CLK_GATE_UFSPHY_REF		184
#define CLK_GATE_UFSIO_REF		185
#define CLK_GATE_AO_ASP		186
#define CLK_DIV_AO_ASP		187
#define CLK_MUX_AO_ASP		188
#define CLK_DIV_AO_ASP_GT		189
#define PCLK_GATE_PCTRL		190
#define CLK_ANDGT_PTP		191
#define CLK_DIV_PTP		192
#define CLK_GATE_BLPWM1		193
#define CLK_GATE_BLPWM		194
#define CLK_SYSCNT_DIV		195
#define CLK_GATE_GPS_REF		196
#define CLK_MUX_GPS_REF		197
#define CLK_GATE_MDM2GPS0		198
#define CLK_GATE_MDM2GPS1		199
#define CLK_GATE_MDM2GPS2		200
#define CLK_GATE_EDC0FREQ		201
#define CLK_GATE_LDI1		202
#define PERI_VOLT_HOLD		203
#define PERI_VOLT_MIDDLE		204
#define PERI_VOLT_LOW		205
#define EPS_VOLT_HIGH		206
#define EPS_VOLT_MIDDLE		207
#define EPS_VOLT_LOW		208
#define VENC_VOLT_HOLD		209
#define VDEC_VOLT_HOLD		210
#define EDC_VOLT_HOLD		211
#define EFUSE_VOLT_HOLD		212
#define LDI0_VOLT_HOLD		213
#define HISE_VOLT_HOLD		214
#define CLK_MUX_DPCTRL_16M		215
#define CLK_GT_DPCTRL_16M		216
#define CLK_DIV_DPCTRL_16M		217
#define CLK_GATE_DPCTRL_16M		218
#define CLK_MUX_DPCTR_PIXEL		219
#define CLK_ANDGT_DPCTR_PIXEL		220
#define CLK_DIV_DPCTR_PIXEL		221
#define CLK_GATE_DPCTRL_PIXEL		222
#define ACLK_GATE_DPCTRL		223
#define CLK_GT_ISP_I2C		224
#define CLK_DIV_ISP_I2C		225
#define CLK_GATE_ISP_I2C_MEDIA		226
#define CLK_GATE_ISP_SNCLK0		227
#define CLK_GATE_ISP_SNCLK1		228
#define CLK_GATE_ISP_SNCLK2		229
#define CLK_GATE_ISP_SNCLK3		230
#define CLK_ISP_SNCLK_MUX0		231
#define CLK_ISP_SNCLK_DIV0		232
#define CLK_ISP_SNCLK_MUX1		233
#define CLK_ISP_SNCLK_DIV1		234
#define CLK_ISP_SNCLK_MUX2		235
#define CLK_ISP_SNCLK_DIV2		236
#define CLK_ISP_SNCLK_MUX3		237
#define CLK_ISP_SNCLK_DIV3		238
#define CLK_ISP_SNCLK_FAC		239
#define CLK_ISP_SNCLK_ANGT		240
#define CLK_GATE_RXDPHY0_CFG		241
#define CLK_GATE_RXDPHY1_CFG		242
#define CLK_GATE_RXDPHY2_CFG		243
#define CLK_GATE_RXDPHY3_CFG		244
#define CLK_GATE_RXDPHY4_CFG		245
#define CLK_GATE_RXDPHY5_CFG		246
#define CLK_GATE_RXDPHY_CFG		247
#define CLK_DIV_RXDPHY_CFG		248
#define CLKANDGT_RXDPHY_CFG		249
#define CLK_GATE_TXDPHY0_CFG		250
#define CLK_GATE_TXDPHY0_REF		251
#define CLK_GATE_TXDPHY1_CFG		252
#define CLK_GATE_TXDPHY1_REF		253
#define CLK_MUX_RXDPHY_CFG		254
#define CLK_MEDIA_COMMON_SW		255
#define CLK_MEDIA_COMMON_DIV		256
#define CLK_SW_AO_LOADMONITOR		257
#define PCLK_GATE_LOADMONITOR		258
#define CLK_GATE_LOADMONITOR		259
#define CLK_DIV_LOADMONITOR		260
#define CLK_GT_LOADMONITOR		261
#define PCLK_GATE_LOADMONITOR_L		262
#define CLK_GATE_LOADMONITOR_L		263
#define PCLK_GATE_LOADMONITOR_2		264
#define CLK_GATE_LOADMONITOR_2		265
#define CLK_GATE_MEDIA_TCXO		266
#define CLK_GATE_IVP1DSP_COREFREQ		267
#define CLK_GATE_ISPFUNCFREQ		268
#define CLK_GATE_ISPFUN2CFREQ		269
#define CLK_GATE_ISPFUN3CFREQ		270
#define CLK_GATE_ISPFUN4CFREQ		271
#define CLK_GATE_ISPFUN5CFREQ		272
#define CLK_ADE_FUNC_MUX		273
#define CLK_DIV_ADE_FUNC		274
#define CLK_SW_MMBUF		275
#define ACLK_DIV_MMBUF		276
#define PCLK_DIV_MMBUF		277
#define CLK_GATE_SPE_GT		278
#define CLK_DIV_SPE		279
#define CLK_GATE_SPE_REF		280
#define HCLK_GATE_SPE		281
#define CLK_GATE_SPE		282
#define CLK_GATE_MAA_REF		283
#define ACLK_GATE_MAA		284
#define CLK_UART6		285
#define CLK_GATE_I2C0		286
#define CLK_GATE_I2C1		287
#define CLK_GATE_I2C2		288
#define CLK_GATE_SPI0		289
#define CLK_FAC_180M		290
#define CLK_GATE_IOMCU_PERI0		291
#define CLK_GATE_SPI2		292
#define CLK_GATE_UART3		293
#define CLK_GATE_UART8		294
#define CLK_GATE_UART7		295
#define OSC32K		296
#define OSC19M		297
#define CLK_480M		298
#define CLK_INVALID		299
#define AUTODIV_CFGBUS		300
#define AUTODIV_DMABUS		301
#define AUTODIV_ISP_DVFS		302
#define AUTODIV_ISP		303
#define CLK_GATE_ATDIV_HSDT1BUS		304
#define CLK_GATE_ATDIV_DMA		305
#define CLK_GATE_ATDIV_CFG		306
#define CLK_GATE_ATDIV_SYS		307
#define CLK_FPGA_1P92		308
#define CLK_FPGA_2M		309
#define CLK_FPGA_10M		310
#define CLK_FPGA_19M		311
#define CLK_FPGA_20M		312
#define CLK_FPGA_24M		313
#define CLK_FPGA_26M		314
#define CLK_FPGA_27M		315
#define CLK_FPGA_32M		316
#define CLK_FPGA_40M		317
#define CLK_FPGA_48M		318
#define CLK_FPGA_50M		319
#define CLK_FPGA_57M		320
#define CLK_FPGA_60M		321
#define CLK_FPGA_64M		322
#define CLK_FPGA_80M		323
#define CLK_FPGA_100M		324
#define CLK_FPGA_160M		325


/* clk_hsdt_crg */
#define CLK_GATE_PCIE0PLL		0
#define CLK_GATE_PCIEPHY_REF		1
#define CLK_GATE_PCIE1PHY_REF		2
#define PCLK_GATE_PCIE_SYS		3
#define PCLK_GATE_PCIE1_SYS		4
#define PCLK_GATE_PCIE_PHY		5
#define PCLK_GATE_PCIE1_PHY		6
#define CLK_GATE_HSDT0_PCIE0_MCU		7
#define CLK_GATE_HSDT0_PCIE1_MCU		8
#define CLK_GATE_HSDT0_PCIE0_MCU_BUS		9
#define CLK_GATE_HSDT0_PCIE1_MCU_BUS		10
#define CLK_GATE_HSDT0_PCIE0_MCU_32K		11
#define CLK_GATE_HSDT0_PCIE1_MCU_32K		12
#define CLK_GATE_HSDT0_PCIE0_MCU_19P2		13
#define CLK_GATE_HSDT0_PCIE1_MCU_19P2		14
#define ACLK_GATE_PCIE		15
#define CLK_GATE_HSDT_TCU		16
#define CLK_GATE_HSDT_TBU		17
#define CLK_GATE_PCIE1_TBU		18
#define ACLK_GATE_PCIE1		19


/* clk_hsdt1_crg */
#define CLK_GATE_PCIE1PLL		0
#define ACLK_GATE_USB3OTG		1
#define ACLK_GATE_USB3OTG_ASYNCBRG		2
#define CLK_GATE_SD		3
#define HCLK_GATE_SD		4
#define CLK_MUX_SD_SYS		5
#define CLK_ANDGT_SDPLL		6
#define CLK_DIV_SDPLL		7
#define CLK_SD_SYS_GT		8
#define CLK_GATE_USB31PHY_APB		9
#define HCLK_GATE_DCDR_MUX		10
#define CLK_GATE_HI_USB3_SUSPEND		11
#define CLK_GATE_USBDP_MCU_32K		12
#define CLK_GATE_SNP_USB3_SUSPEND		13
#define CLK_GATE_HSDT1_USBDP_MCU		14
#define CLK_GATE_HSDT1_USBDP_MCU_BUS		15
#define CLK_GATE_HI_USB3_SYS		16
#define ACLK_GATE_HI_USB3		17
#define ACLK_GATE_SNP_USB3		18
#define CLK_GATE_HSDT1_USBDP_MCU_19P2		19
#define PCLK_GATE_USB2PHY		20
#define CLK_GATE_HI_USB3CTRL_REF		21
#define CLK_GATE_SNP_USB3CTRL_REF		22
#define PCLK_GATE_USB_SCTRL		23
#define CLK_ANDGT_USB2PHY_REF		24
#define CLK_GATE_USB2PHY_REF		25
#define CLK_GATE_ULPI_REF		26
#define CLK_GATE_USBDP_AUX		27
#define PCLK_GATE_DPCTRL		28


/* clk_sctrl */
#define CLK_GATE_AUPLL		0
#define CLK_GATE_TIMER5_B		1
#define CLK_MUX_TIMER5_A		2
#define CLK_MUX_TIMER5_B		3
#define CLK_GATE_TIMER5		4
#define CLK_MUX_I2C9		5
#define CLK_ANDGT_I2C9		6
#define CLK_DIV_I2C9		7
#define CLK_GATE_I2C9		8
#define PCLK_GATE_I2C9		9
#define CLK_ANDGT_SPI3_ULPPLL		10
#define CLK_DIV_SPI3_ULPPLL		11
#define CLK_ANDGT_SPI3		12
#define CLK_DIV_SPI3		13
#define CLK_MUX_SPI3		14
#define CLK_GATE_SPI		15
#define PCLK_GATE_SPI		16
#define CLK_ANDGT_SPI5_ULPPLL		17
#define CLK_DIV_SPI5_ULPPLL		18
#define CLK_ANDGT_SPI5		19
#define CLK_DIV_SPI5		20
#define CLK_MUX_SPI5		21
#define CLK_GATE_SPI5		22
#define PCLK_GATE_SPI5		23
#define CLK_ANDGT_32KPLL_PCIEAUX		24
#define CLK_DIV_32KPLL_PCIEAUX		25
#define CLK_MUX_PCIEAUX		26
#define CLK_GATE_HSDT0_PCIEAUX		27
#define CLK_GATE_PCIEAUX		28
#define CLK_GATE_PCIE1AUX		29
#define PCLK_GATE_RTC		30
#define PCLK_AO_GPIO0		31
#define PCLK_AO_GPIO1		32
#define PCLK_AO_GPIO2		33
#define PCLK_AO_GPIO3		34
#define PCLK_AO_GPIO4		35
#define PCLK_AO_GPIO5		36
#define PCLK_AO_GPIO6		37
#define PCLK_AO_GPIO29		38
#define PCLK_AO_GPIO30		39
#define PCLK_AO_GPIO31		40
#define PCLK_AO_GPIO32		41
#define PCLK_AO_GPIO33		42
#define PCLK_AO_GPIO34		43
#define PCLK_AO_GPIO35		44
#define PCLK_AO_GPIO36		45
#define CLK_ANDGT_BLPWM2		46
#define CLK_DIV_BLPWM2		47
#define CLK_GATE_BLPWM2		48
#define PCLK_GATE_SYSCNT		49
#define CLK_GATE_SYSCNT		50
#define CLKMUX_SYSCNT		51
#define CLKGT_ASP_CODEC		52
#define CLKDIV_ASP_CODEC		53
#define CLK_ASP_CODEC		54
#define CLK_GATE_ASP_SUBSYS		55
#define CLK_MUX_ASP_PLL		56
#define CLK_AO_ASP_32KPLL_MUX		57
#define CLK_GATE_ASP_TCXO		58
#define CLK_GATE_DP_AUDIO_PLL		59
#define CLKDIV_DP_AUDIO_PLL_AO		60
#define CLKGT_DP_AUDIO_PLL_AO		61
#define CLK_MUX_AO_CAMERA		62
#define CLK_ANDGT_AO_CAMERA		63
#define CLK_DIV_AO_CAMERA		64
#define CLK_GATE_AO_CAMERA		65
#define PCLK_GATE_AO_LOADMONITOR		66
#define CLK_GATE_AO_LOADMONITOR		67
#define CLK_DIV_AO_LOADMONITOR		68
#define CLK_GT_AO_LOADMONITOR		69


/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0


/* clk_media1_crg */
#define ACLK_GATE_MEDIA_COMMON		0
#define ACLK_GATE_QIC_DSS		1
#define PCLK_GATE_MEDIA_COMMON		2
#define PCLK_GATE_QIC_DSS_CFG		3
#define PCLK_GATE_MMBUF_CFG		4
#define PCLK_GATE_DISP_QIC_SUBSYS		5
#define ACLK_GATE_DISP_QIC_SUBSYS		6
#define PCLK_GATE_DSS		7
#define CLK_DSS_TCXO		8
#define ACLK_GATE_DSS		9
#define CLK_MUX_VIVOBUS		10
#define CLK_GATE_VIVOBUS_ANDGT		11
#define CLK_DIV_VIVOBUS		12
#define CLK_GATE_VIVOBUS		13
#define CLK_MUX_VDEC		14
#define CLK_ANDGT_VDEC		15
#define CLK_DIV_VDEC		16
#define CLK_GATE_VDECFREQ		17
#define PCLK_GATE_VDEC		18
#define ACLK_GATE_VDEC		19
#define CLKANDGT_MEDIA_COMMON		20
#define CLK_GATE_MEDIA_COMMONFREQ		21
#define CLK_GATE_BRG		22
#define PCLK_GATE_MEDIA1_LM		23
#define CLK_GATE_LOADMONITOR_MEDIA1		24
#define CLK_MUX_ARPP		25
#define CLK_ANDGT_ARPP		26
#define CLK_DIV_ARPP		27
#define CLK_GATE_ARPPFREQ		28
#define CLK_JPG_FUNC_MUX		29
#define CLK_ANDGT_JPG_FUNC		30
#define CLK_DIV_JPG_FUNC		31
#define CLK_GATE_JPG_FUNCFREQ		32
#define ACLK_GATE_JPG		33
#define PCLK_GATE_JPG		34
#define ACLK_GATE_ASC		35
#define CLK_GATE_DSS_AXI_MM		36
#define CLK_GATE_MMBUF		37
#define PCLK_GATE_MMBUF		38
#define CLK_MMBUF_PLL_ANDGT		39
#define PCLK_MMBUF_ANDGT		40
#define CLK_GATE_ATDIV_VIVO		41
#define CLK_GATE_ATDIV_VDEC		42


/* clk_media2_crg */
#define PCLK_GATE_ISP_QIC_SUBSYS		0
#define ACLK_GATE_ISP_QIC_SUBSYS		1
#define ACLK_GATE_ISP		2
#define CLK_GATE_VCODECBUS		3
#define CLK_GATE_VCODECBUS2DDR		4
#define CLK_DIV_VCODECBUS		5
#define CLK_GATE_VCODECBUS_GT		6
#define CLK_VCODEC_SYSPLL0		7
#define CLK_MUX_VCODECBUS		8
#define CLK_MUX_VENC		9
#define CLK_ANDGT_VENC		10
#define CLK_DIV_VENC		11
#define CLK_GATE_VENCFREQ		12
#define PCLK_GATE_VENC		13
#define ACLK_GATE_VENC		14
#define CLK_MUX_ISPI2C		15
#define CLK_GATE_ISPI2C		16
#define CLK_GATE_ISP_SYS		17
#define CLK_MUX_ISPCPU		18
#define CLK_ANDGT_ISPCPU		19
#define CLK_DIV_ISPCPU		20
#define CLK_GATE_ISPCPU		21
#define CLK_ANDGT_ISP_I3C		22
#define CLK_DIV_ISP_I3C		23
#define CLK_GATE_ISP_I3C		24
#define PCLK_GATE_MEDIA2_LM		25
#define CLK_GATE_LOADMONITOR_MEDIA2		26
#define CLK_GATE_IVP32DSP_TCXO		27
#define CLK_MUX_IVP32DSP_CORE		28
#define CLK_ANDGT_IVP32DSP_CORE		29
#define CLK_DIV_IVP32DSP_CORE		30
#define CLK_GATE_IVP32DSP_COREFREQ		31
#define CLK_ANDGT_ADE_FUNC		32
#define CLK_GATE_ADE_FUNCFREQ		33
#define CLK_GATE_AUTODIV_VCODECBUS		34
#define CLK_GATE_ATDIV_VENC		35
#define CLK_GATE_ATDIV_ISPCPU		36


/* clk_pctrl */


/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D0		2
#define CLK_DDRC_FREQ0		3
#define CLK_DDRC_MAX0		4
#define CLK_DDRC_MIN0		5


/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_PMU32KA		1
#define CLK_PMU32KB		2
#define CLK_PMU32KC		3
#define CLK_PMUAUDIOCLK		4
#define CLK_EUSB_38M4		5


/* clk_interactive */


#define CLK_GATE_EDC0		0
#define CLK_GATE_VDEC		1
#define CLK_GATE_VENC		2
#define CLK_GATE_ISPFUNC		3
#define CLK_GATE_JPG_FUNC		4
#define CLK_GATE_MEDIA_COMMON		5
#define CLK_GATE_IVP32DSP_CORE		6
#define CLK_GATE_IVP1DSP_CORE		7
#define CLK_GATE_ISPFUNC2		8
#define CLK_GATE_ISPFUNC3		9
#define CLK_GATE_ISPFUNC4		10
#define CLK_GATE_ISPFUNC5		11
#define CLK_GATE_ADE_FUNC		12
#define CLK_GATE_ARPP		13
#define CLK_GATE_HIFACE		14


#endif /* __CLK_CHAR_H */
