// Seed: 103680572
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wand id_3;
  assign id_3 = 1 && -1;
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire [id_1 : -1] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_5;
endmodule
