if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 600000 600000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17468
Number of terminals:      132
Number of snets:          2
Number of nets:           12141

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 614.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 371283.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 41981.
[INFO DRT-0033] via shape region query size = 12780.
[INFO DRT-0033] met2 shape region query size = 7733.
[INFO DRT-0033] via2 shape region query size = 10224.
[INFO DRT-0033] met3 shape region query size = 7733.
[INFO DRT-0033] via3 shape region query size = 10224.
[INFO DRT-0033] met4 shape region query size = 2892.
[INFO DRT-0033] via4 shape region query size = 288.
[INFO DRT-0033] met5 shape region query size = 336.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2539 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 608 unique inst patterns.
[INFO DRT-0084]   Complete 6519 groups.
#scanned instances     = 17468
#unique  instances     = 614
#stdCellGenAp          = 18985
#stdCellValidPlanarAp  = 80
#stdCellValidViaAp     = 14446
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46111
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:28, elapsed time = 00:00:10, memory = 229.70 (MB), peak = 228.29 (MB)

[INFO DRT-0157] Number of guides:     94927

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 86 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34275.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 25844.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13429.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1128.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 369.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48073 vertical wires in 2 frboxes and 26973 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 5593 vertical wires in 2 frboxes and 9161 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 389.59 (MB), peak = 388.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 389.66 (MB), peak = 388.30 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 658.92 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 1132.04 (MB).
    Completing 30% with 1492 violations.
    elapsed time = 00:00:09, memory = 872.72 (MB).
    Completing 40% with 1492 violations.
    elapsed time = 00:00:09, memory = 1088.83 (MB).
    Completing 50% with 1492 violations.
    elapsed time = 00:00:17, memory = 1178.46 (MB).
    Completing 60% with 3139 violations.
    elapsed time = 00:00:22, memory = 1194.26 (MB).
    Completing 70% with 3139 violations.
    elapsed time = 00:00:26, memory = 1379.54 (MB).
    Completing 80% with 4513 violations.
    elapsed time = 00:00:33, memory = 1184.95 (MB).
    Completing 90% with 4513 violations.
    elapsed time = 00:00:35, memory = 1548.72 (MB).
    Completing 100% with 6060 violations.
    elapsed time = 00:00:45, memory = 1124.57 (MB).
[INFO DRT-0199]   Number of violations = 6991.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     13      0      0      0      0
Metal Spacing       52      0   1191    242     38      1
Min Hole             0      0      6      0      0      0
Recheck              7      0    661    241     10     12
Short                0      0   4135    375      3      4
[INFO DRT-0267] cpu time = 00:07:52, elapsed time = 00:00:45, memory = 1412.89 (MB), peak = 1586.16 (MB)
Total wire length = 362203 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 163014 um.
Total wire length on LAYER met2 = 153353 um.
Total wire length on LAYER met3 = 26633 um.
Total wire length on LAYER met4 = 19159 um.
Total wire length on LAYER met5 = 42 um.
Total number of vias = 97395.
Up-via summary (total 97395):

------------------------
 FR_MASTERSLICE        0
            li1    46230
           met1    48401
           met2     2088
           met3      674
           met4        2
------------------------
                   97395


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6991 violations.
    elapsed time = 00:00:00, memory = 1573.37 (MB).
    Completing 20% with 6991 violations.
    elapsed time = 00:00:02, memory = 1743.77 (MB).
    Completing 30% with 6242 violations.
    elapsed time = 00:00:10, memory = 1501.17 (MB).
    Completing 40% with 6242 violations.
    elapsed time = 00:00:10, memory = 1702.66 (MB).
    Completing 50% with 6242 violations.
    elapsed time = 00:00:17, memory = 1704.82 (MB).
    Completing 60% with 5378 violations.
    elapsed time = 00:00:20, memory = 1601.04 (MB).
    Completing 70% with 5378 violations.
    elapsed time = 00:00:23, memory = 1805.63 (MB).
    Completing 80% with 4848 violations.
    elapsed time = 00:00:31, memory = 1541.47 (MB).
    Completing 90% with 4848 violations.
    elapsed time = 00:00:34, memory = 1906.85 (MB).
    Completing 100% with 3805 violations.
    elapsed time = 00:00:42, memory = 1522.71 (MB).
[INFO DRT-0199]   Number of violations = 3805.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          8      0      0      0
Metal Spacing        0    651    136      5
Short                0   2857    147      1
[INFO DRT-0267] cpu time = 00:06:52, elapsed time = 00:00:42, memory = 1526.81 (MB), peak = 1917.41 (MB)
Total wire length = 358887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 160901 um.
Total wire length on LAYER met2 = 152008 um.
Total wire length on LAYER met3 = 26752 um.
Total wire length on LAYER met4 = 19183 um.
Total wire length on LAYER met5 = 42 um.
Total number of vias = 96796.
Up-via summary (total 96796):

------------------------
 FR_MASTERSLICE        0
            li1    46197
           met1    47837
           met2     2098
           met3      662
           met4        2
------------------------
                   96796


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3805 violations.
    elapsed time = 00:00:00, memory = 1526.81 (MB).
    Completing 20% with 3805 violations.
    elapsed time = 00:00:00, memory = 1862.45 (MB).
    Completing 30% with 3936 violations.
    elapsed time = 00:00:10, memory = 1532.63 (MB).
    Completing 40% with 3936 violations.
    elapsed time = 00:00:10, memory = 1532.63 (MB).
    Completing 50% with 3936 violations.
    elapsed time = 00:00:18, memory = 1726.96 (MB).
    Completing 60% with 3986 violations.
    elapsed time = 00:00:21, memory = 1532.63 (MB).
    Completing 70% with 3986 violations.
    elapsed time = 00:00:23, memory = 1866.85 (MB).
    Completing 80% with 3913 violations.
    elapsed time = 00:00:33, memory = 1548.29 (MB).
    Completing 90% with 3913 violations.
    elapsed time = 00:00:37, memory = 1968.93 (MB).
    Completing 100% with 3814 violations.
    elapsed time = 00:00:53, memory = 1548.98 (MB).
[INFO DRT-0199]   Number of violations = 3814.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          5      0      0      0
Metal Spacing        0    643    141      4
Short                0   2847    174      0
[INFO DRT-0267] cpu time = 00:07:18, elapsed time = 00:00:53, memory = 1548.98 (MB), peak = 1967.49 (MB)
Total wire length = 358258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 160765 um.
Total wire length on LAYER met2 = 151635 um.
Total wire length on LAYER met3 = 26694 um.
Total wire length on LAYER met4 = 19117 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 96312.
Up-via summary (total 96312):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47395
           met2     2049
           met3      670
           met4        2
------------------------
                   96312


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3814 violations.
    elapsed time = 00:00:00, memory = 1548.98 (MB).
    Completing 20% with 3814 violations.
    elapsed time = 00:00:01, memory = 1928.41 (MB).
    Completing 30% with 2933 violations.
    elapsed time = 00:00:13, memory = 1565.59 (MB).
    Completing 40% with 2933 violations.
    elapsed time = 00:00:13, memory = 1565.59 (MB).
    Completing 50% with 2933 violations.
    elapsed time = 00:00:18, memory = 1765.54 (MB).
    Completing 60% with 2184 violations.
    elapsed time = 00:00:23, memory = 1565.60 (MB).
    Completing 70% with 2184 violations.
    elapsed time = 00:00:24, memory = 1917.01 (MB).
    Completing 80% with 1377 violations.
    elapsed time = 00:00:37, memory = 1565.60 (MB).
    Completing 90% with 1377 violations.
    elapsed time = 00:00:37, memory = 1934.22 (MB).
    Completing 100% with 691 violations.
    elapsed time = 00:00:53, memory = 1570.11 (MB).
[INFO DRT-0199]   Number of violations = 691.
Viol/Layer        met1    via   met2
Cut Spacing          0      2      0
Metal Spacing      212      0     32
Min Hole             3      0      0
Short              415      0     27
[INFO DRT-0267] cpu time = 00:05:06, elapsed time = 00:00:53, memory = 1572.11 (MB), peak = 2031.34 (MB)
Total wire length = 357679 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 152179 um.
Total wire length on LAYER met2 = 151639 um.
Total wire length on LAYER met3 = 34432 um.
Total wire length on LAYER met4 = 19382 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 98240.
Up-via summary (total 98240):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47792
           met2     3561
           met3      689
           met4        2
------------------------
                   98240


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 691 violations.
    elapsed time = 00:00:00, memory = 1572.11 (MB).
    Completing 20% with 691 violations.
    elapsed time = 00:00:00, memory = 1572.11 (MB).
    Completing 30% with 517 violations.
    elapsed time = 00:00:05, memory = 1572.12 (MB).
    Completing 40% with 517 violations.
    elapsed time = 00:00:05, memory = 1572.12 (MB).
    Completing 50% with 517 violations.
    elapsed time = 00:00:06, memory = 1736.87 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:09, memory = 1572.12 (MB).
    Completing 70% with 242 violations.
    elapsed time = 00:00:09, memory = 1572.12 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:10, memory = 1572.12 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:10, memory = 1572.12 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:11, memory = 1572.12 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1
Metal Spacing        8
Short               19
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:11, memory = 1572.12 (MB), peak = 2031.34 (MB)
Total wire length = 357658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151912 um.
Total wire length on LAYER met2 = 151649 um.
Total wire length on LAYER met3 = 34613 um.
Total wire length on LAYER met4 = 19437 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 98257.
Up-via summary (total 98257):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47778
           met2     3586
           met3      695
           met4        2
------------------------
                   98257


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1572.12 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1572.12 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 1572.12 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 1572.12 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 1572.12 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:04, memory = 1572.80 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:04, memory = 1572.80 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:05, memory = 1572.80 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:05, memory = 1572.80 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:05, memory = 1572.80 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1
Metal Spacing        5
Short                6
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 1572.80 (MB), peak = 2031.34 (MB)
Total wire length = 357660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151910 um.
Total wire length on LAYER met2 = 151648 um.
Total wire length on LAYER met3 = 34616 um.
Total wire length on LAYER met4 = 19437 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 98256.
Up-via summary (total 98256):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47777
           met2     3586
           met3      695
           met4        2
------------------------
                   98256


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1572.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1572.80 (MB), peak = 2031.34 (MB)
Total wire length = 357655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151878 um.
Total wire length on LAYER met2 = 151656 um.
Total wire length on LAYER met3 = 34637 um.
Total wire length on LAYER met4 = 19437 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 98256.
Up-via summary (total 98256):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47773
           met2     3590
           met3      695
           met4        2
------------------------
                   98256


[INFO DRT-0198] Complete detail routing.
Total wire length = 357655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151878 um.
Total wire length on LAYER met2 = 151656 um.
Total wire length on LAYER met3 = 34637 um.
Total wire length on LAYER met4 = 19437 um.
Total wire length on LAYER met5 = 46 um.
Total number of vias = 98256.
Up-via summary (total 98256):

------------------------
 FR_MASTERSLICE        0
            li1    46196
           met1    47773
           met2     3590
           met3      695
           met4        2
------------------------
                   98256


[INFO DRT-0267] cpu time = 00:28:35, elapsed time = 00:03:34, memory = 1572.80 (MB), peak = 2031.34 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               424    1591.53
  Tap cell                               4815    6024.53
  Antenna cell                             99     247.74
  Clock buffer                             71     982.19
  Timing Repair Buffer                   1376   14466.37
  Inverter                                178    1128.58
  Clock inverter                           50     696.92
  Sequential cell                         450    9263.88
  Multi-Input combinational cell        10005   88780.15
  Total                                 17468  123181.89
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_5/43-openroad-detailedrouting/pipelined_mult.sdc'…
