
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/pa.fromHdl.tcl
# create_project -name COMBINE4MODE -dir "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {MODE4_SANGDON.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MODE3_LEDCHAY_TRAIPHAI.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MODE2_LEDSANGDAN_TATDAN.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MODE1_LEDCHOPTAT.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIV_CLK_4_MODE.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TOP $srcset
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/MODE4_SANGDON.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/MODE3_LEDCHAY_TRAIPHAI.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/MODE2_LEDSANGDAN_TATDAN.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/MODE1_LEDCHOPTAT.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/DIV_CLK_4_MODE.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/TOP.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/TOP.ucf]
Finished Parsing UCF File [G:/HK7/IClab/W3/COMBINE4MODE/COMBINE4MODE/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 63a3a963
update_compile_order -fileset sim_1
startgroup
set_property package_pin N17 [get_ports {freq_sel[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {freq_sel[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {mode_sel[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {mode_sel[0]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {OUT[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {OUT[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {OUT[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {OUT[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {OUT[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {OUT[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {OUT[6]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {OUT[7]}]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
save_constraints
startgroup
set_property package_pin D18 [get_ports reset]
endgroup
set_property is_loc_fixed false [get_ports [list  reset]]
set_property is_loc_fixed true [get_ports [list  reset]]
save_constraints
set_property drive 8 [get_ports [list {OUT[7]} {OUT[6]} {OUT[5]} {OUT[4]} {OUT[3]} {OUT[2]} {OUT[1]} {OUT[0]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Sep 13 09:16:35 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
