<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FirstStageTOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FirstStageTOP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FirstStageTOP.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Comparator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1683565662" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1683565662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
    </transform>
    <transform xil_pn:end_ts="1683566262" xil_pn:in_ck="2332074050336595547" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1683566262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="ExponentPicker.vhd"/>
      <outfile xil_pn:name="FirstStageTOP.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="OpPicker.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="SignPicker.vhd"/>
      <outfile xil_pn:name="TB_Comparator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683566268" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1259054019604422941" xil_pn:start_ts="1683566268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683566268" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9096727871969289887" xil_pn:start_ts="1683566268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683565662" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7014797233536386768" xil_pn:start_ts="1683565662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683566268" xil_pn:in_ck="2332074050336595547" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1683566268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="ExponentPicker.vhd"/>
      <outfile xil_pn:name="FirstStageTOP.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="OpPicker.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="SignPicker.vhd"/>
      <outfile xil_pn:name="TB_Comparator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683566270" xil_pn:in_ck="2332074050336595547" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6338697052247408186" xil_pn:start_ts="1683566268">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
