// Seed: 664177616
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_11 = id_5;
  logic id_12 (
      1,
      id_10 - 1'b0
  );
  always @* id_1 = id_4;
  assign id_10 = id_11;
  assign id_4  = 1;
endmodule
