verilog work "cla_4bit_augment.v"
