{"cores": [{"repository_name": "ibex", "repository_url": "https://www.github.com/antmicro/ibex", "repository_branch": "master", "repository_revision": "37745c5c729110d0cde2c8fb1c9c0e7365feea0f"}, {"repository_name": "Cores-VeeR-EL2", "repository_url": "https://github.com/antmicro/Cores-VeeR-EL2", "repository_branch": "main", "repository_revision": "fd841b8961117908f31c2f2e48ac4797fc12c75e"}, {"repository_name": "caliptra-rtl", "repository_url": "https://github.com/chipsalliance/caliptra-rtl", "repository_branch": "main", "repository_revision": "61fb5bd9eff399947f6e8621bdb1de03ff06e1b8"}]}