Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  2 22:54:50 2021
| Host         : DESKTOP-JQA6TM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 482 register/latch pins with no clock driven by root clock pin: sw4 (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: sw5 (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: sw6 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: clock10hz/new_clock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clock20hz/new_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clock30hz/new_clock_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: clock6P25Mhz/new_clock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clock_381hz/new_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: enter_pw/clock30hz/new_clock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: enter_pw/clock381hz/new_clock_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: enter_pw/my_sp_module2/unit_1/Q_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: enter_pw/my_sp_module2/unit_2/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu_show/snake_start_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: show_vol/clock30hz/new_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: show_vol/clock3P125Mhz/new_clock_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: unit_clk_20k/my_new_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_my_audio_cap/sclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_s/s_o/score_new_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_s/s_o/score_new_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_s/s_o/score_new_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_s/s_o/score_new_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_s/s_o/score_new_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_s/unit_fc/counter_reg[15]/Q (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: unit_s/unit_fc/counter_reg[22]/Q (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: unit_s/unit_fc/counter_reg[23]/Q (HIGH)

 There are 482 register/latch pins with no clock driven by root clock pin: unit_s/unit_fc/counter_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.241        0.000                      0                  921        0.099        0.000                      0                  921        4.500        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.241        0.000                      0                  921        0.099        0.000                      0                  921        4.500        0.000                       0                   649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 3.806ns (44.376%)  route 4.771ns (55.624%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.788    13.587    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    13.711 r  game_mario/game1/mario_read/oled_data[1]_i_1__5/O
                         net (fo=1, routed)           0.000    13.711    game_mario/game1/forest_render/D[1]
    SLICE_X45Y53         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.438    14.779    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)        0.029    14.952    game_mario/game1/forest_render/oled_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 3.806ns (44.392%)  route 4.768ns (55.608%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.785    13.584    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    13.708 r  game_mario/game1/mario_read/oled_data[3]_i_1__5/O
                         net (fo=1, routed)           0.000    13.708    game_mario/game1/forest_render/D[3]
    SLICE_X45Y53         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.438    14.779    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)        0.031    14.954    game_mario/game1/forest_render/oled_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.568ns  (logic 3.806ns (44.420%)  route 4.762ns (55.580%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.780    13.579    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I0_O)        0.124    13.703 r  game_mario/game1/mario_read/oled_data[2]_i_1__5/O
                         net (fo=1, routed)           0.000    13.703    game_mario/game1/forest_render/D[2]
    SLICE_X45Y51         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.439    14.780    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[2]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)        0.029    14.953    game_mario/game1/forest_render/oled_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game3/xian_render/oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 3.472ns (40.168%)  route 5.172ns (59.832%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.589     5.110    game_mario/game3/xian_background_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.564 r  game_mario/game3/xian_background_read/unit_colour_reg_3/DOADO[3]
                         net (fo=2, routed)           1.030     8.594    game_mario/game3/moon_read/out[10]
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.718 r  game_mario/game3/moon_read/oled_data[15]_i_12__0/O
                         net (fo=1, routed)           0.348     9.066    game_mario/game3/moon_read/oled_data[15]_i_12__0_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.190 r  game_mario/game3/moon_read/oled_data[15]_i_8__1/O
                         net (fo=1, routed)           0.577     9.767    game_mario/game3/mario_read/unit_colour_reg
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.124     9.891 r  game_mario/game3/mario_read/oled_data[15]_i_5__1/O
                         net (fo=2, routed)           0.817    10.708    game_mario/game3/mario_read/oled_data[15]_i_5__1_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.832 f  game_mario/game3/mario_read/oled_data[15]_i_11__0/O
                         net (fo=1, routed)           0.434    11.266    game_mario/game3/mario_read/oled_data[15]_i_11__0_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.390 f  game_mario/game3/mario_read/oled_data[15]_i_7__1/O
                         net (fo=1, routed)           0.407    11.797    game_mario/game3/mario_read/oled_data[15]_i_7__1_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.921 r  game_mario/game3/mario_read/oled_data[15]_i_4__1/O
                         net (fo=16, routed)          0.554    12.475    game_mario/game3/mario_read/oled_data[15]_i_4__1_n_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I3_O)        0.124    12.599 r  game_mario/game3/mario_read/oled_data[9]_i_2__1/O
                         net (fo=1, routed)           1.005    13.604    game_mario/game3/bonus_read/unit_colour_reg_2_2
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.150    13.754 r  game_mario/game3/bonus_read/oled_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.754    game_mario/game3/xian_render/unit_colour_reg_3[9]
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.436    14.777    game_mario/game3/xian_render/clock_100Mhz_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[9]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)        0.075    15.089    game_mario/game3/xian_render/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game3/xian_render/oled_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 3.446ns (40.297%)  route 5.106ns (59.703%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.589     5.110    game_mario/game3/xian_background_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.564 r  game_mario/game3/xian_background_read/unit_colour_reg_3/DOADO[3]
                         net (fo=2, routed)           1.030     8.594    game_mario/game3/moon_read/out[10]
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.718 r  game_mario/game3/moon_read/oled_data[15]_i_12__0/O
                         net (fo=1, routed)           0.348     9.066    game_mario/game3/moon_read/oled_data[15]_i_12__0_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.190 r  game_mario/game3/moon_read/oled_data[15]_i_8__1/O
                         net (fo=1, routed)           0.577     9.767    game_mario/game3/mario_read/unit_colour_reg
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.124     9.891 r  game_mario/game3/mario_read/oled_data[15]_i_5__1/O
                         net (fo=2, routed)           0.817    10.708    game_mario/game3/mario_read/oled_data[15]_i_5__1_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.832 f  game_mario/game3/mario_read/oled_data[15]_i_11__0/O
                         net (fo=1, routed)           0.434    11.266    game_mario/game3/mario_read/oled_data[15]_i_11__0_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.390 f  game_mario/game3/mario_read/oled_data[15]_i_7__1/O
                         net (fo=1, routed)           0.407    11.797    game_mario/game3/mario_read/oled_data[15]_i_7__1_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.921 r  game_mario/game3/mario_read/oled_data[15]_i_4__1/O
                         net (fo=16, routed)          0.555    12.476    game_mario/game3/mario_read/oled_data[15]_i_4__1_n_0
    SLICE_X46Y68         LUT5 (Prop_lut5_I3_O)        0.124    12.600 r  game_mario/game3/mario_read/oled_data[8]_i_2__1/O
                         net (fo=1, routed)           0.938    13.538    game_mario/game3/bonus_read/unit_colour_reg_2_3
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.662 r  game_mario/game3/bonus_read/oled_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.662    game_mario/game3/xian_render/unit_colour_reg_3[8]
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.436    14.777    game_mario/game3/xian_render/clock_100Mhz_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[8]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)        0.031    15.045    game_mario/game3/xian_render/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 3.806ns (44.949%)  route 4.661ns (55.051%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.679    13.478    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.602 r  game_mario/game1/mario_read/oled_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    13.602    game_mario/game1/forest_render/D[4]
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.438    14.779    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)        0.077    15.000    game_mario/game1/forest_render/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 3.806ns (44.970%)  route 4.657ns (55.030%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.675    13.474    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.598 r  game_mario/game1/mario_read/oled_data[7]_i_1__5/O
                         net (fo=1, routed)           0.000    13.598    game_mario/game1/forest_render/D[7]
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.438    14.779    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)        0.079    15.002    game_mario/game1/forest_render/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 3.806ns (44.965%)  route 4.658ns (55.035%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.676    13.475    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.599 r  game_mario/game1/mario_read/oled_data[5]_i_1__5/O
                         net (fo=1, routed)           0.000    13.599    game_mario/game1/forest_render/D[5]
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.438    14.779    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)        0.081    15.004    game_mario/game1/forest_render/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game3/xian_render/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 3.472ns (40.710%)  route 5.057ns (59.290%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.589     5.110    game_mario/game3/xian_background_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X1Y13         RAMB36E1                                     r  game_mario/game3/xian_background_read/unit_colour_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.564 r  game_mario/game3/xian_background_read/unit_colour_reg_3/DOADO[3]
                         net (fo=2, routed)           1.030     8.594    game_mario/game3/moon_read/out[10]
    SLICE_X45Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.718 r  game_mario/game3/moon_read/oled_data[15]_i_12__0/O
                         net (fo=1, routed)           0.348     9.066    game_mario/game3/moon_read/oled_data[15]_i_12__0_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.190 r  game_mario/game3/moon_read/oled_data[15]_i_8__1/O
                         net (fo=1, routed)           0.577     9.767    game_mario/game3/mario_read/unit_colour_reg
    SLICE_X46Y74         LUT4 (Prop_lut4_I0_O)        0.124     9.891 r  game_mario/game3/mario_read/oled_data[15]_i_5__1/O
                         net (fo=2, routed)           0.817    10.708    game_mario/game3/mario_read/oled_data[15]_i_5__1_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    10.832 f  game_mario/game3/mario_read/oled_data[15]_i_11__0/O
                         net (fo=1, routed)           0.434    11.266    game_mario/game3/mario_read/oled_data[15]_i_11__0_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I4_O)        0.124    11.390 f  game_mario/game3/mario_read/oled_data[15]_i_7__1/O
                         net (fo=1, routed)           0.407    11.797    game_mario/game3/mario_read/oled_data[15]_i_7__1_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.921 r  game_mario/game3/mario_read/oled_data[15]_i_4__1/O
                         net (fo=16, routed)          0.577    12.498    game_mario/game3/mario_read/oled_data[15]_i_4__1_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I3_O)        0.124    12.622 r  game_mario/game3/mario_read/oled_data[11]_i_2__1/O
                         net (fo=1, routed)           0.867    13.489    game_mario/game3/bonus_read/unit_colour_reg_2_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.150    13.639 r  game_mario/game3/bonus_read/oled_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000    13.639    game_mario/game3/xian_render/unit_colour_reg_3[11]
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.436    14.777    game_mario/game3/xian_render/clock_100Mhz_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  game_mario/game3/xian_render/oled_data_reg[11]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)        0.075    15.089    game_mario/game3/xian_render/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_mario/game1/forest_render/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 3.806ns (45.492%)  route 4.560ns (54.508%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.614     5.135    game_mario/game1/forest_read/clock_100Mhz_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  game_mario/game1/forest_read/unit_colour_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.589 r  game_mario/game1/forest_read/unit_colour_reg_0/DOADO[2]
                         net (fo=2, routed)           1.395     8.983    Oled_display/unit_colour_reg_3_4[2]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.150     9.133 r  Oled_display/oled_data[2]_i_4/O
                         net (fo=1, routed)           0.286     9.419    Oled_display/oled_data[2]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.348     9.767 r  Oled_display/oled_data[2]_i_3__0/O
                         net (fo=1, routed)           0.620    10.387    game_mario/game1/mario_read/unit_colour_reg_8
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.150    10.537 r  game_mario/game1/mario_read/oled_data[2]_i_2__0/O
                         net (fo=2, routed)           0.714    11.252    game_mario/game2/got_moon_read/unit_colour_reg[2][2]
    SLICE_X46Y53         LUT4 (Prop_lut4_I0_O)        0.332    11.584 r  game_mario/game2/got_moon_read/oled_data[15]_i_11/O
                         net (fo=1, routed)           0.282    11.866    game_mario/game2/got_moon_read/oled_data[15]_i_11_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.990 r  game_mario/game2/got_moon_read/oled_data[15]_i_6__0/O
                         net (fo=1, routed)           0.685    12.675    game_mario/game1/mario_read/unit_colour_reg_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  game_mario/game1/mario_read/oled_data[15]_i_3__0/O
                         net (fo=16, routed)          0.578    13.377    game_mario/game1/mario_read/oled_data[15]_i_3__0_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.501 r  game_mario/game1/mario_read/oled_data[11]_i_1__4/O
                         net (fo=1, routed)           0.000    13.501    game_mario/game1/forest_render/D[11]
    SLICE_X51Y52         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.443    14.784    game_mario/game1/forest_render/clock_100Mhz_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  game_mario/game1/forest_render/oled_data_reg[11]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029    14.957    game_mario/game1/forest_render/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 enter_pw/clock30hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_pw/clock30hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  enter_pw/clock30hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  enter_pw/clock30hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    enter_pw/clock30hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  enter_pw/clock30hz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    enter_pw/clock30hz/count_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  enter_pw/clock30hz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    enter_pw/clock30hz/count_reg[28]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    enter_pw/clock30hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 unit_clk_20k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk_20k/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  unit_clk_20k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  unit_clk_20k/count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    unit_clk_20k/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  unit_clk_20k/count_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    unit_clk_20k/count_reg[20]_i_1__8_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  unit_clk_20k/count_reg[24]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.947    unit_clk_20k/count_reg[24]_i_1__8_n_7
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    unit_clk_20k/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clock10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock10hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.563     1.446    clock10hz/clock_100Mhz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    clock10hz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock10hz/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock10hz/count_reg[24]_i_1__6_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  clock10hz/count_reg[28]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.921    clock10hz/count_reg[28]_i_1__6_n_7
    SLICE_X35Y50         FDRE                                         r  clock10hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.829     1.957    clock10hz/clock_100Mhz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock10hz/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clock10hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 enter_pw/clock30hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_pw/clock30hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  enter_pw/clock30hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  enter_pw/clock30hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    enter_pw/clock30hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  enter_pw/clock30hz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    enter_pw/clock30hz/count_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  enter_pw/clock30hz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    enter_pw/clock30hz/count_reg[28]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    enter_pw/clock30hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unit_clk_20k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk_20k/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  unit_clk_20k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  unit_clk_20k/count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    unit_clk_20k/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  unit_clk_20k/count_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    unit_clk_20k/count_reg[20]_i_1__8_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  unit_clk_20k/count_reg[24]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.960    unit_clk_20k/count_reg[24]_i_1__8_n_5
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    unit_clk_20k/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clock10hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock10hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.563     1.446    clock10hz/clock_100Mhz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  clock10hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock10hz/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    clock10hz/count_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clock10hz/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.867    clock10hz/count_reg[24]_i_1__6_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  clock10hz/count_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.932    clock10hz/count_reg[28]_i_1__6_n_5
    SLICE_X35Y50         FDRE                                         r  clock10hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.829     1.957    clock10hz/clock_100Mhz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  clock10hz/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    clock10hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 enter_pw/clock30hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_pw/clock30hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  enter_pw/clock30hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  enter_pw/clock30hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    enter_pw/clock30hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  enter_pw/clock30hz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    enter_pw/clock30hz/count_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  enter_pw/clock30hz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    enter_pw/clock30hz/count_reg[28]_i_1_n_6
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    enter_pw/clock30hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 unit_clk_20k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk_20k/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  unit_clk_20k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  unit_clk_20k/count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    unit_clk_20k/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  unit_clk_20k/count_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    unit_clk_20k/count_reg[20]_i_1__8_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  unit_clk_20k/count_reg[24]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     1.983    unit_clk_20k/count_reg[24]_i_1__8_n_6
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    unit_clk_20k/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 enter_pw/clock30hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_pw/clock30hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  enter_pw/clock30hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  enter_pw/clock30hz/count_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    enter_pw/clock30hz/count_reg[26]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  enter_pw/clock30hz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    enter_pw/clock30hz/count_reg[24]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  enter_pw/clock30hz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    enter_pw/clock30hz/count_reg[28]_i_1_n_4
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    enter_pw/clock30hz/clock_100Mhz_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  enter_pw/clock30hz/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    enter_pw/clock30hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_clk_20k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_clk_20k/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.447    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  unit_clk_20k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  unit_clk_20k/count_reg[22]/Q
                         net (fo=2, routed)           0.126     1.737    unit_clk_20k/count_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  unit_clk_20k/count_reg[20]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.894    unit_clk_20k/count_reg[20]_i_1__8_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  unit_clk_20k/count_reg[24]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.985    unit_clk_20k/count_reg[24]_i_1__8_n_4
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     1.958    unit_clk_20k/clock_100Mhz_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  unit_clk_20k/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    unit_clk_20k/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  game_mario/game1/hint_read/unit_colour_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  game_mario/game2/concert_background_read/unit_colour_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  game_mario/game2/hint_read/unit_colour_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   menu_read/unit_colour_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   show_vol/bg2_read/unit_colour_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   show_vol/oled_background/unit_colour_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   welcome_read/unit_colour_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  game_mario/game3/got_moon_read/unit_colour_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   game_mario/game1/hint_read/unit_colour_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   game_mario/game2/concert_background_read/unit_colour_reg_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y71  game_mario/game3/xian_render/oled_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y71  game_mario/game3/xian_render/oled_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46  menu_show/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y46  menu_show/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y46  menu_show/mario_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y46  menu_show/snake_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y46  menu_show/volume_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  game_mario/game3/moon_read/unit_colour_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y44  unit_clk_20k/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46  unit_clk_20k/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y52  game_mario/game1/door_read/unit_colour_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y52  game_mario/game1/door_read/unit_colour_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64  game_mario/game3/xian_render/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64  game_mario/game3/xian_render/oled_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75  game_mario/game3/xian_render/oled_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y75  game_mario/game3/xian_render/oled_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  game_mario/game3/xian_render/oled_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  game_mario/game3/xian_render/oled_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64  game_mario/game3/xian_render/oled_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64  game_mario/game3/xian_render/oled_data_reg[9]/C



