{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637195744967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637195744968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 18:35:44 2021 " "Processing started: Wed Nov 17 18:35:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637195744968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195744968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_CPU -c single_cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_CPU -c single_cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195744968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637195745553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637195745553 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PC PC.v(7) " "Verilog Module Declaration warning at PC.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PC\"" {  } { { "PC.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754416 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "IF IF.v(5) " "Verilog Module Declaration warning at IF.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"IF\"" {  } { { "IF.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_register.v 1 1 " "Found 1 design units, including 1 entities, in source file top_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_register " "Found entity 1: top_register" {  } { { "top_register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_gate " "Found entity 1: sel_gate" {  } { { "sel_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sel_gate.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754446 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "register_mux register_mux.v(36) " "Verilog Module Declaration warning at register_mux.v(36): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"register_mux\"" {  } { { "register_mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v" 36 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_mux " "Found entity 1: register_mux" {  } { { "register_mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 2 2 " "Found 2 design units, including 2 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754453 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_sll " "Found entity 2: alu_sll" {  } { { "extender.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or3.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or3.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or3 " "Found entity 1: my_or3" {  } { { "my_or3.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_or3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and6.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and6.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and6 " "Found entity 1: my_and6" {  } { { "my_and6.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_and6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "xor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_32 " "Found entity 1: xor_gate_32" {  } { { "xor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate_n " "Found entity 1: xnor_gate_n" {  } { { "xnor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate_32 " "Found entity 1: xnor_gate_32" {  } { { "xnor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_32bit " "Found entity 1: SUB_32bit" {  } { { "SUB_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SUB_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file slt_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_signed " "Found entity 1: SLT_signed" {  } { { "SLT_signed.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.v 1 1 " "Found 1 design units, including 1 entities, in source file slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT " "Found entity 1: SLT" {  } { { "SLT.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_32bit " "Found entity 1: sll_32bit" {  } { { "sll_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sll_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "or_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_32 " "Found entity 1: or_gate_32" {  } { { "or_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_n " "Found entity 1: not_gate_n" {  } { { "not_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_32 " "Found entity 1: not_gate_32" {  } { { "not_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_n " "Found entity 1: nor_gate_n" {  } { { "nor_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate_32 " "Found entity 1: nor_gate_32" {  } { { "nor_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate_n " "Found entity 1: nand_gate_n" {  } { { "nand_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate_32 " "Found entity 1: nand_gate_32" {  } { { "nand_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_32bit " "Found entity 1: mux8_1_32bit" {  } { { "mux8_1_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_1bit " "Found entity 1: mux8_1_1bit" {  } { { "mux8_1_1bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n " "Found entity 1: mux_n" {  } { { "mux_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux_32to1.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754506 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637195754508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_32bit " "Found entity 1: full_adder_32bit" {  } { { "full_adder_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/Full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_n.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_n " "Found entity 1: dec_n" {  } { { "dec_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/dec_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_n.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "and_gate_n.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_32 " "Found entity 1: and_gate_32" {  } { { "and_gate_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucu.v 1 1 " "Found 1 design units, including 1 entities, in source file alucu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCU " "Found entity 1: ALUCU" {  } { { "ALUCU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALUCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_CPU " "Found entity 1: single_cycle_CPU" {  } { { "single_cycle_CPU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637195754534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195754534 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "register_b top_register.v(61) " "Verilog HDL Implicit Net warning at top_register.v(61): created implicit net for \"register_b\"" {  } { { "top_register.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_CPU " "Elaborating entity \"single_cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637195754589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:IF0 " "Elaborating entity \"IF\" for hierarchy \"IF:IF0\"" {  } { { "single_cycle_CPU.v" "IF0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF:IF0\|PC:pc0 " "Elaborating entity \"PC\" for hierarchy \"IF:IF0\|PC:pc0\"" {  } { { "IF.v" "pc0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_32bit IF:IF0\|PC:pc0\|full_adder_32bit:adder1 " "Elaborating entity \"full_adder_32bit\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\"" {  } { { "PC.v" "adder1" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map " "Elaborating entity \"full_adder_1bit\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\"" {  } { { "full_adder_32bit.v" "fa0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|xor_gate:xor0_map " "Elaborating entity \"xor_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|xor_gate:xor0_map\"" {  } { { "full_adder_1bit.v" "xor0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|and_gate:and0_map " "Elaborating entity \"and_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|and_gate:and0_map\"" {  } { { "full_adder_1bit.v" "and0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|or_gate:or0_map " "Elaborating entity \"or_gate\" for hierarchy \"IF:IF0\|PC:pc0\|full_adder_32bit:adder1\|full_adder_1bit:fa0_map\|or_gate:or0_map\"" {  } { { "full_adder_1bit.v" "or0_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 IF:IF0\|PC:pc0\|mux_32:mux0 " "Elaborating entity \"mux_32\" for hierarchy \"IF:IF0\|PC:pc0\|mux_32:mux0\"" {  } { { "PC.v" "mux0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_register top_register:top_register0 " "Elaborating entity \"top_register\" for hierarchy \"top_register:top_register0\"" {  } { { "single_cycle_CPU.v" "top_register0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register top_register:top_register0\|register:register_1 " "Elaborating entity \"register\" for hierarchy \"top_register:top_register0\|register:register_1\"" {  } { { "top_register.v" "register_1" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_gate top_register:top_register0\|register:register_1\|sel_gate:gate_gen\[0\].gate_u1 " "Elaborating entity \"sel_gate\" for hierarchy \"top_register:top_register0\|register:register_1\|sel_gate:gate_gen\[0\].gate_u1\"" {  } { { "register.v" "gate_gen\[0\].gate_u1" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate top_register:top_register0\|register:register_1\|sel_gate:gate_gen\[0\].gate_u1\|not_gate:gate_b " "Elaborating entity \"not_gate\" for hierarchy \"top_register:top_register0\|register:register_1\|sel_gate:gate_gen\[0\].gate_u1\|not_gate:gate_b\"" {  } { { "sel_gate.v" "gate_b" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sel_gate.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU top_register:top_register0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"top_register:top_register0\|ALU:alu\"" {  } { { "top_register.v" "alu" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ALU.v(23) " "Verilog HDL or VHDL warning at ALU.v(23): object \"temp\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195754883 "|single_cycle_CPU|top_register:top_register0|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_ze ALU.v(30) " "Verilog HDL or VHDL warning at ALU.v(30): object \"temp_ze\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195754883 "|single_cycle_CPU|top_register:top_register0|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit top_register:top_register0\|ALU:alu\|nor_32bit:nor_map0 " "Elaborating entity \"nor_32bit\" for hierarchy \"top_register:top_register0\|ALU:alu\|nor_32bit:nor_map0\"" {  } { { "ALU.v" "nor_map0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195754965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_32bit top_register:top_register0\|ALU:alu\|SUB_32bit:SUB " "Elaborating entity \"SUB_32bit\" for hierarchy \"top_register:top_register0\|ALU:alu\|SUB_32bit:SUB\"" {  } { { "ALU.v" "SUB" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_32 top_register:top_register0\|ALU:alu\|and_gate_32:and0 " "Elaborating entity \"and_gate_32\" for hierarchy \"top_register:top_register0\|ALU:alu\|and_gate_32:and0\"" {  } { { "ALU.v" "and0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_32 top_register:top_register0\|ALU:alu\|or_gate_32:or0 " "Elaborating entity \"or_gate_32\" for hierarchy \"top_register:top_register0\|ALU:alu\|or_gate_32:or0\"" {  } { { "ALU.v" "or0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT top_register:top_register0\|ALU:alu\|SLT:slt_map " "Elaborating entity \"SLT\" for hierarchy \"top_register:top_register0\|ALU:alu\|SLT:slt_map\"" {  } { { "ALU.v" "slt_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT_signed top_register:top_register0\|ALU:alu\|SLT_signed:SLT_signed_map " "Elaborating entity \"SLT_signed\" for hierarchy \"top_register:top_register0\|ALU:alu\|SLT_signed:SLT_signed_map\"" {  } { { "ALU.v" "SLT_signed_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32bit top_register:top_register0\|ALU:alu\|sll_32bit:sll_map " "Elaborating entity \"sll_32bit\" for hierarchy \"top_register:top_register0\|ALU:alu\|sll_32bit:sll_map\"" {  } { { "ALU.v" "sll_map" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xin sll_32bit.v(7) " "Verilog HDL or VHDL warning at sll_32bit.v(7): object \"xin\" assigned a value but never read" {  } { { "sll_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sll_32bit.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195755374 "|single_cycle_CPU|top_register:top_register0|ALU:alu|sll_32bit:sll_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test sll_32bit.v(8) " "Verilog HDL or VHDL warning at sll_32bit.v(8): object \"test\" assigned a value but never read" {  } { { "sll_32bit.v" "" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sll_32bit.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637195755374 "|single_cycle_CPU|top_register:top_register0|ALU:alu|sll_32bit:sll_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1_32bit top_register:top_register0\|ALU:alu\|mux8_1_32bit:mux_map32 " "Elaborating entity \"mux8_1_32bit\" for hierarchy \"top_register:top_register0\|ALU:alu\|mux8_1_32bit:mux_map32\"" {  } { { "ALU.v" "mux_map32" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1_1bit top_register:top_register0\|ALU:alu\|mux8_1_1bit:mux_map_cout " "Elaborating entity \"mux8_1_1bit\" for hierarchy \"top_register:top_register0\|ALU:alu\|mux8_1_1bit:mux_map_cout\"" {  } { { "ALU.v" "mux_map_cout" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux top_register:top_register0\|ALU:alu\|mux8_1_1bit:mux_map_cout\|mux:mux_map0 " "Elaborating entity \"mux\" for hierarchy \"top_register:top_register0\|ALU:alu\|mux8_1_1bit:mux_map_cout\|mux:mux_map0\"" {  } { { "mux8_1_1bit.v" "mux_map0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_1bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender top_register:top_register0\|extender:imm_extend " "Elaborating entity \"extender\" for hierarchy \"top_register:top_register0\|extender:imm_extend\"" {  } { { "top_register.v" "imm_extend" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sll top_register:top_register0\|extender:imm_extend\|alu_sll:add_four " "Elaborating entity \"alu_sll\" for hierarchy \"top_register:top_register0\|extender:imm_extend\|alu_sll:add_four\"" {  } { { "extender.v" "add_four" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit0\"" {  } { { "single_cycle_CPU.v" "control_unit0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_n control_unit:control_unit0\|not_gate_n:FLIP_OPCODE " "Elaborating entity \"not_gate_n\" for hierarchy \"control_unit:control_unit0\|not_gate_n:FLIP_OPCODE\"" {  } { { "control_unit.v" "FLIP_OPCODE" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_and6 control_unit:control_unit0\|my_and6:determine_R_type " "Elaborating entity \"my_and6\" for hierarchy \"control_unit:control_unit0\|my_and6:determine_R_type\"" {  } { { "control_unit.v" "determine_R_type" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_or3 control_unit:control_unit0\|my_or3:determine_RegWrite " "Elaborating entity \"my_or3\" for hierarchy \"control_unit:control_unit0\|my_or3:determine_RegWrite\"" {  } { { "control_unit.v" "determine_RegWrite" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCU ALUCU:ALUCU0 " "Elaborating entity \"ALUCU\" for hierarchy \"ALUCU:ALUCU0\"" {  } { { "single_cycle_CPU.v" "ALUCU0" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637195755476 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sram_ut sram " "Node instance \"sram_ut\" instantiates undefined entity \"sram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "IF.v" "sram_ut" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1637195755512 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "data_mem sram " "Node instance \"data_mem\" instantiates undefined entity \"sram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "single_cycle_CPU.v" "data_mem" { Text "C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1637195755512 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637195755971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 17 18:35:55 2021 " "Processing ended: Wed Nov 17 18:35:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637195755971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637195755971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637195755971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637195755971 ""}
