
---------- Begin Simulation Statistics ----------
final_tick                               2707156912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702104                       # Number of bytes of host memory used
host_op_rate                                    82084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28780.37                       # Real time elapsed on the host
host_tick_rate                               94062621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354798946                       # Number of instructions simulated
sim_ops                                    2362407852                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.707157                       # Number of seconds simulated
sim_ticks                                2707156912500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.910536                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297042022                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           337891263                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26655949                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462646991                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39806319                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40329996                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          523677                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588438367                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959283                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17324551                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555005837                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56436148                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       92158429                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224728415                       # Number of instructions committed
system.cpu0.commit.committedOps            2228535570                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3759583654                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.592761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.351628                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2685821238     71.44%     71.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    637584242     16.96%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    150585245      4.01%     92.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146006886      3.88%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46357811      1.23%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     17048268      0.45%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8608300      0.23%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11135516      0.30%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56436148      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3759583654                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163788                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150845037                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691535153                       # Number of loads committed
system.cpu0.commit.membars                    7608891                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608897      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238705952     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695337009     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264764180     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228535570                       # Class of committed instruction
system.cpu0.commit.refs                     960101217                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224728415                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228535570                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.429993                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.429993                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            678700717                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9344460                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294236893                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2356808847                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467018700                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1611568602                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17337070                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23417045                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9895448                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588438367                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400625597                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2321005826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11467312                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2396806657                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53336952                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108848                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1436846071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336848341                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.443354                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3784520537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905632                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2106099947     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1234513974     32.62%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231753212      6.12%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168849647      4.46%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32658808      0.86%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6074763      0.16%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  762644      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     422      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807120      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3784520537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1621553334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17559504                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567033282                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.426903                       # Inst execution rate
system.cpu0.iew.exec_refs                  1007469340                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276121313                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              566767226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728976023                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810839                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9150849                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277842378                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2320645056                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            731348027                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10021252                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2307869789                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3426621                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6437921                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17337070                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13896883                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       251129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37765234                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       149950                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12547                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8869371                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37440870                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9276314                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12547                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2000738                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15558766                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1040848731                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2291880345                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840437                       # average fanout of values written-back
system.cpu0.iew.wb_producers                874767290                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.423945                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2292036491                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2821818409                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1465445724                       # number of integer regfile writes
system.cpu0.ipc                              0.411524                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411524                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611767      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1276577238     55.07%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649263      0.80%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802407      0.16%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           738524405     31.86%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272725910     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2317891041                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4600262                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001985                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 776160     16.87%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    29      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3349937     72.82%     89.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               474132     10.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2314879481                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8425218571                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2291880294                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2412765640                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2309225099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2317891041                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419957                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       92109483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           315796                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           460                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29033416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3784520537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2162168417     57.13%     57.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1099650315     29.06%     86.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          375803334      9.93%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          127545877      3.37%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15832462      0.42%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1399914      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1426112      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             442511      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             251595      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3784520537                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.428757                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33041278                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4553096                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728976023                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277842378                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5406073871                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8239957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              609801819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421278967                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26288543                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1485745927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15629602                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                70166                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2872552194                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2346425484                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1507075983                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1600710947                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28415260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17337070                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70694399                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                85797012                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2872552150                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230375                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8824                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50617718                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8810                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6023804351                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4666374254                       # The number of ROB writes
system.cpu0.timesIdled                       46736475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.421299                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17722679                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18970705                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1781585                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31946743                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            924264                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         935751                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11487                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35189299                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47859                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378859                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517875                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2950888                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13508594                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130070531                       # Number of instructions committed
system.cpu1.commit.committedOps             133872282                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    686374716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.195043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.863514                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    630307474     91.83%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27868310      4.06%     95.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9495332      1.38%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8861386      1.29%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2082643      0.30%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       852460      0.12%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3464387      0.50%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       491836      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2950888      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    686374716                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457223                       # Number of function calls committed.
system.cpu1.commit.int_insts                125276420                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890608                       # Number of loads committed
system.cpu1.commit.membars                    7603269                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603269      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77453684     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692182     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123003      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133872282                       # Class of committed instruction
system.cpu1.commit.refs                      48815197                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130070531                       # Number of Instructions Simulated
system.cpu1.committedOps                    133872282                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.316110                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.316110                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            605334233                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419088                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17010994                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153056603                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22691203                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50965450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380221                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1182745                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8647511                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35189299                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23017874                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    662278571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               351815                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154648380                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3565894                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050891                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24957099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18646943                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223652                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         689018618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.229966                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               592252530     85.96%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57961036      8.41%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23270515      3.38%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10631698      1.54%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3323306      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717926      0.10%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  861100      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     494      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           689018618                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2450633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1485593                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31380757                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207345                       # Inst execution rate
system.cpu1.iew.exec_refs                    51962772                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12361811                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518928515                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40024520                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802329                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1461873                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12771906                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147366364                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39600961                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1285382                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143372774                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2804450                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4310559                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380221                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11891801                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        62924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1140610                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43101                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1636                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4544                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3133912                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       847317                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1636                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       504920                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        980673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82746449                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142240352                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837624                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69310379                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205707                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142295685                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178148481                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95523460                       # number of integer regfile writes
system.cpu1.ipc                              0.188107                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.188107                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603373      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84734465     58.58%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43707268     30.21%     94.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8612902      5.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144658156                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4079182                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 646437     15.85%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3087430     75.69%     91.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               345311      8.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141133949                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         982694264                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142240340                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160861786                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135960573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144658156                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405791                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13494081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           280180                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           393                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5878138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    689018618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.209948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.669008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          599689082     87.04%     87.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58115208      8.43%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18076956      2.62%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6138909      0.89%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4918014      0.71%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             759753      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             918896      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226288      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             175512      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      689018618                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.209204                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23815911                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2311576                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40024520                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12771906                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       691469251                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4722824405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              556153554                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89327524                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24561398                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25690256                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4965692                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                50502                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188566860                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150952788                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101330994                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53690813                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20694044                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380221                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             52080770                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12003470                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188566848                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23004                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               678                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52298137                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           677                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   830804483                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297413604                       # The number of ROB writes
system.cpu1.timesIdled                          56939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6673862                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                32163                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7339342                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20645638                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24343515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      48595950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745096                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        96500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92763939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19469307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185514442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19565807                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19215280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5793577                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18458714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5127345                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5127340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19215280                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           444                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     72938570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               72938570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1928716608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1928716608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24343659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24343659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24343659                       # Request fanout histogram
system.membus.respLayer1.occupancy       128159532178                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         78822528390                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    686663583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   815829651.361387                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        86000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1758327000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2703036931000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4119981500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    345932591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       345932591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    345932591                       # number of overall hits
system.cpu0.icache.overall_hits::total      345932591                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     54693006                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      54693006                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     54693006                       # number of overall misses
system.cpu0.icache.overall_misses::total     54693006                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1746608829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1746608829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1746608829497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1746608829497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400625597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400625597                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400625597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400625597                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136519                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136519                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136519                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136519                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31934.774795                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31934.774795                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31934.774795                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31934.774795                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2726                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.824561                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47803856                       # number of writebacks
system.cpu0.icache.writebacks::total         47803856                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      6889117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      6889117                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      6889117                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      6889117                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47803889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47803889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47803889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47803889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1351873707497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1351873707497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28279.575904                       # average overall mshr miss latency
system.cpu0.icache.replacements              47803856                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    345932591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      345932591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     54693006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     54693006                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1746608829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1746608829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400625597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400625597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136519                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31934.774795                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31934.774795                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      6889117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      6889117                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47803889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47803889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1351873707497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1351873707497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28279.575904                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28279.575904                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          393735074                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47803856                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.236471                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        849055082                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849055082                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892205984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892205984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892205984                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892205984                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56197120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56197120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56197120                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56197120                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1883191099517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1883191099517                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1883191099517                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1883191099517                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948403104                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948403104                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948403104                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948403104                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059254                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059254                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059254                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059254                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33510.455687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33510.455687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33510.455687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33510.455687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15450664                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1654266                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           279155                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18412                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.347975                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.847165                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41244915                       # number of writebacks
system.cpu0.dcache.writebacks::total         41244915                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16410017                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16410017                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16410017                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39787103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39787103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39787103                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39787103                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 834153672832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 834153672832                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 834153672832                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 834153672832                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041952                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20965.428743                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41244915                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    639065838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      639065838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44578941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44578941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1225357689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1225357689500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    683644779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    683644779                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27487.366501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27487.366501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9542989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9542989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35035952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35035952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 622252523000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 622252523000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051249                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17760.400031                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17760.400031                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    253140146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     253140146                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11618179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11618179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 657833410017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 657833410017                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264758325                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264758325                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56621.042766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56621.042766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6867028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6867028                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4751151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4751151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 211901149832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 211901149832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44599.961111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44599.961111                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16256500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16256500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5937.363039                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5937.363039                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       922500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65892.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024004                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024004                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4421.985816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4421.985816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024004                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024004                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3421.985816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3421.985816                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336756                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336756                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129776466500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129776466500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385366                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88578.088783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88578.088783                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128311358500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128311358500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385366                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385366                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87578.088783                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87578.088783                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996385                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          935803996                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41251989                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.685064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996385                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945685577                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945685577                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            35844765                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36738029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              643821                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73276985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           35844765                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36738029                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50370                       # number of overall hits
system.l2.overall_hits::.cpu1.data             643821                       # number of overall hits
system.l2.overall_hits::total                73276985                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          11959122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4506154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2990591                       # number of demand (read+write) misses
system.l2.demand_misses::total               19472128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         11959122                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4506154                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16261                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2990591                       # number of overall misses
system.l2.overall_misses::total              19472128                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 900537306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 436930218493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1455150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 307639629496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1646562304989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 900537306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 436930218493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1455150500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 307639629496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1646562304989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47803887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41244183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92749113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47803887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41244183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92749113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.250170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.244046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.250170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.244046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75301.289384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96963.001818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89487.147162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102869.175188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84559.956929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75301.289384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96963.001818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89487.147162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102869.175188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84559.956929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7877                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       115                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      68.495652                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4238702                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5793577                       # number of writebacks
system.l2.writebacks::total                   5793577                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         173272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              249162                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        173272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             249162                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     11959088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4332882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2914812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19222966                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     11959088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4332882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2914812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5192445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24415411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 780944575001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 379224295496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1289362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 270479440498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1431937672995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 780944575001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 379224295496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1289362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 270479440498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 443125738182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1875063411177                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.105054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.802004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.105054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.802004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87522.414757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92794.815068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74490.985054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87522.414757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92794.815068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85340.477979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76798.355398                       # average overall mshr miss latency
system.l2.replacements                       43731116                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9233659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9233659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9233659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9233659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83146573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83146573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83146573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83146573                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5192445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5192445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 443125738182                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 443125738182                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85340.477979                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85340.477979                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        10425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5486.842105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       398000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       351500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       749500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19527.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19723.684211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3101467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           262549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3364016                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3107252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2207818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5315070                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 295258962499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 226764418997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  522023381496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6208719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8679086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.500466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.612400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95022.535185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102709.742831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98215.711457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127182                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        64480                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           191662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2980070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2143338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5123408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 253873587000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 197998664499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 451872251499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.479981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.867619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85190.477740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92378.646998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88197.592598                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      35844765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           35895135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     11959122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11975383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 900537306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1455150500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 901992457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47803887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47870518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.250170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.244046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75301.289384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89487.147162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75320.551919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     11959088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11975272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 780944575001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1289362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 782233937001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.250170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.242890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65301.348648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79668.932279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65320.765741                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33636562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       381272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34017834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1398902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       782773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2181675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 141671255994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80875210499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222546466493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35035464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36199509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101273.181391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103318.855529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102007.158029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1352812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       771474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2124286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 125350708496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72480775999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197831484495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.662753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92659.370627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93951.028808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93128.460337                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                64                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          554                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             590                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11845000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       380500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12225500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          615                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           654                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.900813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.902141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21380.866426                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10569.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20721.186441                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          142                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          412                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          443                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8063999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       613000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8676999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.669919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794872                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.677370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19572.813107                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19774.193548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19586.905192                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                   189999721                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43731326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.344705                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.844346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.300534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.786169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.398203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.660766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.513193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.275949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1524771814                       # Number of tag accesses
system.l2.tags.data_accesses               1524771814                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     765381568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     277454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1035776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186653888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    327402304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1557927680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    765381568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1035776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     766417344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    370788928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       370788928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       11959087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4335221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2916467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5115661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24342620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5793577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5793577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        282725233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        102489125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           382607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68948308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    120939537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             575484809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    282725233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       382607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        283107839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136966175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136966175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       282725233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       102489125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          382607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68948308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    120939537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712450985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5460403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  11959087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3979892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2838948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5108400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016398770750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49832682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5137296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24342620                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5793577                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24342620                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5793577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 440109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                333174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            621422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            634627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            751868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4606967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            811407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8385383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            801738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            750296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            723638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            728599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           770311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           651513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           663182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           663304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           633385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1704871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            390024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           355640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291102                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 477736185046                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               119512555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            925908266296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19986.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38736.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18271374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2919798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24342620                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5793577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15783726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2786767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1382930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1152968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  997075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  543160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  325565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  286549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  214179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  137998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  98360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  78349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  54397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 139812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 276742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 340849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 356579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 361883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 353955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 342039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 346049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8171714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.966979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.542944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.000189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4530733     55.44%     55.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1304073     15.96%     71.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       676566      8.28%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       377859      4.62%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       249706      3.06%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       240655      2.94%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       224500      2.75%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        81501      1.00%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       486121      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8171714                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.308630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.807986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    552.325328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       335197    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.270319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           293615     87.59%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5389      1.61%     89.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23242      6.93%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8448      2.52%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3097      0.92%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              989      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              308      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1529760704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                28166976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349464256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1557927680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            370788928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       565.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    575.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2707156894500                       # Total gap between requests
system.mem_ctrls.avgGap                      89830.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    765381568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    254713088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1035776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    181692672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    326937600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349464256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 282725232.684494435787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94088778.830621257424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 382606.562337564537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67115678.134892746806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 120767879.575211003423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129089028.562174275517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     11959087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4335221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2916467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5115661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5793577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 290978403900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 202986389193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    609549554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150085700002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 281248223647                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 65076608073197                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24331.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46822.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37663.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51461.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54977.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11232543.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24873246720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13220432775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46687053420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13758985620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     213700493760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     639075176400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     501379684800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1452695073495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.612808                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1296905445382                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  90397840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1319853627118                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          33472819800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17791221855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        123976875120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14744192760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     213700493760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1211349031230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19464859680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1634499494205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.769765                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39727190550                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  90397840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2577031881950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27138793637.931034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   133827167677.161026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        94500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1018066499000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   346081866000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2361075046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22945115                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22945115                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22945115                       # number of overall hits
system.cpu1.icache.overall_hits::total       22945115                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72759                       # number of overall misses
system.cpu1.icache.overall_misses::total        72759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2297222000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2297222000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2297222000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2297222000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23017874                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23017874                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23017874                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23017874                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003161                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003161                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31573.028766                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31573.028766                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31573.028766                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31573.028766                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66599                       # number of writebacks
system.cpu1.icache.writebacks::total            66599                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6128                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6128                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6128                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66631                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2120920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2120920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2120920000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2120920000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002895                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002895                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31830.829494                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66599                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22945115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22945115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2297222000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2297222000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23017874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23017874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003161                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31573.028766                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31573.028766                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6128                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2120920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2120920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31830.829494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31830.829494                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995878                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22679538                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66599                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           340.538717                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347357500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995878                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46102379                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46102379                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37839848                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37839848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37839848                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37839848                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8481720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8481720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8481720                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8481720                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 802133385769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 802133385769                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 802133385769                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 802133385769                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46321568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46321568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46321568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46321568                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183105                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183105                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94572.019092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94572.019092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94572.019092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94572.019092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4273000                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1002468                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            60284                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11053                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.881162                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.696462                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634353                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634353                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6186306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6186306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6186306                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6186306                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295414                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 203103447092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 203103447092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 203103447092                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 203103447092                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049554                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049554                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049554                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049554                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88482.272519                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634353                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33156446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33156446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5042558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5042558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 400022012500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 400022012500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38199004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38199004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79329.184216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79329.184216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3878279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3878279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164279                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87551938500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87551938500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75198.417647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75198.417647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4683402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4683402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3439162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3439162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 402111373269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 402111373269                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8122564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8122564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.423408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.423408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116921.323645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116921.323645                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2308027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2308027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131135                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 115551508592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 115551508592                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102155.364826                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102155.364826                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7210500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320833                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46821.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46821.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3178000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66208.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66208.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.267857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.267857                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6129.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6129.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       615500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5129.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5129.166667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455349                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120242521500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120242521500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89318.294862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89318.294862                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118896296500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118896296500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88318.294862                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88318.294862                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.823035                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43935345                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641533                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.065068                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347369000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.823035                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.963220                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963220                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103889699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103889699                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2707156912500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84070769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15027236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83516058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37937539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8858863                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8692676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8692676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47870520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36200250                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          654                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143411631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123742097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278264230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6118895488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5279302016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8526720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465200832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11871925056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52604851                       # Total snoops (count)
system.tol2bus.snoopTraffic                 371706240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145354695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              125029668     86.02%     86.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20228516     13.92%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  96504      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145354695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185506954966                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61879914820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71724465155                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5464426980                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100083724                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2929186359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 571699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710112                       # Number of bytes of host memory used
host_op_rate                                   573505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4742.51                       # Real time elapsed on the host
host_tick_rate                               46816875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711285116                       # Number of instructions simulated
sim_ops                                    2719854464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222029                       # Number of seconds simulated
sim_ticks                                222029446500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.275994                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               38900593                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41704828                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6930598                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         70872884                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49488                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          63950                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14462                       # Number of indirect misses.
system.cpu0.branchPred.lookups               76666975                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10742                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9675                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5270473                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38570680                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11275170                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113454537                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181769367                       # Number of instructions committed
system.cpu0.commit.committedOps             182450230                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    407898237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.447293                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.519524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    347938569     85.30%     85.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31895761      7.82%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6223996      1.53%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4596569      1.13%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1472409      0.36%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       991496      0.24%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1261575      0.31%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2242692      0.55%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11275170      2.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    407898237                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89722                       # Number of function calls committed.
system.cpu0.commit.int_insts                178885643                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42089400                       # Number of loads committed
system.cpu0.commit.membars                    1024432                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025197      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133618837     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7550      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42098447     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5694358      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182450230                       # Class of committed instruction
system.cpu0.commit.refs                      47793769                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181769367                       # Number of Instructions Simulated
system.cpu0.committedOps                    182450230                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.427286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.427286                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            226343392                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1668206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34113632                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322806202                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31766471                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                158359971                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5272673                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5157663                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6454806                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   76666975                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21818784                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    393341914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               257906                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          619                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     365030145                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13865596                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.173767                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27921907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          38950081                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.827346                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         428197313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.856612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.996149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               197122374     46.04%     46.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130646345     30.51%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73417258     17.15%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22762826      5.32%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1827395      0.43%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1630713      0.38%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  343414      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   69765      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  377223      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           428197313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3088                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13008982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5750362                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52860935                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587599                       # Inst execution rate
system.cpu0.iew.exec_refs                    73572199                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5832819                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              122006351                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68943380                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            529084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3449222                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6050301                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295743577                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67739380                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6068990                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259252369                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1192249                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13575923                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5272673                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15764464                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1458258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93364                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          525                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26853980                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       345932                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           525                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1875036                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3875326                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196619940                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246342036                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795941                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156497873                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.558338                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246964261                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332499191                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187684567                       # number of integer regfile writes
system.cpu0.ipc                              0.411983                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411983                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026953      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188531153     71.06%     71.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8003      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2266      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1537      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69921359     26.35%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5827997      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            637      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265321359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3644                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7272                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3619                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3673                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3226632                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012161                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1961382     60.79%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     53      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1216583     37.70%     98.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48587      1.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267517394                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         963079838                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246338417                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        409033763                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293980304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265321359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1763273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113293349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1020447                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        387416                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57001474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    428197313                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619624                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.198038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          294480036     68.77%     68.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68720781     16.05%     84.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31631022      7.39%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15127509      3.53%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10699179      2.50%     98.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2669012      0.62%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2589194      0.60%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1965573      0.46%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315007      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      428197313                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.601354                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1322897                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          175266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68943380                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6050301                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5700                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       441206295                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2852614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              161149863                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137548357                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4578384                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39766131                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27042101                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1270086                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            400460724                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             311022422                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238935367                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                154436527                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2721784                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5272673                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37438547                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101387014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3124                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       400457600                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      30133572                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            510152                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22082812                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        510299                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   692506956                       # The number of ROB reads
system.cpu0.rob.rob_writes                  612167987                       # The number of ROB writes
system.cpu0.timesIdled                         125388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1755                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.574344                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37680102                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38616813                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6736335                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67920446                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33996                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6627                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73513190                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1675                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5151422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36955110                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11103628                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570870                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113238430                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174716803                       # Number of instructions committed
system.cpu1.commit.committedOps             174996382                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    378042554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.462901                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.554995                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    321730669     85.10%     85.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29652935      7.84%     92.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5540757      1.47%     94.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4386039      1.16%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1359937      0.36%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       929827      0.25%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1185425      0.31%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2153337      0.57%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11103628      2.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    378042554                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37971                       # Number of function calls committed.
system.cpu1.commit.int_insts                172058237                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40451722                       # Number of loads committed
system.cpu1.commit.membars                     422595                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422595      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129331654     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40460646     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4780788      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174996382                       # Class of committed instruction
system.cpu1.commit.refs                      45241434                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174716803                       # Number of Instructions Simulated
system.cpu1.committedOps                    174996382                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.294886                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.294886                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            201917496                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1592815                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33581996                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314822413                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28812126                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156259512                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5152473                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5076903                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6091053                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73513190                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20105404                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    367570244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               236695                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     352846675                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13474772                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.183345                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23925030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37707471                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.880015                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         398232660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.887880                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.979554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173908686     43.67%     43.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127068901     31.91%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71543071     17.97%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22029952      5.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1728414      0.43%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1591966      0.40%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  188258      0.05%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52420      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  120992      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           398232660                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2722538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5631182                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51256876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.627805                       # Inst execution rate
system.cpu1.iew.exec_refs                    70753260                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4914045                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              121968360                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67188870                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            190503                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3461852                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4993369                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288081936                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65839215                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6056798                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251721866                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1191667                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11609785                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5152473                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13801623                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1403994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           84093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26737148                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       203657                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           188                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1854725                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3776457                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192536712                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239014398                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795481                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153159344                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.596112                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239632919                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322496461                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183252008                       # number of integer regfile writes
system.cpu1.ipc                              0.435751                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.435751                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423492      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184434507     71.55%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68011580     26.38%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4908383      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257778664                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3144682                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1964039     62.46%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1177780     37.45%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2863      0.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260499854                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         917953595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239014398                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401167677                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287409816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257778664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             672120                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113085554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1018925                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56870138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    398232660                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.647307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.220489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          269231696     67.61%     67.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65128869     16.35%     83.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31393181      7.88%     91.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14773893      3.71%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10399181      2.61%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2471293      0.62%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2568540      0.64%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1950731      0.49%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             315276      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      398232660                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.642911                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           755848                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67188870                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4993369                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu1.numCycles                       400955198                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43016516                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159100221                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132999158                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4580579                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36638979                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26200945                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1265964                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            390382382                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303442892                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234568187                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152140267                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1396769                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5152473                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35037881                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101569029                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       390382382                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10162839                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172425                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20879141                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172541                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   655169019                       # The number of ROB reads
system.cpu1.rob.rob_writes                  596719320                       # The number of ROB writes
system.cpu1.timesIdled                          25173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7225333                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78577                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7872334                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21471766                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13484991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26481452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1298846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       392112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11200977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7491991                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22400135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7884103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13141759                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       844664                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12152134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           104854                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4125                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232428                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13141759                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39855235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39855235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    909980928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               909980928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           103896                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13484649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13484649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13484649                       # Request fanout histogram
system.membus.respLayer1.occupancy        69141406610                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32334986261                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                296                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9637709.459459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17995504.830621                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          148    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    119460500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220603065500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1426381000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21690499                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21690499                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21690499                       # number of overall hits
system.cpu0.icache.overall_hits::total       21690499                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128284                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128284                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128284                       # number of overall misses
system.cpu0.icache.overall_misses::total       128284                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9812580491                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9812580491                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9812580491                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9812580491                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21818783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21818783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21818783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21818783                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005880                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005880                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005880                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005880                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76491.070523                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76491.070523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76491.070523                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76491.070523                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        34950                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              452                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.323009                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118341                       # number of writebacks
system.cpu0.icache.writebacks::total           118341                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9941                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9941                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9066463491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9066463491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9066463491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9066463491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005424                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005424                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76611.742908                       # average overall mshr miss latency
system.cpu0.icache.replacements                118341                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21690499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21690499                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128284                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128284                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9812580491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9812580491                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21818783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21818783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76491.070523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76491.070523                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9066463491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9066463491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005424                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005424                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76611.742908                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76611.742908                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999280                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21810247                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118375                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           184.247071                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999280                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43755909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43755909                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44666755                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44666755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44666755                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44666755                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21008499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21008499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21008499                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21008499                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1409661434574                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1409661434574                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1409661434574                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1409661434574                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65675254                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65675254                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65675254                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65675254                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319885                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67099.578822                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67099.578822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67099.578822                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67099.578822                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67404813                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        71974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1559231                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1127                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.229523                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.863354                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5573340                       # number of writebacks
system.cpu0.dcache.writebacks::total          5573340                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15297160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15297160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15297160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15297160                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5711339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5711339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5711339                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5711339                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 407220796914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 407220796914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 407220796914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 407220796914                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086963                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086963                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086963                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71300.407297                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5573269                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41012638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41012638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19307151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19307151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1277659441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1277659441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60319789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60319789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320080                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66175.451831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66175.451831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13889194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13889194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5417957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5417957                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 389382029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 389382029000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71868.792794                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71868.792794                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3654117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3654117                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1701348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1701348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132001993574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132001993574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5355465                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5355465                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.317684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317684                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77586.709817                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77586.709817                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1407966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1407966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       293382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       293382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17838767914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17838767914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054782                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054782                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60803.893606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60803.893606                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338583                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338583                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43723000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31637.481910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31637.481910                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1147                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13836.170213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13836.170213                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2298                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19612000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19612000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339205                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339205                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8534.377720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8534.377720                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2248                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17370000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17370000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7726.868327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7726.868327                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       184500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       184500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2461                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2461                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    363179499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    363179499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.745633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.745633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 50343.706543                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 50343.706543                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7214                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    355965499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    355965499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.745633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.745633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 49343.706543                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 49343.706543                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51073589                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5658477                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.026031                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138386643                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138386643                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1690799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1646946                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3351894                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10919                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1690799                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3230                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1646946                       # number of overall hits
system.l2.overall_hits::total                 3351894                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            107421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3876223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3687152                       # number of demand (read+write) misses
system.l2.demand_misses::total                7692010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           107421                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3876223                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21214                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3687152                       # number of overall misses
system.l2.overall_misses::total               7692010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8756925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 374908447458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1823157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 356943602943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     742432133401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8756925500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 374908447458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1823157500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 356943602943                       # number of overall miss cycles
system.l2.overall_miss_latency::total    742432133401                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5567022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5334098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11043904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5567022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5334098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11043904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.907732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.696283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.867861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.691242                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.696494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.907732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.696283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.867861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.691242                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.696494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81519.679578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96720.040993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85941.241633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96807.401198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96519.912663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81519.679578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96720.040993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85941.241633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96807.401198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96519.912663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              33989                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       934                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.390792                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5285596                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              844662                       # number of writebacks
system.l2.writebacks::total                    844662                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98683                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          76403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              175641                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98683                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         76403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             175641                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       107209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3777540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3610749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7516369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       107209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3777540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3610749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6108120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13624489                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7672804002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 331786832490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1596993004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 317067690487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 658124319983                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7672804002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 331786832490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1596993004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 317067690487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 457199122317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1115323442300                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.678557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.676918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.680590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.678557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.676918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.233666                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87831.454462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87812.165976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87558.809311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87831.454462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87812.165976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74851.038014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81861.671458                       # average overall mshr miss latency
system.l2.replacements                       20609337                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1224420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1224420                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1224422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1224422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8683322                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8683322                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8683327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8683327                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6108120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6108120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 457199122317                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 457199122317                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74851.038014                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74851.038014                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9321                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18624                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2453                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4872                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3617000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2994000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6611000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.206048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.208659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.207354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1495.245969                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1220.546270                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1356.937603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2408                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4850                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     48612481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     49287481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     97899962                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.205111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.207724                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.206418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.907392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20183.243653                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20185.559175                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              559                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1302500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       385500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1688000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            692                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.773672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.864865                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807803                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3888.059701                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1720.982143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3019.677996                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          221                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          554                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6742500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4444500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11187000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.769053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.853282                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800578                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20247.747748                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20110.859729                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20193.140794                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            56691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         157741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         106822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264563                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16377232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11368727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27745959500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.735622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.720325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103823.558872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106426.836232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104874.678243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23633                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       134108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        97371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13333185501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9802226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23135412001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.625410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.656595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99421.253773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100668.849041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99946.051266                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       107421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8756925500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1823157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10580083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.907732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.867861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81519.679578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85941.241633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82248.866949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          212                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       107209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7672804002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1596993004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9269797006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.905941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.853829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.897019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71568.655635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76517.320876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72375.054700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1634108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1605471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3239579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3718482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3580330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7298812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 358531215458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 345574875443                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 704106090901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5352590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5185801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10538391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.694707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.690410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.692593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96418.704046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96520.397685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96468.588436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        75050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       142002                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3643432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3513378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7156810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 318453646989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 307265463987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 625719110976                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.680686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.677500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87404.855364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87455.851317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87429.889990                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2221                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2263                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1975                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          103                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2078                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     40782000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       504000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     41286000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4196                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          145                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4341                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.470686                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.710345                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.478692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20649.113924                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4893.203883                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19868.142445                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          601                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          607                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     26674488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1830500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28504988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.327455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.668966                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.338862                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19413.746725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 18871.134021                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19377.966010                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999438                       # Cycle average of tags in use
system.l2.tags.total_refs                    26654926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20612259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.293159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.796598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.127877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.839743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.137471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.761642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.336108                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.059996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.058776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.427127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188457115                       # Number of tag accesses
system.l2.tags.data_accesses                188457115                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6861440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     241869952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1335744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     231152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    374702016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          855922112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6861440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1335744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8197184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54058496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54058496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         107210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3779218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3611765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5854719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13373783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       844664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             844664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30903288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1089359794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6016067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1041091457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1687623069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3854993675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30903288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6016067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36919355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      243474444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243474444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      243474444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30903288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1089359794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6016067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1041091457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1687623069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4098468119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    806091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    107210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3745941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3585010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5835006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001019618750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49524                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49524                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23189050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             760239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13373783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     844669                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13373783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   844669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  79745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38578                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            468286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            505296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            711823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            925467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            880241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1761340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2182031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1609171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            751624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            483751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           601804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           500911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           479638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           483271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           474056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           475328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 370200763580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66470190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            619463976080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27847.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46597.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11353869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  727853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13373783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               844669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1935724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2086985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1926006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1674390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1494208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1178945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  894121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  477626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  340483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 235364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 167521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 100268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  57955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  33292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2018397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.090732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.546306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.003032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       568598     28.17%     28.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       313195     15.52%     43.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215186     10.66%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       190074      9.42%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77403      3.83%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55326      2.74%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43527      2.16%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35920      1.78%     74.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       519168     25.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2018397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     268.435183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.990043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.140218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41586     83.97%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6934     14.00%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          811      1.64%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          109      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49524                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.276755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43380     87.59%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              909      1.84%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3545      7.16%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1208      2.44%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              362      0.73%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49524                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              850818432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5103680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51589760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               855922112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54058816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3832.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3854.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222029384000                       # Total gap between requests
system.mem_ctrls.avgGap                      15615.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6861440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    239740224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1335744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    229440640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    373440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51589760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30903288.316759370267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1079767696.488852977753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6016066.882371839136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1033379327.007420182228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1681940796.082649230957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232355486.235020637512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       107210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3779218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3611765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5854719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       844669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3241053238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175245315839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    731799239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 167400766231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 272845041533                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5475197863826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30230.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46370.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35062.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46348.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46602.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6482063.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4732170660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2515196970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30347734620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2006693280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17526459600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93664867530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6383629920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157176752580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.909492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15329971947                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7413900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199285574553                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9679248180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5144619645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64571696700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2201096520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17526459600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96966938520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3602938560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199692997725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        899.398710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8151068508                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7413900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206464477992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1068                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    40284326.168224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   162096445.298489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          535    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1980909000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            535                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   200477332000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21552114500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20079291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20079291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20079291                       # number of overall hits
system.cpu1.icache.overall_hits::total       20079291                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26113                       # number of overall misses
system.cpu1.icache.overall_misses::total        26113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2026995500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2026995500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2026995500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2026995500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20105404                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20105404                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20105404                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20105404                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001299                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001299                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001299                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001299                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77623.999540                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77623.999540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77623.999540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77623.999540                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          475                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24444                       # number of writebacks
system.cpu1.icache.writebacks::total            24444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1669                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1669                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24444                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24444                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1898632500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1898632500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1898632500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1898632500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77672.741777                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20079291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20079291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2026995500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2026995500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20105404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20105404                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77623.999540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77623.999540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1898632500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1898632500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77672.741777                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77672.741777                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20435943                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24476                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           834.938021                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40235252                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40235252                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43123981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43123981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43123981                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43123981                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20382596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20382596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20382596                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20382596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1364906266838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1364906266838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1364906266838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1364906266838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63506577                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63506577                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63506577                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63506577                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.320953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.320953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.320953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.320953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66964.299682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66964.299682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66964.299682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66964.299682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     63821205                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1491261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1099                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.796804                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.120109                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5334309                       # number of writebacks
system.cpu1.dcache.writebacks::total          5334309                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14909381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14909381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14909381                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14909381                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5473215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5473215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5473215                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5473215                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 388309966787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 388309966787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 388309966787                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 388309966787                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086183                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086183                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70947.325619                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5334250                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39827893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39827893                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19036350                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19036350                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1257130029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1257130029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58864243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58864243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.323394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.323394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66038.396489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66038.396489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13786304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13786304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5250046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5250046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 375833556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 375833556000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71586.716764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71586.716764                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3296088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3296088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1346246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1346246                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 107776237838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 107776237838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4642334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4642334                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.289993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.289993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80056.867644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80056.867644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1123077                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1123077                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12476410787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12476410787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55905.662467                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55905.662467                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44827000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44827000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55478.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55478.960396                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          471                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          471                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003398                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50471.337580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50471.337580                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2063                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14830500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138419                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014904                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7188.802714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7188.802714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2028                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2028                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6317.800789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6317.800789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       208000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       208000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1827                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1827                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7097                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7097                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    345777500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    345777500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 48721.642948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 48721.642948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7097                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7097                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    338680500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    338680500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 47721.642948                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 47721.642948                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.569368                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48892394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5420748                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.019492                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.569368                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133005808                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133005808                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222029446500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10810164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2069084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9825760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19764677                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10167767                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          123420                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         127680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407563                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10667377                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4341                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       355024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16879210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16164814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33472380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15147648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    712975424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    682769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1414021632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31054437                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65184064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42126963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230816                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32795852     77.85%     77.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8938810     21.22%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 392135      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    166      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42126963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22255820835                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8534899013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177641745                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8182355064                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36865101                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
