
g031_oilSensor_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08002800  08002800  00002800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a644  080028bc  080028bc  000028bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b0  0800cf00  0800cf00  0000cf00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7b0  0800d7b0  00010120  2**0
                  CONTENTS
  4 .ARM          00000000  0800d7b0  0800d7b0  00010120  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d7b0  0800d7b0  00010120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7b0  0800d7b0  0000d7b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7b4  0800d7b4  0000d7b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000120  20000000  0800d7b8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f30  20000120  0800d8d8  00010120  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001050  0800d8d8  00011050  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010120  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f277  00000000  00000000  00010148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dca  00000000  00000000  0001f3bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  00022190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d80  00000000  00000000  00023070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000043e4  00000000  00000000  00023df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129c2  00000000  00000000  000281d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c2c1  00000000  00000000  0003ab96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6e57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004028  00000000  00000000  000d6ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080028bc <__do_global_dtors_aux>:
 80028bc:	b510      	push	{r4, lr}
 80028be:	4c06      	ldr	r4, [pc, #24]	; (80028d8 <__do_global_dtors_aux+0x1c>)
 80028c0:	7823      	ldrb	r3, [r4, #0]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d107      	bne.n	80028d6 <__do_global_dtors_aux+0x1a>
 80028c6:	4b05      	ldr	r3, [pc, #20]	; (80028dc <__do_global_dtors_aux+0x20>)
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <__do_global_dtors_aux+0x16>
 80028cc:	4804      	ldr	r0, [pc, #16]	; (80028e0 <__do_global_dtors_aux+0x24>)
 80028ce:	e000      	b.n	80028d2 <__do_global_dtors_aux+0x16>
 80028d0:	bf00      	nop
 80028d2:	2301      	movs	r3, #1
 80028d4:	7023      	strb	r3, [r4, #0]
 80028d6:	bd10      	pop	{r4, pc}
 80028d8:	20000120 	.word	0x20000120
 80028dc:	00000000 	.word	0x00000000
 80028e0:	0800cee8 	.word	0x0800cee8

080028e4 <frame_dummy>:
 80028e4:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <frame_dummy+0x14>)
 80028e6:	b510      	push	{r4, lr}
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <frame_dummy+0x10>
 80028ec:	4903      	ldr	r1, [pc, #12]	; (80028fc <frame_dummy+0x18>)
 80028ee:	4804      	ldr	r0, [pc, #16]	; (8002900 <frame_dummy+0x1c>)
 80028f0:	e000      	b.n	80028f4 <frame_dummy+0x10>
 80028f2:	bf00      	nop
 80028f4:	bd10      	pop	{r4, pc}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	00000000 	.word	0x00000000
 80028fc:	20000124 	.word	0x20000124
 8002900:	0800cee8 	.word	0x0800cee8

08002904 <strcmp>:
 8002904:	7802      	ldrb	r2, [r0, #0]
 8002906:	780b      	ldrb	r3, [r1, #0]
 8002908:	2a00      	cmp	r2, #0
 800290a:	d003      	beq.n	8002914 <strcmp+0x10>
 800290c:	3001      	adds	r0, #1
 800290e:	3101      	adds	r1, #1
 8002910:	429a      	cmp	r2, r3
 8002912:	d0f7      	beq.n	8002904 <strcmp>
 8002914:	1ad0      	subs	r0, r2, r3
 8002916:	4770      	bx	lr

08002918 <__gnu_thumb1_case_shi>:
 8002918:	b403      	push	{r0, r1}
 800291a:	4671      	mov	r1, lr
 800291c:	0849      	lsrs	r1, r1, #1
 800291e:	0040      	lsls	r0, r0, #1
 8002920:	0049      	lsls	r1, r1, #1
 8002922:	5e09      	ldrsh	r1, [r1, r0]
 8002924:	0049      	lsls	r1, r1, #1
 8002926:	448e      	add	lr, r1
 8002928:	bc03      	pop	{r0, r1}
 800292a:	4770      	bx	lr

0800292c <__udivsi3>:
 800292c:	2200      	movs	r2, #0
 800292e:	0843      	lsrs	r3, r0, #1
 8002930:	428b      	cmp	r3, r1
 8002932:	d374      	bcc.n	8002a1e <__udivsi3+0xf2>
 8002934:	0903      	lsrs	r3, r0, #4
 8002936:	428b      	cmp	r3, r1
 8002938:	d35f      	bcc.n	80029fa <__udivsi3+0xce>
 800293a:	0a03      	lsrs	r3, r0, #8
 800293c:	428b      	cmp	r3, r1
 800293e:	d344      	bcc.n	80029ca <__udivsi3+0x9e>
 8002940:	0b03      	lsrs	r3, r0, #12
 8002942:	428b      	cmp	r3, r1
 8002944:	d328      	bcc.n	8002998 <__udivsi3+0x6c>
 8002946:	0c03      	lsrs	r3, r0, #16
 8002948:	428b      	cmp	r3, r1
 800294a:	d30d      	bcc.n	8002968 <__udivsi3+0x3c>
 800294c:	22ff      	movs	r2, #255	; 0xff
 800294e:	0209      	lsls	r1, r1, #8
 8002950:	ba12      	rev	r2, r2
 8002952:	0c03      	lsrs	r3, r0, #16
 8002954:	428b      	cmp	r3, r1
 8002956:	d302      	bcc.n	800295e <__udivsi3+0x32>
 8002958:	1212      	asrs	r2, r2, #8
 800295a:	0209      	lsls	r1, r1, #8
 800295c:	d065      	beq.n	8002a2a <__udivsi3+0xfe>
 800295e:	0b03      	lsrs	r3, r0, #12
 8002960:	428b      	cmp	r3, r1
 8002962:	d319      	bcc.n	8002998 <__udivsi3+0x6c>
 8002964:	e000      	b.n	8002968 <__udivsi3+0x3c>
 8002966:	0a09      	lsrs	r1, r1, #8
 8002968:	0bc3      	lsrs	r3, r0, #15
 800296a:	428b      	cmp	r3, r1
 800296c:	d301      	bcc.n	8002972 <__udivsi3+0x46>
 800296e:	03cb      	lsls	r3, r1, #15
 8002970:	1ac0      	subs	r0, r0, r3
 8002972:	4152      	adcs	r2, r2
 8002974:	0b83      	lsrs	r3, r0, #14
 8002976:	428b      	cmp	r3, r1
 8002978:	d301      	bcc.n	800297e <__udivsi3+0x52>
 800297a:	038b      	lsls	r3, r1, #14
 800297c:	1ac0      	subs	r0, r0, r3
 800297e:	4152      	adcs	r2, r2
 8002980:	0b43      	lsrs	r3, r0, #13
 8002982:	428b      	cmp	r3, r1
 8002984:	d301      	bcc.n	800298a <__udivsi3+0x5e>
 8002986:	034b      	lsls	r3, r1, #13
 8002988:	1ac0      	subs	r0, r0, r3
 800298a:	4152      	adcs	r2, r2
 800298c:	0b03      	lsrs	r3, r0, #12
 800298e:	428b      	cmp	r3, r1
 8002990:	d301      	bcc.n	8002996 <__udivsi3+0x6a>
 8002992:	030b      	lsls	r3, r1, #12
 8002994:	1ac0      	subs	r0, r0, r3
 8002996:	4152      	adcs	r2, r2
 8002998:	0ac3      	lsrs	r3, r0, #11
 800299a:	428b      	cmp	r3, r1
 800299c:	d301      	bcc.n	80029a2 <__udivsi3+0x76>
 800299e:	02cb      	lsls	r3, r1, #11
 80029a0:	1ac0      	subs	r0, r0, r3
 80029a2:	4152      	adcs	r2, r2
 80029a4:	0a83      	lsrs	r3, r0, #10
 80029a6:	428b      	cmp	r3, r1
 80029a8:	d301      	bcc.n	80029ae <__udivsi3+0x82>
 80029aa:	028b      	lsls	r3, r1, #10
 80029ac:	1ac0      	subs	r0, r0, r3
 80029ae:	4152      	adcs	r2, r2
 80029b0:	0a43      	lsrs	r3, r0, #9
 80029b2:	428b      	cmp	r3, r1
 80029b4:	d301      	bcc.n	80029ba <__udivsi3+0x8e>
 80029b6:	024b      	lsls	r3, r1, #9
 80029b8:	1ac0      	subs	r0, r0, r3
 80029ba:	4152      	adcs	r2, r2
 80029bc:	0a03      	lsrs	r3, r0, #8
 80029be:	428b      	cmp	r3, r1
 80029c0:	d301      	bcc.n	80029c6 <__udivsi3+0x9a>
 80029c2:	020b      	lsls	r3, r1, #8
 80029c4:	1ac0      	subs	r0, r0, r3
 80029c6:	4152      	adcs	r2, r2
 80029c8:	d2cd      	bcs.n	8002966 <__udivsi3+0x3a>
 80029ca:	09c3      	lsrs	r3, r0, #7
 80029cc:	428b      	cmp	r3, r1
 80029ce:	d301      	bcc.n	80029d4 <__udivsi3+0xa8>
 80029d0:	01cb      	lsls	r3, r1, #7
 80029d2:	1ac0      	subs	r0, r0, r3
 80029d4:	4152      	adcs	r2, r2
 80029d6:	0983      	lsrs	r3, r0, #6
 80029d8:	428b      	cmp	r3, r1
 80029da:	d301      	bcc.n	80029e0 <__udivsi3+0xb4>
 80029dc:	018b      	lsls	r3, r1, #6
 80029de:	1ac0      	subs	r0, r0, r3
 80029e0:	4152      	adcs	r2, r2
 80029e2:	0943      	lsrs	r3, r0, #5
 80029e4:	428b      	cmp	r3, r1
 80029e6:	d301      	bcc.n	80029ec <__udivsi3+0xc0>
 80029e8:	014b      	lsls	r3, r1, #5
 80029ea:	1ac0      	subs	r0, r0, r3
 80029ec:	4152      	adcs	r2, r2
 80029ee:	0903      	lsrs	r3, r0, #4
 80029f0:	428b      	cmp	r3, r1
 80029f2:	d301      	bcc.n	80029f8 <__udivsi3+0xcc>
 80029f4:	010b      	lsls	r3, r1, #4
 80029f6:	1ac0      	subs	r0, r0, r3
 80029f8:	4152      	adcs	r2, r2
 80029fa:	08c3      	lsrs	r3, r0, #3
 80029fc:	428b      	cmp	r3, r1
 80029fe:	d301      	bcc.n	8002a04 <__udivsi3+0xd8>
 8002a00:	00cb      	lsls	r3, r1, #3
 8002a02:	1ac0      	subs	r0, r0, r3
 8002a04:	4152      	adcs	r2, r2
 8002a06:	0883      	lsrs	r3, r0, #2
 8002a08:	428b      	cmp	r3, r1
 8002a0a:	d301      	bcc.n	8002a10 <__udivsi3+0xe4>
 8002a0c:	008b      	lsls	r3, r1, #2
 8002a0e:	1ac0      	subs	r0, r0, r3
 8002a10:	4152      	adcs	r2, r2
 8002a12:	0843      	lsrs	r3, r0, #1
 8002a14:	428b      	cmp	r3, r1
 8002a16:	d301      	bcc.n	8002a1c <__udivsi3+0xf0>
 8002a18:	004b      	lsls	r3, r1, #1
 8002a1a:	1ac0      	subs	r0, r0, r3
 8002a1c:	4152      	adcs	r2, r2
 8002a1e:	1a41      	subs	r1, r0, r1
 8002a20:	d200      	bcs.n	8002a24 <__udivsi3+0xf8>
 8002a22:	4601      	mov	r1, r0
 8002a24:	4152      	adcs	r2, r2
 8002a26:	4610      	mov	r0, r2
 8002a28:	4770      	bx	lr
 8002a2a:	e7ff      	b.n	8002a2c <__udivsi3+0x100>
 8002a2c:	b501      	push	{r0, lr}
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f000 f8f0 	bl	8002c14 <__aeabi_idiv0>
 8002a34:	bd02      	pop	{r1, pc}
 8002a36:	46c0      	nop			; (mov r8, r8)

08002a38 <__aeabi_uidivmod>:
 8002a38:	2900      	cmp	r1, #0
 8002a3a:	d0f7      	beq.n	8002a2c <__udivsi3+0x100>
 8002a3c:	e776      	b.n	800292c <__udivsi3>
 8002a3e:	4770      	bx	lr

08002a40 <__divsi3>:
 8002a40:	4603      	mov	r3, r0
 8002a42:	430b      	orrs	r3, r1
 8002a44:	d47f      	bmi.n	8002b46 <__divsi3+0x106>
 8002a46:	2200      	movs	r2, #0
 8002a48:	0843      	lsrs	r3, r0, #1
 8002a4a:	428b      	cmp	r3, r1
 8002a4c:	d374      	bcc.n	8002b38 <__divsi3+0xf8>
 8002a4e:	0903      	lsrs	r3, r0, #4
 8002a50:	428b      	cmp	r3, r1
 8002a52:	d35f      	bcc.n	8002b14 <__divsi3+0xd4>
 8002a54:	0a03      	lsrs	r3, r0, #8
 8002a56:	428b      	cmp	r3, r1
 8002a58:	d344      	bcc.n	8002ae4 <__divsi3+0xa4>
 8002a5a:	0b03      	lsrs	r3, r0, #12
 8002a5c:	428b      	cmp	r3, r1
 8002a5e:	d328      	bcc.n	8002ab2 <__divsi3+0x72>
 8002a60:	0c03      	lsrs	r3, r0, #16
 8002a62:	428b      	cmp	r3, r1
 8002a64:	d30d      	bcc.n	8002a82 <__divsi3+0x42>
 8002a66:	22ff      	movs	r2, #255	; 0xff
 8002a68:	0209      	lsls	r1, r1, #8
 8002a6a:	ba12      	rev	r2, r2
 8002a6c:	0c03      	lsrs	r3, r0, #16
 8002a6e:	428b      	cmp	r3, r1
 8002a70:	d302      	bcc.n	8002a78 <__divsi3+0x38>
 8002a72:	1212      	asrs	r2, r2, #8
 8002a74:	0209      	lsls	r1, r1, #8
 8002a76:	d065      	beq.n	8002b44 <__divsi3+0x104>
 8002a78:	0b03      	lsrs	r3, r0, #12
 8002a7a:	428b      	cmp	r3, r1
 8002a7c:	d319      	bcc.n	8002ab2 <__divsi3+0x72>
 8002a7e:	e000      	b.n	8002a82 <__divsi3+0x42>
 8002a80:	0a09      	lsrs	r1, r1, #8
 8002a82:	0bc3      	lsrs	r3, r0, #15
 8002a84:	428b      	cmp	r3, r1
 8002a86:	d301      	bcc.n	8002a8c <__divsi3+0x4c>
 8002a88:	03cb      	lsls	r3, r1, #15
 8002a8a:	1ac0      	subs	r0, r0, r3
 8002a8c:	4152      	adcs	r2, r2
 8002a8e:	0b83      	lsrs	r3, r0, #14
 8002a90:	428b      	cmp	r3, r1
 8002a92:	d301      	bcc.n	8002a98 <__divsi3+0x58>
 8002a94:	038b      	lsls	r3, r1, #14
 8002a96:	1ac0      	subs	r0, r0, r3
 8002a98:	4152      	adcs	r2, r2
 8002a9a:	0b43      	lsrs	r3, r0, #13
 8002a9c:	428b      	cmp	r3, r1
 8002a9e:	d301      	bcc.n	8002aa4 <__divsi3+0x64>
 8002aa0:	034b      	lsls	r3, r1, #13
 8002aa2:	1ac0      	subs	r0, r0, r3
 8002aa4:	4152      	adcs	r2, r2
 8002aa6:	0b03      	lsrs	r3, r0, #12
 8002aa8:	428b      	cmp	r3, r1
 8002aaa:	d301      	bcc.n	8002ab0 <__divsi3+0x70>
 8002aac:	030b      	lsls	r3, r1, #12
 8002aae:	1ac0      	subs	r0, r0, r3
 8002ab0:	4152      	adcs	r2, r2
 8002ab2:	0ac3      	lsrs	r3, r0, #11
 8002ab4:	428b      	cmp	r3, r1
 8002ab6:	d301      	bcc.n	8002abc <__divsi3+0x7c>
 8002ab8:	02cb      	lsls	r3, r1, #11
 8002aba:	1ac0      	subs	r0, r0, r3
 8002abc:	4152      	adcs	r2, r2
 8002abe:	0a83      	lsrs	r3, r0, #10
 8002ac0:	428b      	cmp	r3, r1
 8002ac2:	d301      	bcc.n	8002ac8 <__divsi3+0x88>
 8002ac4:	028b      	lsls	r3, r1, #10
 8002ac6:	1ac0      	subs	r0, r0, r3
 8002ac8:	4152      	adcs	r2, r2
 8002aca:	0a43      	lsrs	r3, r0, #9
 8002acc:	428b      	cmp	r3, r1
 8002ace:	d301      	bcc.n	8002ad4 <__divsi3+0x94>
 8002ad0:	024b      	lsls	r3, r1, #9
 8002ad2:	1ac0      	subs	r0, r0, r3
 8002ad4:	4152      	adcs	r2, r2
 8002ad6:	0a03      	lsrs	r3, r0, #8
 8002ad8:	428b      	cmp	r3, r1
 8002ada:	d301      	bcc.n	8002ae0 <__divsi3+0xa0>
 8002adc:	020b      	lsls	r3, r1, #8
 8002ade:	1ac0      	subs	r0, r0, r3
 8002ae0:	4152      	adcs	r2, r2
 8002ae2:	d2cd      	bcs.n	8002a80 <__divsi3+0x40>
 8002ae4:	09c3      	lsrs	r3, r0, #7
 8002ae6:	428b      	cmp	r3, r1
 8002ae8:	d301      	bcc.n	8002aee <__divsi3+0xae>
 8002aea:	01cb      	lsls	r3, r1, #7
 8002aec:	1ac0      	subs	r0, r0, r3
 8002aee:	4152      	adcs	r2, r2
 8002af0:	0983      	lsrs	r3, r0, #6
 8002af2:	428b      	cmp	r3, r1
 8002af4:	d301      	bcc.n	8002afa <__divsi3+0xba>
 8002af6:	018b      	lsls	r3, r1, #6
 8002af8:	1ac0      	subs	r0, r0, r3
 8002afa:	4152      	adcs	r2, r2
 8002afc:	0943      	lsrs	r3, r0, #5
 8002afe:	428b      	cmp	r3, r1
 8002b00:	d301      	bcc.n	8002b06 <__divsi3+0xc6>
 8002b02:	014b      	lsls	r3, r1, #5
 8002b04:	1ac0      	subs	r0, r0, r3
 8002b06:	4152      	adcs	r2, r2
 8002b08:	0903      	lsrs	r3, r0, #4
 8002b0a:	428b      	cmp	r3, r1
 8002b0c:	d301      	bcc.n	8002b12 <__divsi3+0xd2>
 8002b0e:	010b      	lsls	r3, r1, #4
 8002b10:	1ac0      	subs	r0, r0, r3
 8002b12:	4152      	adcs	r2, r2
 8002b14:	08c3      	lsrs	r3, r0, #3
 8002b16:	428b      	cmp	r3, r1
 8002b18:	d301      	bcc.n	8002b1e <__divsi3+0xde>
 8002b1a:	00cb      	lsls	r3, r1, #3
 8002b1c:	1ac0      	subs	r0, r0, r3
 8002b1e:	4152      	adcs	r2, r2
 8002b20:	0883      	lsrs	r3, r0, #2
 8002b22:	428b      	cmp	r3, r1
 8002b24:	d301      	bcc.n	8002b2a <__divsi3+0xea>
 8002b26:	008b      	lsls	r3, r1, #2
 8002b28:	1ac0      	subs	r0, r0, r3
 8002b2a:	4152      	adcs	r2, r2
 8002b2c:	0843      	lsrs	r3, r0, #1
 8002b2e:	428b      	cmp	r3, r1
 8002b30:	d301      	bcc.n	8002b36 <__divsi3+0xf6>
 8002b32:	004b      	lsls	r3, r1, #1
 8002b34:	1ac0      	subs	r0, r0, r3
 8002b36:	4152      	adcs	r2, r2
 8002b38:	1a41      	subs	r1, r0, r1
 8002b3a:	d200      	bcs.n	8002b3e <__divsi3+0xfe>
 8002b3c:	4601      	mov	r1, r0
 8002b3e:	4152      	adcs	r2, r2
 8002b40:	4610      	mov	r0, r2
 8002b42:	4770      	bx	lr
 8002b44:	e05d      	b.n	8002c02 <__divsi3+0x1c2>
 8002b46:	0fca      	lsrs	r2, r1, #31
 8002b48:	d000      	beq.n	8002b4c <__divsi3+0x10c>
 8002b4a:	4249      	negs	r1, r1
 8002b4c:	1003      	asrs	r3, r0, #32
 8002b4e:	d300      	bcc.n	8002b52 <__divsi3+0x112>
 8002b50:	4240      	negs	r0, r0
 8002b52:	4053      	eors	r3, r2
 8002b54:	2200      	movs	r2, #0
 8002b56:	469c      	mov	ip, r3
 8002b58:	0903      	lsrs	r3, r0, #4
 8002b5a:	428b      	cmp	r3, r1
 8002b5c:	d32d      	bcc.n	8002bba <__divsi3+0x17a>
 8002b5e:	0a03      	lsrs	r3, r0, #8
 8002b60:	428b      	cmp	r3, r1
 8002b62:	d312      	bcc.n	8002b8a <__divsi3+0x14a>
 8002b64:	22fc      	movs	r2, #252	; 0xfc
 8002b66:	0189      	lsls	r1, r1, #6
 8002b68:	ba12      	rev	r2, r2
 8002b6a:	0a03      	lsrs	r3, r0, #8
 8002b6c:	428b      	cmp	r3, r1
 8002b6e:	d30c      	bcc.n	8002b8a <__divsi3+0x14a>
 8002b70:	0189      	lsls	r1, r1, #6
 8002b72:	1192      	asrs	r2, r2, #6
 8002b74:	428b      	cmp	r3, r1
 8002b76:	d308      	bcc.n	8002b8a <__divsi3+0x14a>
 8002b78:	0189      	lsls	r1, r1, #6
 8002b7a:	1192      	asrs	r2, r2, #6
 8002b7c:	428b      	cmp	r3, r1
 8002b7e:	d304      	bcc.n	8002b8a <__divsi3+0x14a>
 8002b80:	0189      	lsls	r1, r1, #6
 8002b82:	d03a      	beq.n	8002bfa <__divsi3+0x1ba>
 8002b84:	1192      	asrs	r2, r2, #6
 8002b86:	e000      	b.n	8002b8a <__divsi3+0x14a>
 8002b88:	0989      	lsrs	r1, r1, #6
 8002b8a:	09c3      	lsrs	r3, r0, #7
 8002b8c:	428b      	cmp	r3, r1
 8002b8e:	d301      	bcc.n	8002b94 <__divsi3+0x154>
 8002b90:	01cb      	lsls	r3, r1, #7
 8002b92:	1ac0      	subs	r0, r0, r3
 8002b94:	4152      	adcs	r2, r2
 8002b96:	0983      	lsrs	r3, r0, #6
 8002b98:	428b      	cmp	r3, r1
 8002b9a:	d301      	bcc.n	8002ba0 <__divsi3+0x160>
 8002b9c:	018b      	lsls	r3, r1, #6
 8002b9e:	1ac0      	subs	r0, r0, r3
 8002ba0:	4152      	adcs	r2, r2
 8002ba2:	0943      	lsrs	r3, r0, #5
 8002ba4:	428b      	cmp	r3, r1
 8002ba6:	d301      	bcc.n	8002bac <__divsi3+0x16c>
 8002ba8:	014b      	lsls	r3, r1, #5
 8002baa:	1ac0      	subs	r0, r0, r3
 8002bac:	4152      	adcs	r2, r2
 8002bae:	0903      	lsrs	r3, r0, #4
 8002bb0:	428b      	cmp	r3, r1
 8002bb2:	d301      	bcc.n	8002bb8 <__divsi3+0x178>
 8002bb4:	010b      	lsls	r3, r1, #4
 8002bb6:	1ac0      	subs	r0, r0, r3
 8002bb8:	4152      	adcs	r2, r2
 8002bba:	08c3      	lsrs	r3, r0, #3
 8002bbc:	428b      	cmp	r3, r1
 8002bbe:	d301      	bcc.n	8002bc4 <__divsi3+0x184>
 8002bc0:	00cb      	lsls	r3, r1, #3
 8002bc2:	1ac0      	subs	r0, r0, r3
 8002bc4:	4152      	adcs	r2, r2
 8002bc6:	0883      	lsrs	r3, r0, #2
 8002bc8:	428b      	cmp	r3, r1
 8002bca:	d301      	bcc.n	8002bd0 <__divsi3+0x190>
 8002bcc:	008b      	lsls	r3, r1, #2
 8002bce:	1ac0      	subs	r0, r0, r3
 8002bd0:	4152      	adcs	r2, r2
 8002bd2:	d2d9      	bcs.n	8002b88 <__divsi3+0x148>
 8002bd4:	0843      	lsrs	r3, r0, #1
 8002bd6:	428b      	cmp	r3, r1
 8002bd8:	d301      	bcc.n	8002bde <__divsi3+0x19e>
 8002bda:	004b      	lsls	r3, r1, #1
 8002bdc:	1ac0      	subs	r0, r0, r3
 8002bde:	4152      	adcs	r2, r2
 8002be0:	1a41      	subs	r1, r0, r1
 8002be2:	d200      	bcs.n	8002be6 <__divsi3+0x1a6>
 8002be4:	4601      	mov	r1, r0
 8002be6:	4663      	mov	r3, ip
 8002be8:	4152      	adcs	r2, r2
 8002bea:	105b      	asrs	r3, r3, #1
 8002bec:	4610      	mov	r0, r2
 8002bee:	d301      	bcc.n	8002bf4 <__divsi3+0x1b4>
 8002bf0:	4240      	negs	r0, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d500      	bpl.n	8002bf8 <__divsi3+0x1b8>
 8002bf6:	4249      	negs	r1, r1
 8002bf8:	4770      	bx	lr
 8002bfa:	4663      	mov	r3, ip
 8002bfc:	105b      	asrs	r3, r3, #1
 8002bfe:	d300      	bcc.n	8002c02 <__divsi3+0x1c2>
 8002c00:	4240      	negs	r0, r0
 8002c02:	b501      	push	{r0, lr}
 8002c04:	2000      	movs	r0, #0
 8002c06:	f000 f805 	bl	8002c14 <__aeabi_idiv0>
 8002c0a:	bd02      	pop	{r1, pc}

08002c0c <__aeabi_idivmod>:
 8002c0c:	2900      	cmp	r1, #0
 8002c0e:	d0f8      	beq.n	8002c02 <__divsi3+0x1c2>
 8002c10:	e716      	b.n	8002a40 <__divsi3>
 8002c12:	4770      	bx	lr

08002c14 <__aeabi_idiv0>:
 8002c14:	4770      	bx	lr
 8002c16:	46c0      	nop			; (mov r8, r8)

08002c18 <__aeabi_cdrcmple>:
 8002c18:	4684      	mov	ip, r0
 8002c1a:	0010      	movs	r0, r2
 8002c1c:	4662      	mov	r2, ip
 8002c1e:	468c      	mov	ip, r1
 8002c20:	0019      	movs	r1, r3
 8002c22:	4663      	mov	r3, ip
 8002c24:	e000      	b.n	8002c28 <__aeabi_cdcmpeq>
 8002c26:	46c0      	nop			; (mov r8, r8)

08002c28 <__aeabi_cdcmpeq>:
 8002c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002c2a:	f001 fd7d 	bl	8004728 <__ledf2>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d401      	bmi.n	8002c36 <__aeabi_cdcmpeq+0xe>
 8002c32:	2100      	movs	r1, #0
 8002c34:	42c8      	cmn	r0, r1
 8002c36:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002c38 <__aeabi_dcmpeq>:
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	f001 fccd 	bl	80045d8 <__eqdf2>
 8002c3e:	4240      	negs	r0, r0
 8002c40:	3001      	adds	r0, #1
 8002c42:	bd10      	pop	{r4, pc}

08002c44 <__aeabi_dcmplt>:
 8002c44:	b510      	push	{r4, lr}
 8002c46:	f001 fd6f 	bl	8004728 <__ledf2>
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	db01      	blt.n	8002c52 <__aeabi_dcmplt+0xe>
 8002c4e:	2000      	movs	r0, #0
 8002c50:	bd10      	pop	{r4, pc}
 8002c52:	2001      	movs	r0, #1
 8002c54:	bd10      	pop	{r4, pc}
 8002c56:	46c0      	nop			; (mov r8, r8)

08002c58 <__aeabi_dcmple>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	f001 fd65 	bl	8004728 <__ledf2>
 8002c5e:	2800      	cmp	r0, #0
 8002c60:	dd01      	ble.n	8002c66 <__aeabi_dcmple+0xe>
 8002c62:	2000      	movs	r0, #0
 8002c64:	bd10      	pop	{r4, pc}
 8002c66:	2001      	movs	r0, #1
 8002c68:	bd10      	pop	{r4, pc}
 8002c6a:	46c0      	nop			; (mov r8, r8)

08002c6c <__aeabi_dcmpgt>:
 8002c6c:	b510      	push	{r4, lr}
 8002c6e:	f001 fcf5 	bl	800465c <__gedf2>
 8002c72:	2800      	cmp	r0, #0
 8002c74:	dc01      	bgt.n	8002c7a <__aeabi_dcmpgt+0xe>
 8002c76:	2000      	movs	r0, #0
 8002c78:	bd10      	pop	{r4, pc}
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	bd10      	pop	{r4, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)

08002c80 <__aeabi_dcmpge>:
 8002c80:	b510      	push	{r4, lr}
 8002c82:	f001 fceb 	bl	800465c <__gedf2>
 8002c86:	2800      	cmp	r0, #0
 8002c88:	da01      	bge.n	8002c8e <__aeabi_dcmpge+0xe>
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	bd10      	pop	{r4, pc}
 8002c8e:	2001      	movs	r0, #1
 8002c90:	bd10      	pop	{r4, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)

08002c94 <__aeabi_f2uiz>:
 8002c94:	219e      	movs	r1, #158	; 0x9e
 8002c96:	b510      	push	{r4, lr}
 8002c98:	05c9      	lsls	r1, r1, #23
 8002c9a:	1c04      	adds	r4, r0, #0
 8002c9c:	f002 fd50 	bl	8005740 <__aeabi_fcmpge>
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	d103      	bne.n	8002cac <__aeabi_f2uiz+0x18>
 8002ca4:	1c20      	adds	r0, r4, #0
 8002ca6:	f000 fdb5 	bl	8003814 <__aeabi_f2iz>
 8002caa:	bd10      	pop	{r4, pc}
 8002cac:	219e      	movs	r1, #158	; 0x9e
 8002cae:	1c20      	adds	r0, r4, #0
 8002cb0:	05c9      	lsls	r1, r1, #23
 8002cb2:	f000 fc01 	bl	80034b8 <__aeabi_fsub>
 8002cb6:	f000 fdad 	bl	8003814 <__aeabi_f2iz>
 8002cba:	2380      	movs	r3, #128	; 0x80
 8002cbc:	061b      	lsls	r3, r3, #24
 8002cbe:	469c      	mov	ip, r3
 8002cc0:	4460      	add	r0, ip
 8002cc2:	e7f2      	b.n	8002caa <__aeabi_f2uiz+0x16>

08002cc4 <__aeabi_d2uiz>:
 8002cc4:	b570      	push	{r4, r5, r6, lr}
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <__aeabi_d2uiz+0x38>)
 8002cca:	0004      	movs	r4, r0
 8002ccc:	000d      	movs	r5, r1
 8002cce:	f7ff ffd7 	bl	8002c80 <__aeabi_dcmpge>
 8002cd2:	2800      	cmp	r0, #0
 8002cd4:	d104      	bne.n	8002ce0 <__aeabi_d2uiz+0x1c>
 8002cd6:	0020      	movs	r0, r4
 8002cd8:	0029      	movs	r1, r5
 8002cda:	f002 fba5 	bl	8005428 <__aeabi_d2iz>
 8002cde:	bd70      	pop	{r4, r5, r6, pc}
 8002ce0:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <__aeabi_d2uiz+0x38>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	0020      	movs	r0, r4
 8002ce6:	0029      	movs	r1, r5
 8002ce8:	f001 ffee 	bl	8004cc8 <__aeabi_dsub>
 8002cec:	f002 fb9c 	bl	8005428 <__aeabi_d2iz>
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	061b      	lsls	r3, r3, #24
 8002cf4:	469c      	mov	ip, r3
 8002cf6:	4460      	add	r0, ip
 8002cf8:	e7f1      	b.n	8002cde <__aeabi_d2uiz+0x1a>
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	41e00000 	.word	0x41e00000

08002d00 <__aeabi_fadd>:
 8002d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d02:	46c6      	mov	lr, r8
 8002d04:	0243      	lsls	r3, r0, #9
 8002d06:	0a5b      	lsrs	r3, r3, #9
 8002d08:	024e      	lsls	r6, r1, #9
 8002d0a:	0045      	lsls	r5, r0, #1
 8002d0c:	004f      	lsls	r7, r1, #1
 8002d0e:	00da      	lsls	r2, r3, #3
 8002d10:	0fc4      	lsrs	r4, r0, #31
 8002d12:	469c      	mov	ip, r3
 8002d14:	0a70      	lsrs	r0, r6, #9
 8002d16:	4690      	mov	r8, r2
 8002d18:	b500      	push	{lr}
 8002d1a:	0e2d      	lsrs	r5, r5, #24
 8002d1c:	0e3f      	lsrs	r7, r7, #24
 8002d1e:	0fc9      	lsrs	r1, r1, #31
 8002d20:	09b6      	lsrs	r6, r6, #6
 8002d22:	428c      	cmp	r4, r1
 8002d24:	d04b      	beq.n	8002dbe <__aeabi_fadd+0xbe>
 8002d26:	1bea      	subs	r2, r5, r7
 8002d28:	2a00      	cmp	r2, #0
 8002d2a:	dd36      	ble.n	8002d9a <__aeabi_fadd+0x9a>
 8002d2c:	2f00      	cmp	r7, #0
 8002d2e:	d061      	beq.n	8002df4 <__aeabi_fadd+0xf4>
 8002d30:	2dff      	cmp	r5, #255	; 0xff
 8002d32:	d100      	bne.n	8002d36 <__aeabi_fadd+0x36>
 8002d34:	e0ad      	b.n	8002e92 <__aeabi_fadd+0x192>
 8002d36:	2380      	movs	r3, #128	; 0x80
 8002d38:	04db      	lsls	r3, r3, #19
 8002d3a:	431e      	orrs	r6, r3
 8002d3c:	2a1b      	cmp	r2, #27
 8002d3e:	dc00      	bgt.n	8002d42 <__aeabi_fadd+0x42>
 8002d40:	e0d3      	b.n	8002eea <__aeabi_fadd+0x1ea>
 8002d42:	2001      	movs	r0, #1
 8002d44:	4643      	mov	r3, r8
 8002d46:	1a18      	subs	r0, r3, r0
 8002d48:	0143      	lsls	r3, r0, #5
 8002d4a:	d400      	bmi.n	8002d4e <__aeabi_fadd+0x4e>
 8002d4c:	e08c      	b.n	8002e68 <__aeabi_fadd+0x168>
 8002d4e:	0180      	lsls	r0, r0, #6
 8002d50:	0987      	lsrs	r7, r0, #6
 8002d52:	0038      	movs	r0, r7
 8002d54:	f002 fcfe 	bl	8005754 <__clzsi2>
 8002d58:	3805      	subs	r0, #5
 8002d5a:	4087      	lsls	r7, r0
 8002d5c:	4285      	cmp	r5, r0
 8002d5e:	dc00      	bgt.n	8002d62 <__aeabi_fadd+0x62>
 8002d60:	e0b6      	b.n	8002ed0 <__aeabi_fadd+0x1d0>
 8002d62:	1a2d      	subs	r5, r5, r0
 8002d64:	48b3      	ldr	r0, [pc, #716]	; (8003034 <__aeabi_fadd+0x334>)
 8002d66:	4038      	ands	r0, r7
 8002d68:	0743      	lsls	r3, r0, #29
 8002d6a:	d004      	beq.n	8002d76 <__aeabi_fadd+0x76>
 8002d6c:	230f      	movs	r3, #15
 8002d6e:	4003      	ands	r3, r0
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d000      	beq.n	8002d76 <__aeabi_fadd+0x76>
 8002d74:	3004      	adds	r0, #4
 8002d76:	0143      	lsls	r3, r0, #5
 8002d78:	d400      	bmi.n	8002d7c <__aeabi_fadd+0x7c>
 8002d7a:	e078      	b.n	8002e6e <__aeabi_fadd+0x16e>
 8002d7c:	1c6a      	adds	r2, r5, #1
 8002d7e:	2dfe      	cmp	r5, #254	; 0xfe
 8002d80:	d065      	beq.n	8002e4e <__aeabi_fadd+0x14e>
 8002d82:	0180      	lsls	r0, r0, #6
 8002d84:	0a43      	lsrs	r3, r0, #9
 8002d86:	469c      	mov	ip, r3
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	4663      	mov	r3, ip
 8002d8c:	05d0      	lsls	r0, r2, #23
 8002d8e:	4318      	orrs	r0, r3
 8002d90:	07e4      	lsls	r4, r4, #31
 8002d92:	4320      	orrs	r0, r4
 8002d94:	bc80      	pop	{r7}
 8002d96:	46b8      	mov	r8, r7
 8002d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d9a:	2a00      	cmp	r2, #0
 8002d9c:	d035      	beq.n	8002e0a <__aeabi_fadd+0x10a>
 8002d9e:	1b7a      	subs	r2, r7, r5
 8002da0:	2d00      	cmp	r5, #0
 8002da2:	d000      	beq.n	8002da6 <__aeabi_fadd+0xa6>
 8002da4:	e0af      	b.n	8002f06 <__aeabi_fadd+0x206>
 8002da6:	4643      	mov	r3, r8
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d100      	bne.n	8002dae <__aeabi_fadd+0xae>
 8002dac:	e0a7      	b.n	8002efe <__aeabi_fadd+0x1fe>
 8002dae:	1e53      	subs	r3, r2, #1
 8002db0:	2a01      	cmp	r2, #1
 8002db2:	d100      	bne.n	8002db6 <__aeabi_fadd+0xb6>
 8002db4:	e12f      	b.n	8003016 <__aeabi_fadd+0x316>
 8002db6:	2aff      	cmp	r2, #255	; 0xff
 8002db8:	d069      	beq.n	8002e8e <__aeabi_fadd+0x18e>
 8002dba:	001a      	movs	r2, r3
 8002dbc:	e0aa      	b.n	8002f14 <__aeabi_fadd+0x214>
 8002dbe:	1be9      	subs	r1, r5, r7
 8002dc0:	2900      	cmp	r1, #0
 8002dc2:	dd70      	ble.n	8002ea6 <__aeabi_fadd+0x1a6>
 8002dc4:	2f00      	cmp	r7, #0
 8002dc6:	d037      	beq.n	8002e38 <__aeabi_fadd+0x138>
 8002dc8:	2dff      	cmp	r5, #255	; 0xff
 8002dca:	d062      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002dcc:	2380      	movs	r3, #128	; 0x80
 8002dce:	04db      	lsls	r3, r3, #19
 8002dd0:	431e      	orrs	r6, r3
 8002dd2:	291b      	cmp	r1, #27
 8002dd4:	dc00      	bgt.n	8002dd8 <__aeabi_fadd+0xd8>
 8002dd6:	e0b0      	b.n	8002f3a <__aeabi_fadd+0x23a>
 8002dd8:	2001      	movs	r0, #1
 8002dda:	4440      	add	r0, r8
 8002ddc:	0143      	lsls	r3, r0, #5
 8002dde:	d543      	bpl.n	8002e68 <__aeabi_fadd+0x168>
 8002de0:	3501      	adds	r5, #1
 8002de2:	2dff      	cmp	r5, #255	; 0xff
 8002de4:	d033      	beq.n	8002e4e <__aeabi_fadd+0x14e>
 8002de6:	2301      	movs	r3, #1
 8002de8:	4a93      	ldr	r2, [pc, #588]	; (8003038 <__aeabi_fadd+0x338>)
 8002dea:	4003      	ands	r3, r0
 8002dec:	0840      	lsrs	r0, r0, #1
 8002dee:	4010      	ands	r0, r2
 8002df0:	4318      	orrs	r0, r3
 8002df2:	e7b9      	b.n	8002d68 <__aeabi_fadd+0x68>
 8002df4:	2e00      	cmp	r6, #0
 8002df6:	d100      	bne.n	8002dfa <__aeabi_fadd+0xfa>
 8002df8:	e083      	b.n	8002f02 <__aeabi_fadd+0x202>
 8002dfa:	1e51      	subs	r1, r2, #1
 8002dfc:	2a01      	cmp	r2, #1
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_fadd+0x102>
 8002e00:	e0d8      	b.n	8002fb4 <__aeabi_fadd+0x2b4>
 8002e02:	2aff      	cmp	r2, #255	; 0xff
 8002e04:	d045      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002e06:	000a      	movs	r2, r1
 8002e08:	e798      	b.n	8002d3c <__aeabi_fadd+0x3c>
 8002e0a:	27fe      	movs	r7, #254	; 0xfe
 8002e0c:	1c6a      	adds	r2, r5, #1
 8002e0e:	4217      	tst	r7, r2
 8002e10:	d000      	beq.n	8002e14 <__aeabi_fadd+0x114>
 8002e12:	e086      	b.n	8002f22 <__aeabi_fadd+0x222>
 8002e14:	2d00      	cmp	r5, #0
 8002e16:	d000      	beq.n	8002e1a <__aeabi_fadd+0x11a>
 8002e18:	e0b7      	b.n	8002f8a <__aeabi_fadd+0x28a>
 8002e1a:	4643      	mov	r3, r8
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d100      	bne.n	8002e22 <__aeabi_fadd+0x122>
 8002e20:	e0f3      	b.n	800300a <__aeabi_fadd+0x30a>
 8002e22:	2200      	movs	r2, #0
 8002e24:	2e00      	cmp	r6, #0
 8002e26:	d0b0      	beq.n	8002d8a <__aeabi_fadd+0x8a>
 8002e28:	1b98      	subs	r0, r3, r6
 8002e2a:	0143      	lsls	r3, r0, #5
 8002e2c:	d400      	bmi.n	8002e30 <__aeabi_fadd+0x130>
 8002e2e:	e0fa      	b.n	8003026 <__aeabi_fadd+0x326>
 8002e30:	4643      	mov	r3, r8
 8002e32:	000c      	movs	r4, r1
 8002e34:	1af0      	subs	r0, r6, r3
 8002e36:	e797      	b.n	8002d68 <__aeabi_fadd+0x68>
 8002e38:	2e00      	cmp	r6, #0
 8002e3a:	d100      	bne.n	8002e3e <__aeabi_fadd+0x13e>
 8002e3c:	e0c8      	b.n	8002fd0 <__aeabi_fadd+0x2d0>
 8002e3e:	1e4a      	subs	r2, r1, #1
 8002e40:	2901      	cmp	r1, #1
 8002e42:	d100      	bne.n	8002e46 <__aeabi_fadd+0x146>
 8002e44:	e0ae      	b.n	8002fa4 <__aeabi_fadd+0x2a4>
 8002e46:	29ff      	cmp	r1, #255	; 0xff
 8002e48:	d023      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	e7c1      	b.n	8002dd2 <__aeabi_fadd+0xd2>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	22ff      	movs	r2, #255	; 0xff
 8002e52:	469c      	mov	ip, r3
 8002e54:	e799      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002e56:	21fe      	movs	r1, #254	; 0xfe
 8002e58:	1c6a      	adds	r2, r5, #1
 8002e5a:	4211      	tst	r1, r2
 8002e5c:	d077      	beq.n	8002f4e <__aeabi_fadd+0x24e>
 8002e5e:	2aff      	cmp	r2, #255	; 0xff
 8002e60:	d0f5      	beq.n	8002e4e <__aeabi_fadd+0x14e>
 8002e62:	0015      	movs	r5, r2
 8002e64:	4446      	add	r6, r8
 8002e66:	0870      	lsrs	r0, r6, #1
 8002e68:	0743      	lsls	r3, r0, #29
 8002e6a:	d000      	beq.n	8002e6e <__aeabi_fadd+0x16e>
 8002e6c:	e77e      	b.n	8002d6c <__aeabi_fadd+0x6c>
 8002e6e:	08c3      	lsrs	r3, r0, #3
 8002e70:	2dff      	cmp	r5, #255	; 0xff
 8002e72:	d00e      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002e74:	025b      	lsls	r3, r3, #9
 8002e76:	0a5b      	lsrs	r3, r3, #9
 8002e78:	469c      	mov	ip, r3
 8002e7a:	b2ea      	uxtb	r2, r5
 8002e7c:	e785      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002e7e:	2e00      	cmp	r6, #0
 8002e80:	d007      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002e82:	2280      	movs	r2, #128	; 0x80
 8002e84:	03d2      	lsls	r2, r2, #15
 8002e86:	4213      	tst	r3, r2
 8002e88:	d003      	beq.n	8002e92 <__aeabi_fadd+0x192>
 8002e8a:	4210      	tst	r0, r2
 8002e8c:	d101      	bne.n	8002e92 <__aeabi_fadd+0x192>
 8002e8e:	000c      	movs	r4, r1
 8002e90:	0003      	movs	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0db      	beq.n	8002e4e <__aeabi_fadd+0x14e>
 8002e96:	2080      	movs	r0, #128	; 0x80
 8002e98:	03c0      	lsls	r0, r0, #15
 8002e9a:	4318      	orrs	r0, r3
 8002e9c:	0240      	lsls	r0, r0, #9
 8002e9e:	0a43      	lsrs	r3, r0, #9
 8002ea0:	469c      	mov	ip, r3
 8002ea2:	22ff      	movs	r2, #255	; 0xff
 8002ea4:	e771      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002ea6:	2900      	cmp	r1, #0
 8002ea8:	d0d5      	beq.n	8002e56 <__aeabi_fadd+0x156>
 8002eaa:	1b7a      	subs	r2, r7, r5
 8002eac:	2d00      	cmp	r5, #0
 8002eae:	d160      	bne.n	8002f72 <__aeabi_fadd+0x272>
 8002eb0:	4643      	mov	r3, r8
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d024      	beq.n	8002f00 <__aeabi_fadd+0x200>
 8002eb6:	1e53      	subs	r3, r2, #1
 8002eb8:	2a01      	cmp	r2, #1
 8002eba:	d073      	beq.n	8002fa4 <__aeabi_fadd+0x2a4>
 8002ebc:	2aff      	cmp	r2, #255	; 0xff
 8002ebe:	d0e7      	beq.n	8002e90 <__aeabi_fadd+0x190>
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	2a1b      	cmp	r2, #27
 8002ec4:	dc00      	bgt.n	8002ec8 <__aeabi_fadd+0x1c8>
 8002ec6:	e085      	b.n	8002fd4 <__aeabi_fadd+0x2d4>
 8002ec8:	2001      	movs	r0, #1
 8002eca:	003d      	movs	r5, r7
 8002ecc:	1980      	adds	r0, r0, r6
 8002ece:	e785      	b.n	8002ddc <__aeabi_fadd+0xdc>
 8002ed0:	2320      	movs	r3, #32
 8002ed2:	003a      	movs	r2, r7
 8002ed4:	1b45      	subs	r5, r0, r5
 8002ed6:	0038      	movs	r0, r7
 8002ed8:	3501      	adds	r5, #1
 8002eda:	40ea      	lsrs	r2, r5
 8002edc:	1b5d      	subs	r5, r3, r5
 8002ede:	40a8      	lsls	r0, r5
 8002ee0:	1e43      	subs	r3, r0, #1
 8002ee2:	4198      	sbcs	r0, r3
 8002ee4:	2500      	movs	r5, #0
 8002ee6:	4310      	orrs	r0, r2
 8002ee8:	e73e      	b.n	8002d68 <__aeabi_fadd+0x68>
 8002eea:	2320      	movs	r3, #32
 8002eec:	0030      	movs	r0, r6
 8002eee:	1a9b      	subs	r3, r3, r2
 8002ef0:	0031      	movs	r1, r6
 8002ef2:	4098      	lsls	r0, r3
 8002ef4:	40d1      	lsrs	r1, r2
 8002ef6:	1e43      	subs	r3, r0, #1
 8002ef8:	4198      	sbcs	r0, r3
 8002efa:	4308      	orrs	r0, r1
 8002efc:	e722      	b.n	8002d44 <__aeabi_fadd+0x44>
 8002efe:	000c      	movs	r4, r1
 8002f00:	0003      	movs	r3, r0
 8002f02:	0015      	movs	r5, r2
 8002f04:	e7b4      	b.n	8002e70 <__aeabi_fadd+0x170>
 8002f06:	2fff      	cmp	r7, #255	; 0xff
 8002f08:	d0c1      	beq.n	8002e8e <__aeabi_fadd+0x18e>
 8002f0a:	2380      	movs	r3, #128	; 0x80
 8002f0c:	4640      	mov	r0, r8
 8002f0e:	04db      	lsls	r3, r3, #19
 8002f10:	4318      	orrs	r0, r3
 8002f12:	4680      	mov	r8, r0
 8002f14:	2a1b      	cmp	r2, #27
 8002f16:	dd51      	ble.n	8002fbc <__aeabi_fadd+0x2bc>
 8002f18:	2001      	movs	r0, #1
 8002f1a:	000c      	movs	r4, r1
 8002f1c:	003d      	movs	r5, r7
 8002f1e:	1a30      	subs	r0, r6, r0
 8002f20:	e712      	b.n	8002d48 <__aeabi_fadd+0x48>
 8002f22:	4643      	mov	r3, r8
 8002f24:	1b9f      	subs	r7, r3, r6
 8002f26:	017b      	lsls	r3, r7, #5
 8002f28:	d42b      	bmi.n	8002f82 <__aeabi_fadd+0x282>
 8002f2a:	2f00      	cmp	r7, #0
 8002f2c:	d000      	beq.n	8002f30 <__aeabi_fadd+0x230>
 8002f2e:	e710      	b.n	8002d52 <__aeabi_fadd+0x52>
 8002f30:	2300      	movs	r3, #0
 8002f32:	2400      	movs	r4, #0
 8002f34:	2200      	movs	r2, #0
 8002f36:	469c      	mov	ip, r3
 8002f38:	e727      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002f3a:	2320      	movs	r3, #32
 8002f3c:	0032      	movs	r2, r6
 8002f3e:	0030      	movs	r0, r6
 8002f40:	40ca      	lsrs	r2, r1
 8002f42:	1a59      	subs	r1, r3, r1
 8002f44:	4088      	lsls	r0, r1
 8002f46:	1e43      	subs	r3, r0, #1
 8002f48:	4198      	sbcs	r0, r3
 8002f4a:	4310      	orrs	r0, r2
 8002f4c:	e745      	b.n	8002dda <__aeabi_fadd+0xda>
 8002f4e:	2d00      	cmp	r5, #0
 8002f50:	d14a      	bne.n	8002fe8 <__aeabi_fadd+0x2e8>
 8002f52:	4643      	mov	r3, r8
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d063      	beq.n	8003020 <__aeabi_fadd+0x320>
 8002f58:	2200      	movs	r2, #0
 8002f5a:	2e00      	cmp	r6, #0
 8002f5c:	d100      	bne.n	8002f60 <__aeabi_fadd+0x260>
 8002f5e:	e714      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002f60:	0030      	movs	r0, r6
 8002f62:	4440      	add	r0, r8
 8002f64:	0143      	lsls	r3, r0, #5
 8002f66:	d400      	bmi.n	8002f6a <__aeabi_fadd+0x26a>
 8002f68:	e77e      	b.n	8002e68 <__aeabi_fadd+0x168>
 8002f6a:	4b32      	ldr	r3, [pc, #200]	; (8003034 <__aeabi_fadd+0x334>)
 8002f6c:	3501      	adds	r5, #1
 8002f6e:	4018      	ands	r0, r3
 8002f70:	e77a      	b.n	8002e68 <__aeabi_fadd+0x168>
 8002f72:	2fff      	cmp	r7, #255	; 0xff
 8002f74:	d08c      	beq.n	8002e90 <__aeabi_fadd+0x190>
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	4641      	mov	r1, r8
 8002f7a:	04db      	lsls	r3, r3, #19
 8002f7c:	4319      	orrs	r1, r3
 8002f7e:	4688      	mov	r8, r1
 8002f80:	e79f      	b.n	8002ec2 <__aeabi_fadd+0x1c2>
 8002f82:	4643      	mov	r3, r8
 8002f84:	000c      	movs	r4, r1
 8002f86:	1af7      	subs	r7, r6, r3
 8002f88:	e6e3      	b.n	8002d52 <__aeabi_fadd+0x52>
 8002f8a:	4642      	mov	r2, r8
 8002f8c:	2a00      	cmp	r2, #0
 8002f8e:	d000      	beq.n	8002f92 <__aeabi_fadd+0x292>
 8002f90:	e775      	b.n	8002e7e <__aeabi_fadd+0x17e>
 8002f92:	2e00      	cmp	r6, #0
 8002f94:	d000      	beq.n	8002f98 <__aeabi_fadd+0x298>
 8002f96:	e77a      	b.n	8002e8e <__aeabi_fadd+0x18e>
 8002f98:	2380      	movs	r3, #128	; 0x80
 8002f9a:	03db      	lsls	r3, r3, #15
 8002f9c:	2400      	movs	r4, #0
 8002f9e:	469c      	mov	ip, r3
 8002fa0:	22ff      	movs	r2, #255	; 0xff
 8002fa2:	e6f2      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8002fa4:	0030      	movs	r0, r6
 8002fa6:	4440      	add	r0, r8
 8002fa8:	2501      	movs	r5, #1
 8002faa:	0143      	lsls	r3, r0, #5
 8002fac:	d400      	bmi.n	8002fb0 <__aeabi_fadd+0x2b0>
 8002fae:	e75b      	b.n	8002e68 <__aeabi_fadd+0x168>
 8002fb0:	2502      	movs	r5, #2
 8002fb2:	e718      	b.n	8002de6 <__aeabi_fadd+0xe6>
 8002fb4:	4643      	mov	r3, r8
 8002fb6:	2501      	movs	r5, #1
 8002fb8:	1b98      	subs	r0, r3, r6
 8002fba:	e6c5      	b.n	8002d48 <__aeabi_fadd+0x48>
 8002fbc:	2320      	movs	r3, #32
 8002fbe:	4644      	mov	r4, r8
 8002fc0:	4640      	mov	r0, r8
 8002fc2:	40d4      	lsrs	r4, r2
 8002fc4:	1a9a      	subs	r2, r3, r2
 8002fc6:	4090      	lsls	r0, r2
 8002fc8:	1e43      	subs	r3, r0, #1
 8002fca:	4198      	sbcs	r0, r3
 8002fcc:	4320      	orrs	r0, r4
 8002fce:	e7a4      	b.n	8002f1a <__aeabi_fadd+0x21a>
 8002fd0:	000d      	movs	r5, r1
 8002fd2:	e74d      	b.n	8002e70 <__aeabi_fadd+0x170>
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	4641      	mov	r1, r8
 8002fd8:	4640      	mov	r0, r8
 8002fda:	40d1      	lsrs	r1, r2
 8002fdc:	1a9a      	subs	r2, r3, r2
 8002fde:	4090      	lsls	r0, r2
 8002fe0:	1e43      	subs	r3, r0, #1
 8002fe2:	4198      	sbcs	r0, r3
 8002fe4:	4308      	orrs	r0, r1
 8002fe6:	e770      	b.n	8002eca <__aeabi_fadd+0x1ca>
 8002fe8:	4642      	mov	r2, r8
 8002fea:	2a00      	cmp	r2, #0
 8002fec:	d100      	bne.n	8002ff0 <__aeabi_fadd+0x2f0>
 8002fee:	e74f      	b.n	8002e90 <__aeabi_fadd+0x190>
 8002ff0:	2e00      	cmp	r6, #0
 8002ff2:	d100      	bne.n	8002ff6 <__aeabi_fadd+0x2f6>
 8002ff4:	e74d      	b.n	8002e92 <__aeabi_fadd+0x192>
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	03d2      	lsls	r2, r2, #15
 8002ffa:	4213      	tst	r3, r2
 8002ffc:	d100      	bne.n	8003000 <__aeabi_fadd+0x300>
 8002ffe:	e748      	b.n	8002e92 <__aeabi_fadd+0x192>
 8003000:	4210      	tst	r0, r2
 8003002:	d000      	beq.n	8003006 <__aeabi_fadd+0x306>
 8003004:	e745      	b.n	8002e92 <__aeabi_fadd+0x192>
 8003006:	0003      	movs	r3, r0
 8003008:	e743      	b.n	8002e92 <__aeabi_fadd+0x192>
 800300a:	2e00      	cmp	r6, #0
 800300c:	d090      	beq.n	8002f30 <__aeabi_fadd+0x230>
 800300e:	000c      	movs	r4, r1
 8003010:	4684      	mov	ip, r0
 8003012:	2200      	movs	r2, #0
 8003014:	e6b9      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8003016:	4643      	mov	r3, r8
 8003018:	000c      	movs	r4, r1
 800301a:	1af0      	subs	r0, r6, r3
 800301c:	3501      	adds	r5, #1
 800301e:	e693      	b.n	8002d48 <__aeabi_fadd+0x48>
 8003020:	4684      	mov	ip, r0
 8003022:	2200      	movs	r2, #0
 8003024:	e6b1      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8003026:	2800      	cmp	r0, #0
 8003028:	d000      	beq.n	800302c <__aeabi_fadd+0x32c>
 800302a:	e71d      	b.n	8002e68 <__aeabi_fadd+0x168>
 800302c:	2300      	movs	r3, #0
 800302e:	2400      	movs	r4, #0
 8003030:	469c      	mov	ip, r3
 8003032:	e6aa      	b.n	8002d8a <__aeabi_fadd+0x8a>
 8003034:	fbffffff 	.word	0xfbffffff
 8003038:	7dffffff 	.word	0x7dffffff

0800303c <__aeabi_fdiv>:
 800303c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800303e:	464f      	mov	r7, r9
 8003040:	4646      	mov	r6, r8
 8003042:	46d6      	mov	lr, sl
 8003044:	0245      	lsls	r5, r0, #9
 8003046:	b5c0      	push	{r6, r7, lr}
 8003048:	0047      	lsls	r7, r0, #1
 800304a:	1c0c      	adds	r4, r1, #0
 800304c:	0a6d      	lsrs	r5, r5, #9
 800304e:	0e3f      	lsrs	r7, r7, #24
 8003050:	0fc6      	lsrs	r6, r0, #31
 8003052:	2f00      	cmp	r7, #0
 8003054:	d100      	bne.n	8003058 <__aeabi_fdiv+0x1c>
 8003056:	e070      	b.n	800313a <__aeabi_fdiv+0xfe>
 8003058:	2fff      	cmp	r7, #255	; 0xff
 800305a:	d100      	bne.n	800305e <__aeabi_fdiv+0x22>
 800305c:	e075      	b.n	800314a <__aeabi_fdiv+0x10e>
 800305e:	00eb      	lsls	r3, r5, #3
 8003060:	2580      	movs	r5, #128	; 0x80
 8003062:	04ed      	lsls	r5, r5, #19
 8003064:	431d      	orrs	r5, r3
 8003066:	2300      	movs	r3, #0
 8003068:	4699      	mov	r9, r3
 800306a:	469a      	mov	sl, r3
 800306c:	3f7f      	subs	r7, #127	; 0x7f
 800306e:	0260      	lsls	r0, r4, #9
 8003070:	0a43      	lsrs	r3, r0, #9
 8003072:	4698      	mov	r8, r3
 8003074:	0063      	lsls	r3, r4, #1
 8003076:	0e1b      	lsrs	r3, r3, #24
 8003078:	0fe4      	lsrs	r4, r4, #31
 800307a:	2b00      	cmp	r3, #0
 800307c:	d04e      	beq.n	800311c <__aeabi_fdiv+0xe0>
 800307e:	2bff      	cmp	r3, #255	; 0xff
 8003080:	d046      	beq.n	8003110 <__aeabi_fdiv+0xd4>
 8003082:	4642      	mov	r2, r8
 8003084:	00d0      	lsls	r0, r2, #3
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	04d2      	lsls	r2, r2, #19
 800308a:	4302      	orrs	r2, r0
 800308c:	4690      	mov	r8, r2
 800308e:	2200      	movs	r2, #0
 8003090:	3b7f      	subs	r3, #127	; 0x7f
 8003092:	0031      	movs	r1, r6
 8003094:	1aff      	subs	r7, r7, r3
 8003096:	464b      	mov	r3, r9
 8003098:	4061      	eors	r1, r4
 800309a:	b2c9      	uxtb	r1, r1
 800309c:	4313      	orrs	r3, r2
 800309e:	2b0f      	cmp	r3, #15
 80030a0:	d900      	bls.n	80030a4 <__aeabi_fdiv+0x68>
 80030a2:	e0b5      	b.n	8003210 <__aeabi_fdiv+0x1d4>
 80030a4:	486e      	ldr	r0, [pc, #440]	; (8003260 <__aeabi_fdiv+0x224>)
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	58c3      	ldr	r3, [r0, r3]
 80030aa:	469f      	mov	pc, r3
 80030ac:	2300      	movs	r3, #0
 80030ae:	4698      	mov	r8, r3
 80030b0:	0026      	movs	r6, r4
 80030b2:	4645      	mov	r5, r8
 80030b4:	4692      	mov	sl, r2
 80030b6:	4653      	mov	r3, sl
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d100      	bne.n	80030be <__aeabi_fdiv+0x82>
 80030bc:	e089      	b.n	80031d2 <__aeabi_fdiv+0x196>
 80030be:	2b03      	cmp	r3, #3
 80030c0:	d100      	bne.n	80030c4 <__aeabi_fdiv+0x88>
 80030c2:	e09e      	b.n	8003202 <__aeabi_fdiv+0x1c6>
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d018      	beq.n	80030fa <__aeabi_fdiv+0xbe>
 80030c8:	003b      	movs	r3, r7
 80030ca:	337f      	adds	r3, #127	; 0x7f
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	dd69      	ble.n	80031a4 <__aeabi_fdiv+0x168>
 80030d0:	076a      	lsls	r2, r5, #29
 80030d2:	d004      	beq.n	80030de <__aeabi_fdiv+0xa2>
 80030d4:	220f      	movs	r2, #15
 80030d6:	402a      	ands	r2, r5
 80030d8:	2a04      	cmp	r2, #4
 80030da:	d000      	beq.n	80030de <__aeabi_fdiv+0xa2>
 80030dc:	3504      	adds	r5, #4
 80030de:	012a      	lsls	r2, r5, #4
 80030e0:	d503      	bpl.n	80030ea <__aeabi_fdiv+0xae>
 80030e2:	4b60      	ldr	r3, [pc, #384]	; (8003264 <__aeabi_fdiv+0x228>)
 80030e4:	401d      	ands	r5, r3
 80030e6:	003b      	movs	r3, r7
 80030e8:	3380      	adds	r3, #128	; 0x80
 80030ea:	2bfe      	cmp	r3, #254	; 0xfe
 80030ec:	dd00      	ble.n	80030f0 <__aeabi_fdiv+0xb4>
 80030ee:	e070      	b.n	80031d2 <__aeabi_fdiv+0x196>
 80030f0:	01ad      	lsls	r5, r5, #6
 80030f2:	0a6d      	lsrs	r5, r5, #9
 80030f4:	b2d8      	uxtb	r0, r3
 80030f6:	e002      	b.n	80030fe <__aeabi_fdiv+0xc2>
 80030f8:	000e      	movs	r6, r1
 80030fa:	2000      	movs	r0, #0
 80030fc:	2500      	movs	r5, #0
 80030fe:	05c0      	lsls	r0, r0, #23
 8003100:	4328      	orrs	r0, r5
 8003102:	07f6      	lsls	r6, r6, #31
 8003104:	4330      	orrs	r0, r6
 8003106:	bce0      	pop	{r5, r6, r7}
 8003108:	46ba      	mov	sl, r7
 800310a:	46b1      	mov	r9, r6
 800310c:	46a8      	mov	r8, r5
 800310e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003110:	4643      	mov	r3, r8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d13f      	bne.n	8003196 <__aeabi_fdiv+0x15a>
 8003116:	2202      	movs	r2, #2
 8003118:	3fff      	subs	r7, #255	; 0xff
 800311a:	e003      	b.n	8003124 <__aeabi_fdiv+0xe8>
 800311c:	4643      	mov	r3, r8
 800311e:	2b00      	cmp	r3, #0
 8003120:	d12d      	bne.n	800317e <__aeabi_fdiv+0x142>
 8003122:	2201      	movs	r2, #1
 8003124:	0031      	movs	r1, r6
 8003126:	464b      	mov	r3, r9
 8003128:	4061      	eors	r1, r4
 800312a:	b2c9      	uxtb	r1, r1
 800312c:	4313      	orrs	r3, r2
 800312e:	2b0f      	cmp	r3, #15
 8003130:	d834      	bhi.n	800319c <__aeabi_fdiv+0x160>
 8003132:	484d      	ldr	r0, [pc, #308]	; (8003268 <__aeabi_fdiv+0x22c>)
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	58c3      	ldr	r3, [r0, r3]
 8003138:	469f      	mov	pc, r3
 800313a:	2d00      	cmp	r5, #0
 800313c:	d113      	bne.n	8003166 <__aeabi_fdiv+0x12a>
 800313e:	2304      	movs	r3, #4
 8003140:	4699      	mov	r9, r3
 8003142:	3b03      	subs	r3, #3
 8003144:	2700      	movs	r7, #0
 8003146:	469a      	mov	sl, r3
 8003148:	e791      	b.n	800306e <__aeabi_fdiv+0x32>
 800314a:	2d00      	cmp	r5, #0
 800314c:	d105      	bne.n	800315a <__aeabi_fdiv+0x11e>
 800314e:	2308      	movs	r3, #8
 8003150:	4699      	mov	r9, r3
 8003152:	3b06      	subs	r3, #6
 8003154:	27ff      	movs	r7, #255	; 0xff
 8003156:	469a      	mov	sl, r3
 8003158:	e789      	b.n	800306e <__aeabi_fdiv+0x32>
 800315a:	230c      	movs	r3, #12
 800315c:	4699      	mov	r9, r3
 800315e:	3b09      	subs	r3, #9
 8003160:	27ff      	movs	r7, #255	; 0xff
 8003162:	469a      	mov	sl, r3
 8003164:	e783      	b.n	800306e <__aeabi_fdiv+0x32>
 8003166:	0028      	movs	r0, r5
 8003168:	f002 faf4 	bl	8005754 <__clzsi2>
 800316c:	2776      	movs	r7, #118	; 0x76
 800316e:	1f43      	subs	r3, r0, #5
 8003170:	409d      	lsls	r5, r3
 8003172:	2300      	movs	r3, #0
 8003174:	427f      	negs	r7, r7
 8003176:	4699      	mov	r9, r3
 8003178:	469a      	mov	sl, r3
 800317a:	1a3f      	subs	r7, r7, r0
 800317c:	e777      	b.n	800306e <__aeabi_fdiv+0x32>
 800317e:	4640      	mov	r0, r8
 8003180:	f002 fae8 	bl	8005754 <__clzsi2>
 8003184:	4642      	mov	r2, r8
 8003186:	1f43      	subs	r3, r0, #5
 8003188:	409a      	lsls	r2, r3
 800318a:	2376      	movs	r3, #118	; 0x76
 800318c:	425b      	negs	r3, r3
 800318e:	4690      	mov	r8, r2
 8003190:	1a1b      	subs	r3, r3, r0
 8003192:	2200      	movs	r2, #0
 8003194:	e77d      	b.n	8003092 <__aeabi_fdiv+0x56>
 8003196:	23ff      	movs	r3, #255	; 0xff
 8003198:	2203      	movs	r2, #3
 800319a:	e77a      	b.n	8003092 <__aeabi_fdiv+0x56>
 800319c:	000e      	movs	r6, r1
 800319e:	20ff      	movs	r0, #255	; 0xff
 80031a0:	2500      	movs	r5, #0
 80031a2:	e7ac      	b.n	80030fe <__aeabi_fdiv+0xc2>
 80031a4:	2001      	movs	r0, #1
 80031a6:	1ac0      	subs	r0, r0, r3
 80031a8:	281b      	cmp	r0, #27
 80031aa:	dca6      	bgt.n	80030fa <__aeabi_fdiv+0xbe>
 80031ac:	379e      	adds	r7, #158	; 0x9e
 80031ae:	002a      	movs	r2, r5
 80031b0:	40bd      	lsls	r5, r7
 80031b2:	40c2      	lsrs	r2, r0
 80031b4:	1e6b      	subs	r3, r5, #1
 80031b6:	419d      	sbcs	r5, r3
 80031b8:	4315      	orrs	r5, r2
 80031ba:	076b      	lsls	r3, r5, #29
 80031bc:	d004      	beq.n	80031c8 <__aeabi_fdiv+0x18c>
 80031be:	230f      	movs	r3, #15
 80031c0:	402b      	ands	r3, r5
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d000      	beq.n	80031c8 <__aeabi_fdiv+0x18c>
 80031c6:	3504      	adds	r5, #4
 80031c8:	016b      	lsls	r3, r5, #5
 80031ca:	d544      	bpl.n	8003256 <__aeabi_fdiv+0x21a>
 80031cc:	2001      	movs	r0, #1
 80031ce:	2500      	movs	r5, #0
 80031d0:	e795      	b.n	80030fe <__aeabi_fdiv+0xc2>
 80031d2:	20ff      	movs	r0, #255	; 0xff
 80031d4:	2500      	movs	r5, #0
 80031d6:	e792      	b.n	80030fe <__aeabi_fdiv+0xc2>
 80031d8:	2580      	movs	r5, #128	; 0x80
 80031da:	2600      	movs	r6, #0
 80031dc:	20ff      	movs	r0, #255	; 0xff
 80031de:	03ed      	lsls	r5, r5, #15
 80031e0:	e78d      	b.n	80030fe <__aeabi_fdiv+0xc2>
 80031e2:	2300      	movs	r3, #0
 80031e4:	4698      	mov	r8, r3
 80031e6:	2080      	movs	r0, #128	; 0x80
 80031e8:	03c0      	lsls	r0, r0, #15
 80031ea:	4205      	tst	r5, r0
 80031ec:	d009      	beq.n	8003202 <__aeabi_fdiv+0x1c6>
 80031ee:	4643      	mov	r3, r8
 80031f0:	4203      	tst	r3, r0
 80031f2:	d106      	bne.n	8003202 <__aeabi_fdiv+0x1c6>
 80031f4:	4645      	mov	r5, r8
 80031f6:	4305      	orrs	r5, r0
 80031f8:	026d      	lsls	r5, r5, #9
 80031fa:	0026      	movs	r6, r4
 80031fc:	20ff      	movs	r0, #255	; 0xff
 80031fe:	0a6d      	lsrs	r5, r5, #9
 8003200:	e77d      	b.n	80030fe <__aeabi_fdiv+0xc2>
 8003202:	2080      	movs	r0, #128	; 0x80
 8003204:	03c0      	lsls	r0, r0, #15
 8003206:	4305      	orrs	r5, r0
 8003208:	026d      	lsls	r5, r5, #9
 800320a:	20ff      	movs	r0, #255	; 0xff
 800320c:	0a6d      	lsrs	r5, r5, #9
 800320e:	e776      	b.n	80030fe <__aeabi_fdiv+0xc2>
 8003210:	4642      	mov	r2, r8
 8003212:	016b      	lsls	r3, r5, #5
 8003214:	0150      	lsls	r0, r2, #5
 8003216:	4283      	cmp	r3, r0
 8003218:	d219      	bcs.n	800324e <__aeabi_fdiv+0x212>
 800321a:	221b      	movs	r2, #27
 800321c:	2500      	movs	r5, #0
 800321e:	3f01      	subs	r7, #1
 8003220:	2601      	movs	r6, #1
 8003222:	001c      	movs	r4, r3
 8003224:	006d      	lsls	r5, r5, #1
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	2c00      	cmp	r4, #0
 800322a:	db01      	blt.n	8003230 <__aeabi_fdiv+0x1f4>
 800322c:	4298      	cmp	r0, r3
 800322e:	d801      	bhi.n	8003234 <__aeabi_fdiv+0x1f8>
 8003230:	1a1b      	subs	r3, r3, r0
 8003232:	4335      	orrs	r5, r6
 8003234:	3a01      	subs	r2, #1
 8003236:	2a00      	cmp	r2, #0
 8003238:	d1f3      	bne.n	8003222 <__aeabi_fdiv+0x1e6>
 800323a:	1e5a      	subs	r2, r3, #1
 800323c:	4193      	sbcs	r3, r2
 800323e:	431d      	orrs	r5, r3
 8003240:	003b      	movs	r3, r7
 8003242:	337f      	adds	r3, #127	; 0x7f
 8003244:	000e      	movs	r6, r1
 8003246:	2b00      	cmp	r3, #0
 8003248:	dd00      	ble.n	800324c <__aeabi_fdiv+0x210>
 800324a:	e741      	b.n	80030d0 <__aeabi_fdiv+0x94>
 800324c:	e7aa      	b.n	80031a4 <__aeabi_fdiv+0x168>
 800324e:	221a      	movs	r2, #26
 8003250:	2501      	movs	r5, #1
 8003252:	1a1b      	subs	r3, r3, r0
 8003254:	e7e4      	b.n	8003220 <__aeabi_fdiv+0x1e4>
 8003256:	01ad      	lsls	r5, r5, #6
 8003258:	2000      	movs	r0, #0
 800325a:	0a6d      	lsrs	r5, r5, #9
 800325c:	e74f      	b.n	80030fe <__aeabi_fdiv+0xc2>
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	0800d2a8 	.word	0x0800d2a8
 8003264:	f7ffffff 	.word	0xf7ffffff
 8003268:	0800d2e8 	.word	0x0800d2e8

0800326c <__aeabi_fmul>:
 800326c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800326e:	464f      	mov	r7, r9
 8003270:	4646      	mov	r6, r8
 8003272:	46d6      	mov	lr, sl
 8003274:	0244      	lsls	r4, r0, #9
 8003276:	0045      	lsls	r5, r0, #1
 8003278:	b5c0      	push	{r6, r7, lr}
 800327a:	0a64      	lsrs	r4, r4, #9
 800327c:	1c0f      	adds	r7, r1, #0
 800327e:	0e2d      	lsrs	r5, r5, #24
 8003280:	0fc6      	lsrs	r6, r0, #31
 8003282:	2d00      	cmp	r5, #0
 8003284:	d100      	bne.n	8003288 <__aeabi_fmul+0x1c>
 8003286:	e08d      	b.n	80033a4 <__aeabi_fmul+0x138>
 8003288:	2dff      	cmp	r5, #255	; 0xff
 800328a:	d100      	bne.n	800328e <__aeabi_fmul+0x22>
 800328c:	e092      	b.n	80033b4 <__aeabi_fmul+0x148>
 800328e:	2300      	movs	r3, #0
 8003290:	2080      	movs	r0, #128	; 0x80
 8003292:	4699      	mov	r9, r3
 8003294:	469a      	mov	sl, r3
 8003296:	00e4      	lsls	r4, r4, #3
 8003298:	04c0      	lsls	r0, r0, #19
 800329a:	4304      	orrs	r4, r0
 800329c:	3d7f      	subs	r5, #127	; 0x7f
 800329e:	0278      	lsls	r0, r7, #9
 80032a0:	0a43      	lsrs	r3, r0, #9
 80032a2:	4698      	mov	r8, r3
 80032a4:	007b      	lsls	r3, r7, #1
 80032a6:	0e1b      	lsrs	r3, r3, #24
 80032a8:	0fff      	lsrs	r7, r7, #31
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d100      	bne.n	80032b0 <__aeabi_fmul+0x44>
 80032ae:	e070      	b.n	8003392 <__aeabi_fmul+0x126>
 80032b0:	2bff      	cmp	r3, #255	; 0xff
 80032b2:	d100      	bne.n	80032b6 <__aeabi_fmul+0x4a>
 80032b4:	e086      	b.n	80033c4 <__aeabi_fmul+0x158>
 80032b6:	4642      	mov	r2, r8
 80032b8:	00d0      	lsls	r0, r2, #3
 80032ba:	2280      	movs	r2, #128	; 0x80
 80032bc:	3b7f      	subs	r3, #127	; 0x7f
 80032be:	18ed      	adds	r5, r5, r3
 80032c0:	2300      	movs	r3, #0
 80032c2:	04d2      	lsls	r2, r2, #19
 80032c4:	4302      	orrs	r2, r0
 80032c6:	4690      	mov	r8, r2
 80032c8:	469c      	mov	ip, r3
 80032ca:	0031      	movs	r1, r6
 80032cc:	464b      	mov	r3, r9
 80032ce:	4079      	eors	r1, r7
 80032d0:	1c68      	adds	r0, r5, #1
 80032d2:	2b0f      	cmp	r3, #15
 80032d4:	d81c      	bhi.n	8003310 <__aeabi_fmul+0xa4>
 80032d6:	4a76      	ldr	r2, [pc, #472]	; (80034b0 <__aeabi_fmul+0x244>)
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	58d3      	ldr	r3, [r2, r3]
 80032dc:	469f      	mov	pc, r3
 80032de:	0039      	movs	r1, r7
 80032e0:	4644      	mov	r4, r8
 80032e2:	46e2      	mov	sl, ip
 80032e4:	4653      	mov	r3, sl
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d00f      	beq.n	800330a <__aeabi_fmul+0x9e>
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d100      	bne.n	80032f0 <__aeabi_fmul+0x84>
 80032ee:	e0d7      	b.n	80034a0 <__aeabi_fmul+0x234>
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d137      	bne.n	8003364 <__aeabi_fmul+0xf8>
 80032f4:	2000      	movs	r0, #0
 80032f6:	2400      	movs	r4, #0
 80032f8:	05c0      	lsls	r0, r0, #23
 80032fa:	4320      	orrs	r0, r4
 80032fc:	07c9      	lsls	r1, r1, #31
 80032fe:	4308      	orrs	r0, r1
 8003300:	bce0      	pop	{r5, r6, r7}
 8003302:	46ba      	mov	sl, r7
 8003304:	46b1      	mov	r9, r6
 8003306:	46a8      	mov	r8, r5
 8003308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800330a:	20ff      	movs	r0, #255	; 0xff
 800330c:	2400      	movs	r4, #0
 800330e:	e7f3      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003310:	0c26      	lsrs	r6, r4, #16
 8003312:	0424      	lsls	r4, r4, #16
 8003314:	0c22      	lsrs	r2, r4, #16
 8003316:	4644      	mov	r4, r8
 8003318:	0424      	lsls	r4, r4, #16
 800331a:	0c24      	lsrs	r4, r4, #16
 800331c:	4643      	mov	r3, r8
 800331e:	0027      	movs	r7, r4
 8003320:	0c1b      	lsrs	r3, r3, #16
 8003322:	4357      	muls	r7, r2
 8003324:	4374      	muls	r4, r6
 8003326:	435a      	muls	r2, r3
 8003328:	435e      	muls	r6, r3
 800332a:	1912      	adds	r2, r2, r4
 800332c:	0c3b      	lsrs	r3, r7, #16
 800332e:	189b      	adds	r3, r3, r2
 8003330:	429c      	cmp	r4, r3
 8003332:	d903      	bls.n	800333c <__aeabi_fmul+0xd0>
 8003334:	2280      	movs	r2, #128	; 0x80
 8003336:	0252      	lsls	r2, r2, #9
 8003338:	4694      	mov	ip, r2
 800333a:	4466      	add	r6, ip
 800333c:	043f      	lsls	r7, r7, #16
 800333e:	041a      	lsls	r2, r3, #16
 8003340:	0c3f      	lsrs	r7, r7, #16
 8003342:	19d2      	adds	r2, r2, r7
 8003344:	0194      	lsls	r4, r2, #6
 8003346:	1e67      	subs	r7, r4, #1
 8003348:	41bc      	sbcs	r4, r7
 800334a:	0c1b      	lsrs	r3, r3, #16
 800334c:	0e92      	lsrs	r2, r2, #26
 800334e:	199b      	adds	r3, r3, r6
 8003350:	4314      	orrs	r4, r2
 8003352:	019b      	lsls	r3, r3, #6
 8003354:	431c      	orrs	r4, r3
 8003356:	011b      	lsls	r3, r3, #4
 8003358:	d400      	bmi.n	800335c <__aeabi_fmul+0xf0>
 800335a:	e09b      	b.n	8003494 <__aeabi_fmul+0x228>
 800335c:	2301      	movs	r3, #1
 800335e:	0862      	lsrs	r2, r4, #1
 8003360:	401c      	ands	r4, r3
 8003362:	4314      	orrs	r4, r2
 8003364:	0002      	movs	r2, r0
 8003366:	327f      	adds	r2, #127	; 0x7f
 8003368:	2a00      	cmp	r2, #0
 800336a:	dd64      	ble.n	8003436 <__aeabi_fmul+0x1ca>
 800336c:	0763      	lsls	r3, r4, #29
 800336e:	d004      	beq.n	800337a <__aeabi_fmul+0x10e>
 8003370:	230f      	movs	r3, #15
 8003372:	4023      	ands	r3, r4
 8003374:	2b04      	cmp	r3, #4
 8003376:	d000      	beq.n	800337a <__aeabi_fmul+0x10e>
 8003378:	3404      	adds	r4, #4
 800337a:	0123      	lsls	r3, r4, #4
 800337c:	d503      	bpl.n	8003386 <__aeabi_fmul+0x11a>
 800337e:	0002      	movs	r2, r0
 8003380:	4b4c      	ldr	r3, [pc, #304]	; (80034b4 <__aeabi_fmul+0x248>)
 8003382:	3280      	adds	r2, #128	; 0x80
 8003384:	401c      	ands	r4, r3
 8003386:	2afe      	cmp	r2, #254	; 0xfe
 8003388:	dcbf      	bgt.n	800330a <__aeabi_fmul+0x9e>
 800338a:	01a4      	lsls	r4, r4, #6
 800338c:	0a64      	lsrs	r4, r4, #9
 800338e:	b2d0      	uxtb	r0, r2
 8003390:	e7b2      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003392:	4643      	mov	r3, r8
 8003394:	2b00      	cmp	r3, #0
 8003396:	d13d      	bne.n	8003414 <__aeabi_fmul+0x1a8>
 8003398:	464a      	mov	r2, r9
 800339a:	3301      	adds	r3, #1
 800339c:	431a      	orrs	r2, r3
 800339e:	4691      	mov	r9, r2
 80033a0:	469c      	mov	ip, r3
 80033a2:	e792      	b.n	80032ca <__aeabi_fmul+0x5e>
 80033a4:	2c00      	cmp	r4, #0
 80033a6:	d129      	bne.n	80033fc <__aeabi_fmul+0x190>
 80033a8:	2304      	movs	r3, #4
 80033aa:	4699      	mov	r9, r3
 80033ac:	3b03      	subs	r3, #3
 80033ae:	2500      	movs	r5, #0
 80033b0:	469a      	mov	sl, r3
 80033b2:	e774      	b.n	800329e <__aeabi_fmul+0x32>
 80033b4:	2c00      	cmp	r4, #0
 80033b6:	d11b      	bne.n	80033f0 <__aeabi_fmul+0x184>
 80033b8:	2308      	movs	r3, #8
 80033ba:	4699      	mov	r9, r3
 80033bc:	3b06      	subs	r3, #6
 80033be:	25ff      	movs	r5, #255	; 0xff
 80033c0:	469a      	mov	sl, r3
 80033c2:	e76c      	b.n	800329e <__aeabi_fmul+0x32>
 80033c4:	4643      	mov	r3, r8
 80033c6:	35ff      	adds	r5, #255	; 0xff
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <__aeabi_fmul+0x178>
 80033cc:	2302      	movs	r3, #2
 80033ce:	464a      	mov	r2, r9
 80033d0:	431a      	orrs	r2, r3
 80033d2:	4691      	mov	r9, r2
 80033d4:	469c      	mov	ip, r3
 80033d6:	e778      	b.n	80032ca <__aeabi_fmul+0x5e>
 80033d8:	4653      	mov	r3, sl
 80033da:	0031      	movs	r1, r6
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d000      	beq.n	80033e2 <__aeabi_fmul+0x176>
 80033e0:	e783      	b.n	80032ea <__aeabi_fmul+0x7e>
 80033e2:	e792      	b.n	800330a <__aeabi_fmul+0x9e>
 80033e4:	2303      	movs	r3, #3
 80033e6:	464a      	mov	r2, r9
 80033e8:	431a      	orrs	r2, r3
 80033ea:	4691      	mov	r9, r2
 80033ec:	469c      	mov	ip, r3
 80033ee:	e76c      	b.n	80032ca <__aeabi_fmul+0x5e>
 80033f0:	230c      	movs	r3, #12
 80033f2:	4699      	mov	r9, r3
 80033f4:	3b09      	subs	r3, #9
 80033f6:	25ff      	movs	r5, #255	; 0xff
 80033f8:	469a      	mov	sl, r3
 80033fa:	e750      	b.n	800329e <__aeabi_fmul+0x32>
 80033fc:	0020      	movs	r0, r4
 80033fe:	f002 f9a9 	bl	8005754 <__clzsi2>
 8003402:	2576      	movs	r5, #118	; 0x76
 8003404:	1f43      	subs	r3, r0, #5
 8003406:	409c      	lsls	r4, r3
 8003408:	2300      	movs	r3, #0
 800340a:	426d      	negs	r5, r5
 800340c:	4699      	mov	r9, r3
 800340e:	469a      	mov	sl, r3
 8003410:	1a2d      	subs	r5, r5, r0
 8003412:	e744      	b.n	800329e <__aeabi_fmul+0x32>
 8003414:	4640      	mov	r0, r8
 8003416:	f002 f99d 	bl	8005754 <__clzsi2>
 800341a:	4642      	mov	r2, r8
 800341c:	1f43      	subs	r3, r0, #5
 800341e:	409a      	lsls	r2, r3
 8003420:	2300      	movs	r3, #0
 8003422:	1a2d      	subs	r5, r5, r0
 8003424:	4690      	mov	r8, r2
 8003426:	469c      	mov	ip, r3
 8003428:	3d76      	subs	r5, #118	; 0x76
 800342a:	e74e      	b.n	80032ca <__aeabi_fmul+0x5e>
 800342c:	2480      	movs	r4, #128	; 0x80
 800342e:	2100      	movs	r1, #0
 8003430:	20ff      	movs	r0, #255	; 0xff
 8003432:	03e4      	lsls	r4, r4, #15
 8003434:	e760      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003436:	2301      	movs	r3, #1
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	2b1b      	cmp	r3, #27
 800343c:	dd00      	ble.n	8003440 <__aeabi_fmul+0x1d4>
 800343e:	e759      	b.n	80032f4 <__aeabi_fmul+0x88>
 8003440:	0022      	movs	r2, r4
 8003442:	309e      	adds	r0, #158	; 0x9e
 8003444:	40da      	lsrs	r2, r3
 8003446:	4084      	lsls	r4, r0
 8003448:	0013      	movs	r3, r2
 800344a:	1e62      	subs	r2, r4, #1
 800344c:	4194      	sbcs	r4, r2
 800344e:	431c      	orrs	r4, r3
 8003450:	0763      	lsls	r3, r4, #29
 8003452:	d004      	beq.n	800345e <__aeabi_fmul+0x1f2>
 8003454:	230f      	movs	r3, #15
 8003456:	4023      	ands	r3, r4
 8003458:	2b04      	cmp	r3, #4
 800345a:	d000      	beq.n	800345e <__aeabi_fmul+0x1f2>
 800345c:	3404      	adds	r4, #4
 800345e:	0163      	lsls	r3, r4, #5
 8003460:	d51a      	bpl.n	8003498 <__aeabi_fmul+0x22c>
 8003462:	2001      	movs	r0, #1
 8003464:	2400      	movs	r4, #0
 8003466:	e747      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003468:	2080      	movs	r0, #128	; 0x80
 800346a:	03c0      	lsls	r0, r0, #15
 800346c:	4204      	tst	r4, r0
 800346e:	d009      	beq.n	8003484 <__aeabi_fmul+0x218>
 8003470:	4643      	mov	r3, r8
 8003472:	4203      	tst	r3, r0
 8003474:	d106      	bne.n	8003484 <__aeabi_fmul+0x218>
 8003476:	4644      	mov	r4, r8
 8003478:	4304      	orrs	r4, r0
 800347a:	0264      	lsls	r4, r4, #9
 800347c:	0039      	movs	r1, r7
 800347e:	20ff      	movs	r0, #255	; 0xff
 8003480:	0a64      	lsrs	r4, r4, #9
 8003482:	e739      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003484:	2080      	movs	r0, #128	; 0x80
 8003486:	03c0      	lsls	r0, r0, #15
 8003488:	4304      	orrs	r4, r0
 800348a:	0264      	lsls	r4, r4, #9
 800348c:	0031      	movs	r1, r6
 800348e:	20ff      	movs	r0, #255	; 0xff
 8003490:	0a64      	lsrs	r4, r4, #9
 8003492:	e731      	b.n	80032f8 <__aeabi_fmul+0x8c>
 8003494:	0028      	movs	r0, r5
 8003496:	e765      	b.n	8003364 <__aeabi_fmul+0xf8>
 8003498:	01a4      	lsls	r4, r4, #6
 800349a:	2000      	movs	r0, #0
 800349c:	0a64      	lsrs	r4, r4, #9
 800349e:	e72b      	b.n	80032f8 <__aeabi_fmul+0x8c>
 80034a0:	2080      	movs	r0, #128	; 0x80
 80034a2:	03c0      	lsls	r0, r0, #15
 80034a4:	4304      	orrs	r4, r0
 80034a6:	0264      	lsls	r4, r4, #9
 80034a8:	20ff      	movs	r0, #255	; 0xff
 80034aa:	0a64      	lsrs	r4, r4, #9
 80034ac:	e724      	b.n	80032f8 <__aeabi_fmul+0x8c>
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	0800d328 	.word	0x0800d328
 80034b4:	f7ffffff 	.word	0xf7ffffff

080034b8 <__aeabi_fsub>:
 80034b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ba:	46ce      	mov	lr, r9
 80034bc:	4647      	mov	r7, r8
 80034be:	0243      	lsls	r3, r0, #9
 80034c0:	0a5b      	lsrs	r3, r3, #9
 80034c2:	024e      	lsls	r6, r1, #9
 80034c4:	00da      	lsls	r2, r3, #3
 80034c6:	4694      	mov	ip, r2
 80034c8:	0a72      	lsrs	r2, r6, #9
 80034ca:	4691      	mov	r9, r2
 80034cc:	0045      	lsls	r5, r0, #1
 80034ce:	004a      	lsls	r2, r1, #1
 80034d0:	b580      	push	{r7, lr}
 80034d2:	0e2d      	lsrs	r5, r5, #24
 80034d4:	001f      	movs	r7, r3
 80034d6:	0fc4      	lsrs	r4, r0, #31
 80034d8:	0e12      	lsrs	r2, r2, #24
 80034da:	0fc9      	lsrs	r1, r1, #31
 80034dc:	09b6      	lsrs	r6, r6, #6
 80034de:	2aff      	cmp	r2, #255	; 0xff
 80034e0:	d05b      	beq.n	800359a <__aeabi_fsub+0xe2>
 80034e2:	2001      	movs	r0, #1
 80034e4:	4041      	eors	r1, r0
 80034e6:	428c      	cmp	r4, r1
 80034e8:	d039      	beq.n	800355e <__aeabi_fsub+0xa6>
 80034ea:	1aa8      	subs	r0, r5, r2
 80034ec:	2800      	cmp	r0, #0
 80034ee:	dd5a      	ble.n	80035a6 <__aeabi_fsub+0xee>
 80034f0:	2a00      	cmp	r2, #0
 80034f2:	d06a      	beq.n	80035ca <__aeabi_fsub+0x112>
 80034f4:	2dff      	cmp	r5, #255	; 0xff
 80034f6:	d100      	bne.n	80034fa <__aeabi_fsub+0x42>
 80034f8:	e0d9      	b.n	80036ae <__aeabi_fsub+0x1f6>
 80034fa:	2280      	movs	r2, #128	; 0x80
 80034fc:	04d2      	lsls	r2, r2, #19
 80034fe:	4316      	orrs	r6, r2
 8003500:	281b      	cmp	r0, #27
 8003502:	dc00      	bgt.n	8003506 <__aeabi_fsub+0x4e>
 8003504:	e0e9      	b.n	80036da <__aeabi_fsub+0x222>
 8003506:	2001      	movs	r0, #1
 8003508:	4663      	mov	r3, ip
 800350a:	1a18      	subs	r0, r3, r0
 800350c:	0143      	lsls	r3, r0, #5
 800350e:	d400      	bmi.n	8003512 <__aeabi_fsub+0x5a>
 8003510:	e0b4      	b.n	800367c <__aeabi_fsub+0x1c4>
 8003512:	0180      	lsls	r0, r0, #6
 8003514:	0987      	lsrs	r7, r0, #6
 8003516:	0038      	movs	r0, r7
 8003518:	f002 f91c 	bl	8005754 <__clzsi2>
 800351c:	3805      	subs	r0, #5
 800351e:	4087      	lsls	r7, r0
 8003520:	4285      	cmp	r5, r0
 8003522:	dc00      	bgt.n	8003526 <__aeabi_fsub+0x6e>
 8003524:	e0cc      	b.n	80036c0 <__aeabi_fsub+0x208>
 8003526:	1a2d      	subs	r5, r5, r0
 8003528:	48b5      	ldr	r0, [pc, #724]	; (8003800 <__aeabi_fsub+0x348>)
 800352a:	4038      	ands	r0, r7
 800352c:	0743      	lsls	r3, r0, #29
 800352e:	d004      	beq.n	800353a <__aeabi_fsub+0x82>
 8003530:	230f      	movs	r3, #15
 8003532:	4003      	ands	r3, r0
 8003534:	2b04      	cmp	r3, #4
 8003536:	d000      	beq.n	800353a <__aeabi_fsub+0x82>
 8003538:	3004      	adds	r0, #4
 800353a:	0143      	lsls	r3, r0, #5
 800353c:	d400      	bmi.n	8003540 <__aeabi_fsub+0x88>
 800353e:	e0a0      	b.n	8003682 <__aeabi_fsub+0x1ca>
 8003540:	1c6a      	adds	r2, r5, #1
 8003542:	2dfe      	cmp	r5, #254	; 0xfe
 8003544:	d100      	bne.n	8003548 <__aeabi_fsub+0x90>
 8003546:	e08d      	b.n	8003664 <__aeabi_fsub+0x1ac>
 8003548:	0180      	lsls	r0, r0, #6
 800354a:	0a47      	lsrs	r7, r0, #9
 800354c:	b2d2      	uxtb	r2, r2
 800354e:	05d0      	lsls	r0, r2, #23
 8003550:	4338      	orrs	r0, r7
 8003552:	07e4      	lsls	r4, r4, #31
 8003554:	4320      	orrs	r0, r4
 8003556:	bcc0      	pop	{r6, r7}
 8003558:	46b9      	mov	r9, r7
 800355a:	46b0      	mov	r8, r6
 800355c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800355e:	1aa8      	subs	r0, r5, r2
 8003560:	4680      	mov	r8, r0
 8003562:	2800      	cmp	r0, #0
 8003564:	dd45      	ble.n	80035f2 <__aeabi_fsub+0x13a>
 8003566:	2a00      	cmp	r2, #0
 8003568:	d070      	beq.n	800364c <__aeabi_fsub+0x194>
 800356a:	2dff      	cmp	r5, #255	; 0xff
 800356c:	d100      	bne.n	8003570 <__aeabi_fsub+0xb8>
 800356e:	e09e      	b.n	80036ae <__aeabi_fsub+0x1f6>
 8003570:	2380      	movs	r3, #128	; 0x80
 8003572:	04db      	lsls	r3, r3, #19
 8003574:	431e      	orrs	r6, r3
 8003576:	4643      	mov	r3, r8
 8003578:	2b1b      	cmp	r3, #27
 800357a:	dc00      	bgt.n	800357e <__aeabi_fsub+0xc6>
 800357c:	e0d2      	b.n	8003724 <__aeabi_fsub+0x26c>
 800357e:	2001      	movs	r0, #1
 8003580:	4460      	add	r0, ip
 8003582:	0143      	lsls	r3, r0, #5
 8003584:	d57a      	bpl.n	800367c <__aeabi_fsub+0x1c4>
 8003586:	3501      	adds	r5, #1
 8003588:	2dff      	cmp	r5, #255	; 0xff
 800358a:	d06b      	beq.n	8003664 <__aeabi_fsub+0x1ac>
 800358c:	2301      	movs	r3, #1
 800358e:	4a9d      	ldr	r2, [pc, #628]	; (8003804 <__aeabi_fsub+0x34c>)
 8003590:	4003      	ands	r3, r0
 8003592:	0840      	lsrs	r0, r0, #1
 8003594:	4010      	ands	r0, r2
 8003596:	4318      	orrs	r0, r3
 8003598:	e7c8      	b.n	800352c <__aeabi_fsub+0x74>
 800359a:	2e00      	cmp	r6, #0
 800359c:	d020      	beq.n	80035e0 <__aeabi_fsub+0x128>
 800359e:	428c      	cmp	r4, r1
 80035a0:	d023      	beq.n	80035ea <__aeabi_fsub+0x132>
 80035a2:	0028      	movs	r0, r5
 80035a4:	38ff      	subs	r0, #255	; 0xff
 80035a6:	2800      	cmp	r0, #0
 80035a8:	d039      	beq.n	800361e <__aeabi_fsub+0x166>
 80035aa:	1b57      	subs	r7, r2, r5
 80035ac:	2d00      	cmp	r5, #0
 80035ae:	d000      	beq.n	80035b2 <__aeabi_fsub+0xfa>
 80035b0:	e09d      	b.n	80036ee <__aeabi_fsub+0x236>
 80035b2:	4663      	mov	r3, ip
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_fsub+0x102>
 80035b8:	e0db      	b.n	8003772 <__aeabi_fsub+0x2ba>
 80035ba:	1e7b      	subs	r3, r7, #1
 80035bc:	2f01      	cmp	r7, #1
 80035be:	d100      	bne.n	80035c2 <__aeabi_fsub+0x10a>
 80035c0:	e10d      	b.n	80037de <__aeabi_fsub+0x326>
 80035c2:	2fff      	cmp	r7, #255	; 0xff
 80035c4:	d071      	beq.n	80036aa <__aeabi_fsub+0x1f2>
 80035c6:	001f      	movs	r7, r3
 80035c8:	e098      	b.n	80036fc <__aeabi_fsub+0x244>
 80035ca:	2e00      	cmp	r6, #0
 80035cc:	d100      	bne.n	80035d0 <__aeabi_fsub+0x118>
 80035ce:	e0a7      	b.n	8003720 <__aeabi_fsub+0x268>
 80035d0:	1e42      	subs	r2, r0, #1
 80035d2:	2801      	cmp	r0, #1
 80035d4:	d100      	bne.n	80035d8 <__aeabi_fsub+0x120>
 80035d6:	e0e6      	b.n	80037a6 <__aeabi_fsub+0x2ee>
 80035d8:	28ff      	cmp	r0, #255	; 0xff
 80035da:	d068      	beq.n	80036ae <__aeabi_fsub+0x1f6>
 80035dc:	0010      	movs	r0, r2
 80035de:	e78f      	b.n	8003500 <__aeabi_fsub+0x48>
 80035e0:	2001      	movs	r0, #1
 80035e2:	4041      	eors	r1, r0
 80035e4:	42a1      	cmp	r1, r4
 80035e6:	d000      	beq.n	80035ea <__aeabi_fsub+0x132>
 80035e8:	e77f      	b.n	80034ea <__aeabi_fsub+0x32>
 80035ea:	20ff      	movs	r0, #255	; 0xff
 80035ec:	4240      	negs	r0, r0
 80035ee:	4680      	mov	r8, r0
 80035f0:	44a8      	add	r8, r5
 80035f2:	4640      	mov	r0, r8
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d038      	beq.n	800366a <__aeabi_fsub+0x1b2>
 80035f8:	1b51      	subs	r1, r2, r5
 80035fa:	2d00      	cmp	r5, #0
 80035fc:	d100      	bne.n	8003600 <__aeabi_fsub+0x148>
 80035fe:	e0ae      	b.n	800375e <__aeabi_fsub+0x2a6>
 8003600:	2aff      	cmp	r2, #255	; 0xff
 8003602:	d100      	bne.n	8003606 <__aeabi_fsub+0x14e>
 8003604:	e0df      	b.n	80037c6 <__aeabi_fsub+0x30e>
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	4660      	mov	r0, ip
 800360a:	04db      	lsls	r3, r3, #19
 800360c:	4318      	orrs	r0, r3
 800360e:	4684      	mov	ip, r0
 8003610:	291b      	cmp	r1, #27
 8003612:	dc00      	bgt.n	8003616 <__aeabi_fsub+0x15e>
 8003614:	e0d9      	b.n	80037ca <__aeabi_fsub+0x312>
 8003616:	2001      	movs	r0, #1
 8003618:	0015      	movs	r5, r2
 800361a:	1980      	adds	r0, r0, r6
 800361c:	e7b1      	b.n	8003582 <__aeabi_fsub+0xca>
 800361e:	20fe      	movs	r0, #254	; 0xfe
 8003620:	1c6a      	adds	r2, r5, #1
 8003622:	4210      	tst	r0, r2
 8003624:	d171      	bne.n	800370a <__aeabi_fsub+0x252>
 8003626:	2d00      	cmp	r5, #0
 8003628:	d000      	beq.n	800362c <__aeabi_fsub+0x174>
 800362a:	e0a6      	b.n	800377a <__aeabi_fsub+0x2c2>
 800362c:	4663      	mov	r3, ip
 800362e:	2b00      	cmp	r3, #0
 8003630:	d100      	bne.n	8003634 <__aeabi_fsub+0x17c>
 8003632:	e0d9      	b.n	80037e8 <__aeabi_fsub+0x330>
 8003634:	2200      	movs	r2, #0
 8003636:	2e00      	cmp	r6, #0
 8003638:	d100      	bne.n	800363c <__aeabi_fsub+0x184>
 800363a:	e788      	b.n	800354e <__aeabi_fsub+0x96>
 800363c:	1b98      	subs	r0, r3, r6
 800363e:	0143      	lsls	r3, r0, #5
 8003640:	d400      	bmi.n	8003644 <__aeabi_fsub+0x18c>
 8003642:	e0e1      	b.n	8003808 <__aeabi_fsub+0x350>
 8003644:	4663      	mov	r3, ip
 8003646:	000c      	movs	r4, r1
 8003648:	1af0      	subs	r0, r6, r3
 800364a:	e76f      	b.n	800352c <__aeabi_fsub+0x74>
 800364c:	2e00      	cmp	r6, #0
 800364e:	d100      	bne.n	8003652 <__aeabi_fsub+0x19a>
 8003650:	e0b7      	b.n	80037c2 <__aeabi_fsub+0x30a>
 8003652:	0002      	movs	r2, r0
 8003654:	3a01      	subs	r2, #1
 8003656:	2801      	cmp	r0, #1
 8003658:	d100      	bne.n	800365c <__aeabi_fsub+0x1a4>
 800365a:	e09c      	b.n	8003796 <__aeabi_fsub+0x2de>
 800365c:	28ff      	cmp	r0, #255	; 0xff
 800365e:	d026      	beq.n	80036ae <__aeabi_fsub+0x1f6>
 8003660:	4690      	mov	r8, r2
 8003662:	e788      	b.n	8003576 <__aeabi_fsub+0xbe>
 8003664:	22ff      	movs	r2, #255	; 0xff
 8003666:	2700      	movs	r7, #0
 8003668:	e771      	b.n	800354e <__aeabi_fsub+0x96>
 800366a:	20fe      	movs	r0, #254	; 0xfe
 800366c:	1c6a      	adds	r2, r5, #1
 800366e:	4210      	tst	r0, r2
 8003670:	d064      	beq.n	800373c <__aeabi_fsub+0x284>
 8003672:	2aff      	cmp	r2, #255	; 0xff
 8003674:	d0f6      	beq.n	8003664 <__aeabi_fsub+0x1ac>
 8003676:	0015      	movs	r5, r2
 8003678:	4466      	add	r6, ip
 800367a:	0870      	lsrs	r0, r6, #1
 800367c:	0743      	lsls	r3, r0, #29
 800367e:	d000      	beq.n	8003682 <__aeabi_fsub+0x1ca>
 8003680:	e756      	b.n	8003530 <__aeabi_fsub+0x78>
 8003682:	08c3      	lsrs	r3, r0, #3
 8003684:	2dff      	cmp	r5, #255	; 0xff
 8003686:	d012      	beq.n	80036ae <__aeabi_fsub+0x1f6>
 8003688:	025b      	lsls	r3, r3, #9
 800368a:	0a5f      	lsrs	r7, r3, #9
 800368c:	b2ea      	uxtb	r2, r5
 800368e:	e75e      	b.n	800354e <__aeabi_fsub+0x96>
 8003690:	4662      	mov	r2, ip
 8003692:	2a00      	cmp	r2, #0
 8003694:	d100      	bne.n	8003698 <__aeabi_fsub+0x1e0>
 8003696:	e096      	b.n	80037c6 <__aeabi_fsub+0x30e>
 8003698:	2e00      	cmp	r6, #0
 800369a:	d008      	beq.n	80036ae <__aeabi_fsub+0x1f6>
 800369c:	2280      	movs	r2, #128	; 0x80
 800369e:	03d2      	lsls	r2, r2, #15
 80036a0:	4213      	tst	r3, r2
 80036a2:	d004      	beq.n	80036ae <__aeabi_fsub+0x1f6>
 80036a4:	4648      	mov	r0, r9
 80036a6:	4210      	tst	r0, r2
 80036a8:	d101      	bne.n	80036ae <__aeabi_fsub+0x1f6>
 80036aa:	000c      	movs	r4, r1
 80036ac:	464b      	mov	r3, r9
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0d8      	beq.n	8003664 <__aeabi_fsub+0x1ac>
 80036b2:	2780      	movs	r7, #128	; 0x80
 80036b4:	03ff      	lsls	r7, r7, #15
 80036b6:	431f      	orrs	r7, r3
 80036b8:	027f      	lsls	r7, r7, #9
 80036ba:	22ff      	movs	r2, #255	; 0xff
 80036bc:	0a7f      	lsrs	r7, r7, #9
 80036be:	e746      	b.n	800354e <__aeabi_fsub+0x96>
 80036c0:	2320      	movs	r3, #32
 80036c2:	003a      	movs	r2, r7
 80036c4:	1b45      	subs	r5, r0, r5
 80036c6:	0038      	movs	r0, r7
 80036c8:	3501      	adds	r5, #1
 80036ca:	40ea      	lsrs	r2, r5
 80036cc:	1b5d      	subs	r5, r3, r5
 80036ce:	40a8      	lsls	r0, r5
 80036d0:	1e43      	subs	r3, r0, #1
 80036d2:	4198      	sbcs	r0, r3
 80036d4:	2500      	movs	r5, #0
 80036d6:	4310      	orrs	r0, r2
 80036d8:	e728      	b.n	800352c <__aeabi_fsub+0x74>
 80036da:	2320      	movs	r3, #32
 80036dc:	1a1b      	subs	r3, r3, r0
 80036de:	0032      	movs	r2, r6
 80036e0:	409e      	lsls	r6, r3
 80036e2:	40c2      	lsrs	r2, r0
 80036e4:	0030      	movs	r0, r6
 80036e6:	1e43      	subs	r3, r0, #1
 80036e8:	4198      	sbcs	r0, r3
 80036ea:	4310      	orrs	r0, r2
 80036ec:	e70c      	b.n	8003508 <__aeabi_fsub+0x50>
 80036ee:	2aff      	cmp	r2, #255	; 0xff
 80036f0:	d0db      	beq.n	80036aa <__aeabi_fsub+0x1f2>
 80036f2:	2380      	movs	r3, #128	; 0x80
 80036f4:	4660      	mov	r0, ip
 80036f6:	04db      	lsls	r3, r3, #19
 80036f8:	4318      	orrs	r0, r3
 80036fa:	4684      	mov	ip, r0
 80036fc:	2f1b      	cmp	r7, #27
 80036fe:	dd56      	ble.n	80037ae <__aeabi_fsub+0x2f6>
 8003700:	2001      	movs	r0, #1
 8003702:	000c      	movs	r4, r1
 8003704:	0015      	movs	r5, r2
 8003706:	1a30      	subs	r0, r6, r0
 8003708:	e700      	b.n	800350c <__aeabi_fsub+0x54>
 800370a:	4663      	mov	r3, ip
 800370c:	1b9f      	subs	r7, r3, r6
 800370e:	017b      	lsls	r3, r7, #5
 8003710:	d43d      	bmi.n	800378e <__aeabi_fsub+0x2d6>
 8003712:	2f00      	cmp	r7, #0
 8003714:	d000      	beq.n	8003718 <__aeabi_fsub+0x260>
 8003716:	e6fe      	b.n	8003516 <__aeabi_fsub+0x5e>
 8003718:	2400      	movs	r4, #0
 800371a:	2200      	movs	r2, #0
 800371c:	2700      	movs	r7, #0
 800371e:	e716      	b.n	800354e <__aeabi_fsub+0x96>
 8003720:	0005      	movs	r5, r0
 8003722:	e7af      	b.n	8003684 <__aeabi_fsub+0x1cc>
 8003724:	0032      	movs	r2, r6
 8003726:	4643      	mov	r3, r8
 8003728:	4641      	mov	r1, r8
 800372a:	40da      	lsrs	r2, r3
 800372c:	2320      	movs	r3, #32
 800372e:	1a5b      	subs	r3, r3, r1
 8003730:	409e      	lsls	r6, r3
 8003732:	0030      	movs	r0, r6
 8003734:	1e43      	subs	r3, r0, #1
 8003736:	4198      	sbcs	r0, r3
 8003738:	4310      	orrs	r0, r2
 800373a:	e721      	b.n	8003580 <__aeabi_fsub+0xc8>
 800373c:	2d00      	cmp	r5, #0
 800373e:	d1a7      	bne.n	8003690 <__aeabi_fsub+0x1d8>
 8003740:	4663      	mov	r3, ip
 8003742:	2b00      	cmp	r3, #0
 8003744:	d059      	beq.n	80037fa <__aeabi_fsub+0x342>
 8003746:	2200      	movs	r2, #0
 8003748:	2e00      	cmp	r6, #0
 800374a:	d100      	bne.n	800374e <__aeabi_fsub+0x296>
 800374c:	e6ff      	b.n	800354e <__aeabi_fsub+0x96>
 800374e:	0030      	movs	r0, r6
 8003750:	4460      	add	r0, ip
 8003752:	0143      	lsls	r3, r0, #5
 8003754:	d592      	bpl.n	800367c <__aeabi_fsub+0x1c4>
 8003756:	4b2a      	ldr	r3, [pc, #168]	; (8003800 <__aeabi_fsub+0x348>)
 8003758:	3501      	adds	r5, #1
 800375a:	4018      	ands	r0, r3
 800375c:	e78e      	b.n	800367c <__aeabi_fsub+0x1c4>
 800375e:	4663      	mov	r3, ip
 8003760:	2b00      	cmp	r3, #0
 8003762:	d047      	beq.n	80037f4 <__aeabi_fsub+0x33c>
 8003764:	1e4b      	subs	r3, r1, #1
 8003766:	2901      	cmp	r1, #1
 8003768:	d015      	beq.n	8003796 <__aeabi_fsub+0x2de>
 800376a:	29ff      	cmp	r1, #255	; 0xff
 800376c:	d02b      	beq.n	80037c6 <__aeabi_fsub+0x30e>
 800376e:	0019      	movs	r1, r3
 8003770:	e74e      	b.n	8003610 <__aeabi_fsub+0x158>
 8003772:	000c      	movs	r4, r1
 8003774:	464b      	mov	r3, r9
 8003776:	003d      	movs	r5, r7
 8003778:	e784      	b.n	8003684 <__aeabi_fsub+0x1cc>
 800377a:	4662      	mov	r2, ip
 800377c:	2a00      	cmp	r2, #0
 800377e:	d18b      	bne.n	8003698 <__aeabi_fsub+0x1e0>
 8003780:	2e00      	cmp	r6, #0
 8003782:	d192      	bne.n	80036aa <__aeabi_fsub+0x1f2>
 8003784:	2780      	movs	r7, #128	; 0x80
 8003786:	2400      	movs	r4, #0
 8003788:	22ff      	movs	r2, #255	; 0xff
 800378a:	03ff      	lsls	r7, r7, #15
 800378c:	e6df      	b.n	800354e <__aeabi_fsub+0x96>
 800378e:	4663      	mov	r3, ip
 8003790:	000c      	movs	r4, r1
 8003792:	1af7      	subs	r7, r6, r3
 8003794:	e6bf      	b.n	8003516 <__aeabi_fsub+0x5e>
 8003796:	0030      	movs	r0, r6
 8003798:	4460      	add	r0, ip
 800379a:	2501      	movs	r5, #1
 800379c:	0143      	lsls	r3, r0, #5
 800379e:	d400      	bmi.n	80037a2 <__aeabi_fsub+0x2ea>
 80037a0:	e76c      	b.n	800367c <__aeabi_fsub+0x1c4>
 80037a2:	2502      	movs	r5, #2
 80037a4:	e6f2      	b.n	800358c <__aeabi_fsub+0xd4>
 80037a6:	4663      	mov	r3, ip
 80037a8:	2501      	movs	r5, #1
 80037aa:	1b98      	subs	r0, r3, r6
 80037ac:	e6ae      	b.n	800350c <__aeabi_fsub+0x54>
 80037ae:	2320      	movs	r3, #32
 80037b0:	4664      	mov	r4, ip
 80037b2:	4660      	mov	r0, ip
 80037b4:	40fc      	lsrs	r4, r7
 80037b6:	1bdf      	subs	r7, r3, r7
 80037b8:	40b8      	lsls	r0, r7
 80037ba:	1e43      	subs	r3, r0, #1
 80037bc:	4198      	sbcs	r0, r3
 80037be:	4320      	orrs	r0, r4
 80037c0:	e79f      	b.n	8003702 <__aeabi_fsub+0x24a>
 80037c2:	0005      	movs	r5, r0
 80037c4:	e75e      	b.n	8003684 <__aeabi_fsub+0x1cc>
 80037c6:	464b      	mov	r3, r9
 80037c8:	e771      	b.n	80036ae <__aeabi_fsub+0x1f6>
 80037ca:	2320      	movs	r3, #32
 80037cc:	4665      	mov	r5, ip
 80037ce:	4660      	mov	r0, ip
 80037d0:	40cd      	lsrs	r5, r1
 80037d2:	1a59      	subs	r1, r3, r1
 80037d4:	4088      	lsls	r0, r1
 80037d6:	1e43      	subs	r3, r0, #1
 80037d8:	4198      	sbcs	r0, r3
 80037da:	4328      	orrs	r0, r5
 80037dc:	e71c      	b.n	8003618 <__aeabi_fsub+0x160>
 80037de:	4663      	mov	r3, ip
 80037e0:	000c      	movs	r4, r1
 80037e2:	2501      	movs	r5, #1
 80037e4:	1af0      	subs	r0, r6, r3
 80037e6:	e691      	b.n	800350c <__aeabi_fsub+0x54>
 80037e8:	2e00      	cmp	r6, #0
 80037ea:	d095      	beq.n	8003718 <__aeabi_fsub+0x260>
 80037ec:	000c      	movs	r4, r1
 80037ee:	464f      	mov	r7, r9
 80037f0:	2200      	movs	r2, #0
 80037f2:	e6ac      	b.n	800354e <__aeabi_fsub+0x96>
 80037f4:	464b      	mov	r3, r9
 80037f6:	000d      	movs	r5, r1
 80037f8:	e744      	b.n	8003684 <__aeabi_fsub+0x1cc>
 80037fa:	464f      	mov	r7, r9
 80037fc:	2200      	movs	r2, #0
 80037fe:	e6a6      	b.n	800354e <__aeabi_fsub+0x96>
 8003800:	fbffffff 	.word	0xfbffffff
 8003804:	7dffffff 	.word	0x7dffffff
 8003808:	2800      	cmp	r0, #0
 800380a:	d000      	beq.n	800380e <__aeabi_fsub+0x356>
 800380c:	e736      	b.n	800367c <__aeabi_fsub+0x1c4>
 800380e:	2400      	movs	r4, #0
 8003810:	2700      	movs	r7, #0
 8003812:	e69c      	b.n	800354e <__aeabi_fsub+0x96>

08003814 <__aeabi_f2iz>:
 8003814:	0241      	lsls	r1, r0, #9
 8003816:	0042      	lsls	r2, r0, #1
 8003818:	0fc3      	lsrs	r3, r0, #31
 800381a:	0a49      	lsrs	r1, r1, #9
 800381c:	2000      	movs	r0, #0
 800381e:	0e12      	lsrs	r2, r2, #24
 8003820:	2a7e      	cmp	r2, #126	; 0x7e
 8003822:	dd03      	ble.n	800382c <__aeabi_f2iz+0x18>
 8003824:	2a9d      	cmp	r2, #157	; 0x9d
 8003826:	dd02      	ble.n	800382e <__aeabi_f2iz+0x1a>
 8003828:	4a09      	ldr	r2, [pc, #36]	; (8003850 <__aeabi_f2iz+0x3c>)
 800382a:	1898      	adds	r0, r3, r2
 800382c:	4770      	bx	lr
 800382e:	2080      	movs	r0, #128	; 0x80
 8003830:	0400      	lsls	r0, r0, #16
 8003832:	4301      	orrs	r1, r0
 8003834:	2a95      	cmp	r2, #149	; 0x95
 8003836:	dc07      	bgt.n	8003848 <__aeabi_f2iz+0x34>
 8003838:	2096      	movs	r0, #150	; 0x96
 800383a:	1a82      	subs	r2, r0, r2
 800383c:	40d1      	lsrs	r1, r2
 800383e:	4248      	negs	r0, r1
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1f3      	bne.n	800382c <__aeabi_f2iz+0x18>
 8003844:	0008      	movs	r0, r1
 8003846:	e7f1      	b.n	800382c <__aeabi_f2iz+0x18>
 8003848:	3a96      	subs	r2, #150	; 0x96
 800384a:	4091      	lsls	r1, r2
 800384c:	e7f7      	b.n	800383e <__aeabi_f2iz+0x2a>
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	7fffffff 	.word	0x7fffffff

08003854 <__aeabi_i2f>:
 8003854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003856:	2800      	cmp	r0, #0
 8003858:	d013      	beq.n	8003882 <__aeabi_i2f+0x2e>
 800385a:	17c3      	asrs	r3, r0, #31
 800385c:	18c6      	adds	r6, r0, r3
 800385e:	405e      	eors	r6, r3
 8003860:	0fc4      	lsrs	r4, r0, #31
 8003862:	0030      	movs	r0, r6
 8003864:	f001 ff76 	bl	8005754 <__clzsi2>
 8003868:	239e      	movs	r3, #158	; 0x9e
 800386a:	0005      	movs	r5, r0
 800386c:	1a1b      	subs	r3, r3, r0
 800386e:	2b96      	cmp	r3, #150	; 0x96
 8003870:	dc0f      	bgt.n	8003892 <__aeabi_i2f+0x3e>
 8003872:	2808      	cmp	r0, #8
 8003874:	dd01      	ble.n	800387a <__aeabi_i2f+0x26>
 8003876:	3d08      	subs	r5, #8
 8003878:	40ae      	lsls	r6, r5
 800387a:	0276      	lsls	r6, r6, #9
 800387c:	0a76      	lsrs	r6, r6, #9
 800387e:	b2d8      	uxtb	r0, r3
 8003880:	e002      	b.n	8003888 <__aeabi_i2f+0x34>
 8003882:	2400      	movs	r4, #0
 8003884:	2000      	movs	r0, #0
 8003886:	2600      	movs	r6, #0
 8003888:	05c0      	lsls	r0, r0, #23
 800388a:	4330      	orrs	r0, r6
 800388c:	07e4      	lsls	r4, r4, #31
 800388e:	4320      	orrs	r0, r4
 8003890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003892:	2b99      	cmp	r3, #153	; 0x99
 8003894:	dd0c      	ble.n	80038b0 <__aeabi_i2f+0x5c>
 8003896:	2205      	movs	r2, #5
 8003898:	0031      	movs	r1, r6
 800389a:	1a12      	subs	r2, r2, r0
 800389c:	40d1      	lsrs	r1, r2
 800389e:	000a      	movs	r2, r1
 80038a0:	0001      	movs	r1, r0
 80038a2:	0030      	movs	r0, r6
 80038a4:	311b      	adds	r1, #27
 80038a6:	4088      	lsls	r0, r1
 80038a8:	1e41      	subs	r1, r0, #1
 80038aa:	4188      	sbcs	r0, r1
 80038ac:	4302      	orrs	r2, r0
 80038ae:	0016      	movs	r6, r2
 80038b0:	2d05      	cmp	r5, #5
 80038b2:	dc12      	bgt.n	80038da <__aeabi_i2f+0x86>
 80038b4:	0031      	movs	r1, r6
 80038b6:	4f0d      	ldr	r7, [pc, #52]	; (80038ec <__aeabi_i2f+0x98>)
 80038b8:	4039      	ands	r1, r7
 80038ba:	0772      	lsls	r2, r6, #29
 80038bc:	d009      	beq.n	80038d2 <__aeabi_i2f+0x7e>
 80038be:	200f      	movs	r0, #15
 80038c0:	4030      	ands	r0, r6
 80038c2:	2804      	cmp	r0, #4
 80038c4:	d005      	beq.n	80038d2 <__aeabi_i2f+0x7e>
 80038c6:	3104      	adds	r1, #4
 80038c8:	014a      	lsls	r2, r1, #5
 80038ca:	d502      	bpl.n	80038d2 <__aeabi_i2f+0x7e>
 80038cc:	239f      	movs	r3, #159	; 0x9f
 80038ce:	4039      	ands	r1, r7
 80038d0:	1b5b      	subs	r3, r3, r5
 80038d2:	0189      	lsls	r1, r1, #6
 80038d4:	0a4e      	lsrs	r6, r1, #9
 80038d6:	b2d8      	uxtb	r0, r3
 80038d8:	e7d6      	b.n	8003888 <__aeabi_i2f+0x34>
 80038da:	1f6a      	subs	r2, r5, #5
 80038dc:	4096      	lsls	r6, r2
 80038de:	0031      	movs	r1, r6
 80038e0:	4f02      	ldr	r7, [pc, #8]	; (80038ec <__aeabi_i2f+0x98>)
 80038e2:	4039      	ands	r1, r7
 80038e4:	0772      	lsls	r2, r6, #29
 80038e6:	d0f4      	beq.n	80038d2 <__aeabi_i2f+0x7e>
 80038e8:	e7e9      	b.n	80038be <__aeabi_i2f+0x6a>
 80038ea:	46c0      	nop			; (mov r8, r8)
 80038ec:	fbffffff 	.word	0xfbffffff

080038f0 <__aeabi_ui2f>:
 80038f0:	b570      	push	{r4, r5, r6, lr}
 80038f2:	1e05      	subs	r5, r0, #0
 80038f4:	d00e      	beq.n	8003914 <__aeabi_ui2f+0x24>
 80038f6:	f001 ff2d 	bl	8005754 <__clzsi2>
 80038fa:	239e      	movs	r3, #158	; 0x9e
 80038fc:	0004      	movs	r4, r0
 80038fe:	1a1b      	subs	r3, r3, r0
 8003900:	2b96      	cmp	r3, #150	; 0x96
 8003902:	dc0c      	bgt.n	800391e <__aeabi_ui2f+0x2e>
 8003904:	2808      	cmp	r0, #8
 8003906:	dd01      	ble.n	800390c <__aeabi_ui2f+0x1c>
 8003908:	3c08      	subs	r4, #8
 800390a:	40a5      	lsls	r5, r4
 800390c:	026d      	lsls	r5, r5, #9
 800390e:	0a6d      	lsrs	r5, r5, #9
 8003910:	b2d8      	uxtb	r0, r3
 8003912:	e001      	b.n	8003918 <__aeabi_ui2f+0x28>
 8003914:	2000      	movs	r0, #0
 8003916:	2500      	movs	r5, #0
 8003918:	05c0      	lsls	r0, r0, #23
 800391a:	4328      	orrs	r0, r5
 800391c:	bd70      	pop	{r4, r5, r6, pc}
 800391e:	2b99      	cmp	r3, #153	; 0x99
 8003920:	dd09      	ble.n	8003936 <__aeabi_ui2f+0x46>
 8003922:	0002      	movs	r2, r0
 8003924:	0029      	movs	r1, r5
 8003926:	321b      	adds	r2, #27
 8003928:	4091      	lsls	r1, r2
 800392a:	1e4a      	subs	r2, r1, #1
 800392c:	4191      	sbcs	r1, r2
 800392e:	2205      	movs	r2, #5
 8003930:	1a12      	subs	r2, r2, r0
 8003932:	40d5      	lsrs	r5, r2
 8003934:	430d      	orrs	r5, r1
 8003936:	2c05      	cmp	r4, #5
 8003938:	dc12      	bgt.n	8003960 <__aeabi_ui2f+0x70>
 800393a:	0029      	movs	r1, r5
 800393c:	4e0c      	ldr	r6, [pc, #48]	; (8003970 <__aeabi_ui2f+0x80>)
 800393e:	4031      	ands	r1, r6
 8003940:	076a      	lsls	r2, r5, #29
 8003942:	d009      	beq.n	8003958 <__aeabi_ui2f+0x68>
 8003944:	200f      	movs	r0, #15
 8003946:	4028      	ands	r0, r5
 8003948:	2804      	cmp	r0, #4
 800394a:	d005      	beq.n	8003958 <__aeabi_ui2f+0x68>
 800394c:	3104      	adds	r1, #4
 800394e:	014a      	lsls	r2, r1, #5
 8003950:	d502      	bpl.n	8003958 <__aeabi_ui2f+0x68>
 8003952:	239f      	movs	r3, #159	; 0x9f
 8003954:	4031      	ands	r1, r6
 8003956:	1b1b      	subs	r3, r3, r4
 8003958:	0189      	lsls	r1, r1, #6
 800395a:	0a4d      	lsrs	r5, r1, #9
 800395c:	b2d8      	uxtb	r0, r3
 800395e:	e7db      	b.n	8003918 <__aeabi_ui2f+0x28>
 8003960:	1f62      	subs	r2, r4, #5
 8003962:	4095      	lsls	r5, r2
 8003964:	0029      	movs	r1, r5
 8003966:	4e02      	ldr	r6, [pc, #8]	; (8003970 <__aeabi_ui2f+0x80>)
 8003968:	4031      	ands	r1, r6
 800396a:	076a      	lsls	r2, r5, #29
 800396c:	d0f4      	beq.n	8003958 <__aeabi_ui2f+0x68>
 800396e:	e7e9      	b.n	8003944 <__aeabi_ui2f+0x54>
 8003970:	fbffffff 	.word	0xfbffffff

08003974 <__aeabi_dadd>:
 8003974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003976:	464f      	mov	r7, r9
 8003978:	4646      	mov	r6, r8
 800397a:	46d6      	mov	lr, sl
 800397c:	000d      	movs	r5, r1
 800397e:	0004      	movs	r4, r0
 8003980:	b5c0      	push	{r6, r7, lr}
 8003982:	001f      	movs	r7, r3
 8003984:	0011      	movs	r1, r2
 8003986:	0328      	lsls	r0, r5, #12
 8003988:	0f62      	lsrs	r2, r4, #29
 800398a:	0a40      	lsrs	r0, r0, #9
 800398c:	4310      	orrs	r0, r2
 800398e:	007a      	lsls	r2, r7, #1
 8003990:	0d52      	lsrs	r2, r2, #21
 8003992:	00e3      	lsls	r3, r4, #3
 8003994:	033c      	lsls	r4, r7, #12
 8003996:	4691      	mov	r9, r2
 8003998:	0a64      	lsrs	r4, r4, #9
 800399a:	0ffa      	lsrs	r2, r7, #31
 800399c:	0f4f      	lsrs	r7, r1, #29
 800399e:	006e      	lsls	r6, r5, #1
 80039a0:	4327      	orrs	r7, r4
 80039a2:	4692      	mov	sl, r2
 80039a4:	46b8      	mov	r8, r7
 80039a6:	0d76      	lsrs	r6, r6, #21
 80039a8:	0fed      	lsrs	r5, r5, #31
 80039aa:	00c9      	lsls	r1, r1, #3
 80039ac:	4295      	cmp	r5, r2
 80039ae:	d100      	bne.n	80039b2 <__aeabi_dadd+0x3e>
 80039b0:	e099      	b.n	8003ae6 <__aeabi_dadd+0x172>
 80039b2:	464c      	mov	r4, r9
 80039b4:	1b34      	subs	r4, r6, r4
 80039b6:	46a4      	mov	ip, r4
 80039b8:	2c00      	cmp	r4, #0
 80039ba:	dc00      	bgt.n	80039be <__aeabi_dadd+0x4a>
 80039bc:	e07c      	b.n	8003ab8 <__aeabi_dadd+0x144>
 80039be:	464a      	mov	r2, r9
 80039c0:	2a00      	cmp	r2, #0
 80039c2:	d100      	bne.n	80039c6 <__aeabi_dadd+0x52>
 80039c4:	e0b8      	b.n	8003b38 <__aeabi_dadd+0x1c4>
 80039c6:	4ac5      	ldr	r2, [pc, #788]	; (8003cdc <__aeabi_dadd+0x368>)
 80039c8:	4296      	cmp	r6, r2
 80039ca:	d100      	bne.n	80039ce <__aeabi_dadd+0x5a>
 80039cc:	e11c      	b.n	8003c08 <__aeabi_dadd+0x294>
 80039ce:	2280      	movs	r2, #128	; 0x80
 80039d0:	003c      	movs	r4, r7
 80039d2:	0412      	lsls	r2, r2, #16
 80039d4:	4314      	orrs	r4, r2
 80039d6:	46a0      	mov	r8, r4
 80039d8:	4662      	mov	r2, ip
 80039da:	2a38      	cmp	r2, #56	; 0x38
 80039dc:	dd00      	ble.n	80039e0 <__aeabi_dadd+0x6c>
 80039de:	e161      	b.n	8003ca4 <__aeabi_dadd+0x330>
 80039e0:	2a1f      	cmp	r2, #31
 80039e2:	dd00      	ble.n	80039e6 <__aeabi_dadd+0x72>
 80039e4:	e1cc      	b.n	8003d80 <__aeabi_dadd+0x40c>
 80039e6:	4664      	mov	r4, ip
 80039e8:	2220      	movs	r2, #32
 80039ea:	1b12      	subs	r2, r2, r4
 80039ec:	4644      	mov	r4, r8
 80039ee:	4094      	lsls	r4, r2
 80039f0:	000f      	movs	r7, r1
 80039f2:	46a1      	mov	r9, r4
 80039f4:	4664      	mov	r4, ip
 80039f6:	4091      	lsls	r1, r2
 80039f8:	40e7      	lsrs	r7, r4
 80039fa:	464c      	mov	r4, r9
 80039fc:	1e4a      	subs	r2, r1, #1
 80039fe:	4191      	sbcs	r1, r2
 8003a00:	433c      	orrs	r4, r7
 8003a02:	4642      	mov	r2, r8
 8003a04:	4321      	orrs	r1, r4
 8003a06:	4664      	mov	r4, ip
 8003a08:	40e2      	lsrs	r2, r4
 8003a0a:	1a80      	subs	r0, r0, r2
 8003a0c:	1a5c      	subs	r4, r3, r1
 8003a0e:	42a3      	cmp	r3, r4
 8003a10:	419b      	sbcs	r3, r3
 8003a12:	425f      	negs	r7, r3
 8003a14:	1bc7      	subs	r7, r0, r7
 8003a16:	023b      	lsls	r3, r7, #8
 8003a18:	d400      	bmi.n	8003a1c <__aeabi_dadd+0xa8>
 8003a1a:	e0d0      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003a1c:	027f      	lsls	r7, r7, #9
 8003a1e:	0a7f      	lsrs	r7, r7, #9
 8003a20:	2f00      	cmp	r7, #0
 8003a22:	d100      	bne.n	8003a26 <__aeabi_dadd+0xb2>
 8003a24:	e0ff      	b.n	8003c26 <__aeabi_dadd+0x2b2>
 8003a26:	0038      	movs	r0, r7
 8003a28:	f001 fe94 	bl	8005754 <__clzsi2>
 8003a2c:	0001      	movs	r1, r0
 8003a2e:	3908      	subs	r1, #8
 8003a30:	2320      	movs	r3, #32
 8003a32:	0022      	movs	r2, r4
 8003a34:	1a5b      	subs	r3, r3, r1
 8003a36:	408f      	lsls	r7, r1
 8003a38:	40da      	lsrs	r2, r3
 8003a3a:	408c      	lsls	r4, r1
 8003a3c:	4317      	orrs	r7, r2
 8003a3e:	42b1      	cmp	r1, r6
 8003a40:	da00      	bge.n	8003a44 <__aeabi_dadd+0xd0>
 8003a42:	e0ff      	b.n	8003c44 <__aeabi_dadd+0x2d0>
 8003a44:	1b89      	subs	r1, r1, r6
 8003a46:	1c4b      	adds	r3, r1, #1
 8003a48:	2b1f      	cmp	r3, #31
 8003a4a:	dd00      	ble.n	8003a4e <__aeabi_dadd+0xda>
 8003a4c:	e0a8      	b.n	8003ba0 <__aeabi_dadd+0x22c>
 8003a4e:	2220      	movs	r2, #32
 8003a50:	0039      	movs	r1, r7
 8003a52:	1ad2      	subs	r2, r2, r3
 8003a54:	0020      	movs	r0, r4
 8003a56:	4094      	lsls	r4, r2
 8003a58:	4091      	lsls	r1, r2
 8003a5a:	40d8      	lsrs	r0, r3
 8003a5c:	1e62      	subs	r2, r4, #1
 8003a5e:	4194      	sbcs	r4, r2
 8003a60:	40df      	lsrs	r7, r3
 8003a62:	2600      	movs	r6, #0
 8003a64:	4301      	orrs	r1, r0
 8003a66:	430c      	orrs	r4, r1
 8003a68:	0763      	lsls	r3, r4, #29
 8003a6a:	d009      	beq.n	8003a80 <__aeabi_dadd+0x10c>
 8003a6c:	230f      	movs	r3, #15
 8003a6e:	4023      	ands	r3, r4
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d005      	beq.n	8003a80 <__aeabi_dadd+0x10c>
 8003a74:	1d23      	adds	r3, r4, #4
 8003a76:	42a3      	cmp	r3, r4
 8003a78:	41a4      	sbcs	r4, r4
 8003a7a:	4264      	negs	r4, r4
 8003a7c:	193f      	adds	r7, r7, r4
 8003a7e:	001c      	movs	r4, r3
 8003a80:	023b      	lsls	r3, r7, #8
 8003a82:	d400      	bmi.n	8003a86 <__aeabi_dadd+0x112>
 8003a84:	e09e      	b.n	8003bc4 <__aeabi_dadd+0x250>
 8003a86:	4b95      	ldr	r3, [pc, #596]	; (8003cdc <__aeabi_dadd+0x368>)
 8003a88:	3601      	adds	r6, #1
 8003a8a:	429e      	cmp	r6, r3
 8003a8c:	d100      	bne.n	8003a90 <__aeabi_dadd+0x11c>
 8003a8e:	e0b7      	b.n	8003c00 <__aeabi_dadd+0x28c>
 8003a90:	4a93      	ldr	r2, [pc, #588]	; (8003ce0 <__aeabi_dadd+0x36c>)
 8003a92:	08e4      	lsrs	r4, r4, #3
 8003a94:	4017      	ands	r7, r2
 8003a96:	077b      	lsls	r3, r7, #29
 8003a98:	0571      	lsls	r1, r6, #21
 8003a9a:	027f      	lsls	r7, r7, #9
 8003a9c:	4323      	orrs	r3, r4
 8003a9e:	0b3f      	lsrs	r7, r7, #12
 8003aa0:	0d4a      	lsrs	r2, r1, #21
 8003aa2:	0512      	lsls	r2, r2, #20
 8003aa4:	433a      	orrs	r2, r7
 8003aa6:	07ed      	lsls	r5, r5, #31
 8003aa8:	432a      	orrs	r2, r5
 8003aaa:	0018      	movs	r0, r3
 8003aac:	0011      	movs	r1, r2
 8003aae:	bce0      	pop	{r5, r6, r7}
 8003ab0:	46ba      	mov	sl, r7
 8003ab2:	46b1      	mov	r9, r6
 8003ab4:	46a8      	mov	r8, r5
 8003ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ab8:	2c00      	cmp	r4, #0
 8003aba:	d04b      	beq.n	8003b54 <__aeabi_dadd+0x1e0>
 8003abc:	464c      	mov	r4, r9
 8003abe:	1ba4      	subs	r4, r4, r6
 8003ac0:	46a4      	mov	ip, r4
 8003ac2:	2e00      	cmp	r6, #0
 8003ac4:	d000      	beq.n	8003ac8 <__aeabi_dadd+0x154>
 8003ac6:	e123      	b.n	8003d10 <__aeabi_dadd+0x39c>
 8003ac8:	0004      	movs	r4, r0
 8003aca:	431c      	orrs	r4, r3
 8003acc:	d100      	bne.n	8003ad0 <__aeabi_dadd+0x15c>
 8003ace:	e1af      	b.n	8003e30 <__aeabi_dadd+0x4bc>
 8003ad0:	4662      	mov	r2, ip
 8003ad2:	1e54      	subs	r4, r2, #1
 8003ad4:	2a01      	cmp	r2, #1
 8003ad6:	d100      	bne.n	8003ada <__aeabi_dadd+0x166>
 8003ad8:	e215      	b.n	8003f06 <__aeabi_dadd+0x592>
 8003ada:	4d80      	ldr	r5, [pc, #512]	; (8003cdc <__aeabi_dadd+0x368>)
 8003adc:	45ac      	cmp	ip, r5
 8003ade:	d100      	bne.n	8003ae2 <__aeabi_dadd+0x16e>
 8003ae0:	e1c8      	b.n	8003e74 <__aeabi_dadd+0x500>
 8003ae2:	46a4      	mov	ip, r4
 8003ae4:	e11b      	b.n	8003d1e <__aeabi_dadd+0x3aa>
 8003ae6:	464a      	mov	r2, r9
 8003ae8:	1ab2      	subs	r2, r6, r2
 8003aea:	4694      	mov	ip, r2
 8003aec:	2a00      	cmp	r2, #0
 8003aee:	dc00      	bgt.n	8003af2 <__aeabi_dadd+0x17e>
 8003af0:	e0ac      	b.n	8003c4c <__aeabi_dadd+0x2d8>
 8003af2:	464a      	mov	r2, r9
 8003af4:	2a00      	cmp	r2, #0
 8003af6:	d043      	beq.n	8003b80 <__aeabi_dadd+0x20c>
 8003af8:	4a78      	ldr	r2, [pc, #480]	; (8003cdc <__aeabi_dadd+0x368>)
 8003afa:	4296      	cmp	r6, r2
 8003afc:	d100      	bne.n	8003b00 <__aeabi_dadd+0x18c>
 8003afe:	e1af      	b.n	8003e60 <__aeabi_dadd+0x4ec>
 8003b00:	2280      	movs	r2, #128	; 0x80
 8003b02:	003c      	movs	r4, r7
 8003b04:	0412      	lsls	r2, r2, #16
 8003b06:	4314      	orrs	r4, r2
 8003b08:	46a0      	mov	r8, r4
 8003b0a:	4662      	mov	r2, ip
 8003b0c:	2a38      	cmp	r2, #56	; 0x38
 8003b0e:	dc67      	bgt.n	8003be0 <__aeabi_dadd+0x26c>
 8003b10:	2a1f      	cmp	r2, #31
 8003b12:	dc00      	bgt.n	8003b16 <__aeabi_dadd+0x1a2>
 8003b14:	e15f      	b.n	8003dd6 <__aeabi_dadd+0x462>
 8003b16:	4647      	mov	r7, r8
 8003b18:	3a20      	subs	r2, #32
 8003b1a:	40d7      	lsrs	r7, r2
 8003b1c:	4662      	mov	r2, ip
 8003b1e:	2a20      	cmp	r2, #32
 8003b20:	d005      	beq.n	8003b2e <__aeabi_dadd+0x1ba>
 8003b22:	4664      	mov	r4, ip
 8003b24:	2240      	movs	r2, #64	; 0x40
 8003b26:	1b12      	subs	r2, r2, r4
 8003b28:	4644      	mov	r4, r8
 8003b2a:	4094      	lsls	r4, r2
 8003b2c:	4321      	orrs	r1, r4
 8003b2e:	1e4a      	subs	r2, r1, #1
 8003b30:	4191      	sbcs	r1, r2
 8003b32:	000c      	movs	r4, r1
 8003b34:	433c      	orrs	r4, r7
 8003b36:	e057      	b.n	8003be8 <__aeabi_dadd+0x274>
 8003b38:	003a      	movs	r2, r7
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	d100      	bne.n	8003b40 <__aeabi_dadd+0x1cc>
 8003b3e:	e105      	b.n	8003d4c <__aeabi_dadd+0x3d8>
 8003b40:	0022      	movs	r2, r4
 8003b42:	3a01      	subs	r2, #1
 8003b44:	2c01      	cmp	r4, #1
 8003b46:	d100      	bne.n	8003b4a <__aeabi_dadd+0x1d6>
 8003b48:	e182      	b.n	8003e50 <__aeabi_dadd+0x4dc>
 8003b4a:	4c64      	ldr	r4, [pc, #400]	; (8003cdc <__aeabi_dadd+0x368>)
 8003b4c:	45a4      	cmp	ip, r4
 8003b4e:	d05b      	beq.n	8003c08 <__aeabi_dadd+0x294>
 8003b50:	4694      	mov	ip, r2
 8003b52:	e741      	b.n	80039d8 <__aeabi_dadd+0x64>
 8003b54:	4c63      	ldr	r4, [pc, #396]	; (8003ce4 <__aeabi_dadd+0x370>)
 8003b56:	1c77      	adds	r7, r6, #1
 8003b58:	4227      	tst	r7, r4
 8003b5a:	d000      	beq.n	8003b5e <__aeabi_dadd+0x1ea>
 8003b5c:	e0c4      	b.n	8003ce8 <__aeabi_dadd+0x374>
 8003b5e:	0004      	movs	r4, r0
 8003b60:	431c      	orrs	r4, r3
 8003b62:	2e00      	cmp	r6, #0
 8003b64:	d000      	beq.n	8003b68 <__aeabi_dadd+0x1f4>
 8003b66:	e169      	b.n	8003e3c <__aeabi_dadd+0x4c8>
 8003b68:	2c00      	cmp	r4, #0
 8003b6a:	d100      	bne.n	8003b6e <__aeabi_dadd+0x1fa>
 8003b6c:	e1bf      	b.n	8003eee <__aeabi_dadd+0x57a>
 8003b6e:	4644      	mov	r4, r8
 8003b70:	430c      	orrs	r4, r1
 8003b72:	d000      	beq.n	8003b76 <__aeabi_dadd+0x202>
 8003b74:	e1d0      	b.n	8003f18 <__aeabi_dadd+0x5a4>
 8003b76:	0742      	lsls	r2, r0, #29
 8003b78:	08db      	lsrs	r3, r3, #3
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	08c0      	lsrs	r0, r0, #3
 8003b7e:	e029      	b.n	8003bd4 <__aeabi_dadd+0x260>
 8003b80:	003a      	movs	r2, r7
 8003b82:	430a      	orrs	r2, r1
 8003b84:	d100      	bne.n	8003b88 <__aeabi_dadd+0x214>
 8003b86:	e170      	b.n	8003e6a <__aeabi_dadd+0x4f6>
 8003b88:	4662      	mov	r2, ip
 8003b8a:	4664      	mov	r4, ip
 8003b8c:	3a01      	subs	r2, #1
 8003b8e:	2c01      	cmp	r4, #1
 8003b90:	d100      	bne.n	8003b94 <__aeabi_dadd+0x220>
 8003b92:	e0e0      	b.n	8003d56 <__aeabi_dadd+0x3e2>
 8003b94:	4c51      	ldr	r4, [pc, #324]	; (8003cdc <__aeabi_dadd+0x368>)
 8003b96:	45a4      	cmp	ip, r4
 8003b98:	d100      	bne.n	8003b9c <__aeabi_dadd+0x228>
 8003b9a:	e161      	b.n	8003e60 <__aeabi_dadd+0x4ec>
 8003b9c:	4694      	mov	ip, r2
 8003b9e:	e7b4      	b.n	8003b0a <__aeabi_dadd+0x196>
 8003ba0:	003a      	movs	r2, r7
 8003ba2:	391f      	subs	r1, #31
 8003ba4:	40ca      	lsrs	r2, r1
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d003      	beq.n	8003bb4 <__aeabi_dadd+0x240>
 8003bac:	2240      	movs	r2, #64	; 0x40
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	409f      	lsls	r7, r3
 8003bb2:	433c      	orrs	r4, r7
 8003bb4:	1e63      	subs	r3, r4, #1
 8003bb6:	419c      	sbcs	r4, r3
 8003bb8:	2700      	movs	r7, #0
 8003bba:	2600      	movs	r6, #0
 8003bbc:	430c      	orrs	r4, r1
 8003bbe:	0763      	lsls	r3, r4, #29
 8003bc0:	d000      	beq.n	8003bc4 <__aeabi_dadd+0x250>
 8003bc2:	e753      	b.n	8003a6c <__aeabi_dadd+0xf8>
 8003bc4:	46b4      	mov	ip, r6
 8003bc6:	08e4      	lsrs	r4, r4, #3
 8003bc8:	077b      	lsls	r3, r7, #29
 8003bca:	4323      	orrs	r3, r4
 8003bcc:	08f8      	lsrs	r0, r7, #3
 8003bce:	4a43      	ldr	r2, [pc, #268]	; (8003cdc <__aeabi_dadd+0x368>)
 8003bd0:	4594      	cmp	ip, r2
 8003bd2:	d01d      	beq.n	8003c10 <__aeabi_dadd+0x29c>
 8003bd4:	4662      	mov	r2, ip
 8003bd6:	0307      	lsls	r7, r0, #12
 8003bd8:	0552      	lsls	r2, r2, #21
 8003bda:	0b3f      	lsrs	r7, r7, #12
 8003bdc:	0d52      	lsrs	r2, r2, #21
 8003bde:	e760      	b.n	8003aa2 <__aeabi_dadd+0x12e>
 8003be0:	4644      	mov	r4, r8
 8003be2:	430c      	orrs	r4, r1
 8003be4:	1e62      	subs	r2, r4, #1
 8003be6:	4194      	sbcs	r4, r2
 8003be8:	18e4      	adds	r4, r4, r3
 8003bea:	429c      	cmp	r4, r3
 8003bec:	419b      	sbcs	r3, r3
 8003bee:	425f      	negs	r7, r3
 8003bf0:	183f      	adds	r7, r7, r0
 8003bf2:	023b      	lsls	r3, r7, #8
 8003bf4:	d5e3      	bpl.n	8003bbe <__aeabi_dadd+0x24a>
 8003bf6:	4b39      	ldr	r3, [pc, #228]	; (8003cdc <__aeabi_dadd+0x368>)
 8003bf8:	3601      	adds	r6, #1
 8003bfa:	429e      	cmp	r6, r3
 8003bfc:	d000      	beq.n	8003c00 <__aeabi_dadd+0x28c>
 8003bfe:	e0b5      	b.n	8003d6c <__aeabi_dadd+0x3f8>
 8003c00:	0032      	movs	r2, r6
 8003c02:	2700      	movs	r7, #0
 8003c04:	2300      	movs	r3, #0
 8003c06:	e74c      	b.n	8003aa2 <__aeabi_dadd+0x12e>
 8003c08:	0742      	lsls	r2, r0, #29
 8003c0a:	08db      	lsrs	r3, r3, #3
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	08c0      	lsrs	r0, r0, #3
 8003c10:	001a      	movs	r2, r3
 8003c12:	4302      	orrs	r2, r0
 8003c14:	d100      	bne.n	8003c18 <__aeabi_dadd+0x2a4>
 8003c16:	e1e1      	b.n	8003fdc <__aeabi_dadd+0x668>
 8003c18:	2780      	movs	r7, #128	; 0x80
 8003c1a:	033f      	lsls	r7, r7, #12
 8003c1c:	4307      	orrs	r7, r0
 8003c1e:	033f      	lsls	r7, r7, #12
 8003c20:	4a2e      	ldr	r2, [pc, #184]	; (8003cdc <__aeabi_dadd+0x368>)
 8003c22:	0b3f      	lsrs	r7, r7, #12
 8003c24:	e73d      	b.n	8003aa2 <__aeabi_dadd+0x12e>
 8003c26:	0020      	movs	r0, r4
 8003c28:	f001 fd94 	bl	8005754 <__clzsi2>
 8003c2c:	0001      	movs	r1, r0
 8003c2e:	3118      	adds	r1, #24
 8003c30:	291f      	cmp	r1, #31
 8003c32:	dc00      	bgt.n	8003c36 <__aeabi_dadd+0x2c2>
 8003c34:	e6fc      	b.n	8003a30 <__aeabi_dadd+0xbc>
 8003c36:	3808      	subs	r0, #8
 8003c38:	4084      	lsls	r4, r0
 8003c3a:	0027      	movs	r7, r4
 8003c3c:	2400      	movs	r4, #0
 8003c3e:	42b1      	cmp	r1, r6
 8003c40:	db00      	blt.n	8003c44 <__aeabi_dadd+0x2d0>
 8003c42:	e6ff      	b.n	8003a44 <__aeabi_dadd+0xd0>
 8003c44:	4a26      	ldr	r2, [pc, #152]	; (8003ce0 <__aeabi_dadd+0x36c>)
 8003c46:	1a76      	subs	r6, r6, r1
 8003c48:	4017      	ands	r7, r2
 8003c4a:	e70d      	b.n	8003a68 <__aeabi_dadd+0xf4>
 8003c4c:	2a00      	cmp	r2, #0
 8003c4e:	d02f      	beq.n	8003cb0 <__aeabi_dadd+0x33c>
 8003c50:	464a      	mov	r2, r9
 8003c52:	1b92      	subs	r2, r2, r6
 8003c54:	4694      	mov	ip, r2
 8003c56:	2e00      	cmp	r6, #0
 8003c58:	d100      	bne.n	8003c5c <__aeabi_dadd+0x2e8>
 8003c5a:	e0ad      	b.n	8003db8 <__aeabi_dadd+0x444>
 8003c5c:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <__aeabi_dadd+0x368>)
 8003c5e:	4591      	cmp	r9, r2
 8003c60:	d100      	bne.n	8003c64 <__aeabi_dadd+0x2f0>
 8003c62:	e10f      	b.n	8003e84 <__aeabi_dadd+0x510>
 8003c64:	2280      	movs	r2, #128	; 0x80
 8003c66:	0412      	lsls	r2, r2, #16
 8003c68:	4310      	orrs	r0, r2
 8003c6a:	4662      	mov	r2, ip
 8003c6c:	2a38      	cmp	r2, #56	; 0x38
 8003c6e:	dd00      	ble.n	8003c72 <__aeabi_dadd+0x2fe>
 8003c70:	e10f      	b.n	8003e92 <__aeabi_dadd+0x51e>
 8003c72:	2a1f      	cmp	r2, #31
 8003c74:	dd00      	ble.n	8003c78 <__aeabi_dadd+0x304>
 8003c76:	e180      	b.n	8003f7a <__aeabi_dadd+0x606>
 8003c78:	4664      	mov	r4, ip
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	001e      	movs	r6, r3
 8003c7e:	1b12      	subs	r2, r2, r4
 8003c80:	4667      	mov	r7, ip
 8003c82:	0004      	movs	r4, r0
 8003c84:	4093      	lsls	r3, r2
 8003c86:	4094      	lsls	r4, r2
 8003c88:	40fe      	lsrs	r6, r7
 8003c8a:	1e5a      	subs	r2, r3, #1
 8003c8c:	4193      	sbcs	r3, r2
 8003c8e:	40f8      	lsrs	r0, r7
 8003c90:	4334      	orrs	r4, r6
 8003c92:	431c      	orrs	r4, r3
 8003c94:	4480      	add	r8, r0
 8003c96:	1864      	adds	r4, r4, r1
 8003c98:	428c      	cmp	r4, r1
 8003c9a:	41bf      	sbcs	r7, r7
 8003c9c:	427f      	negs	r7, r7
 8003c9e:	464e      	mov	r6, r9
 8003ca0:	4447      	add	r7, r8
 8003ca2:	e7a6      	b.n	8003bf2 <__aeabi_dadd+0x27e>
 8003ca4:	4642      	mov	r2, r8
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	0011      	movs	r1, r2
 8003caa:	1e4a      	subs	r2, r1, #1
 8003cac:	4191      	sbcs	r1, r2
 8003cae:	e6ad      	b.n	8003a0c <__aeabi_dadd+0x98>
 8003cb0:	4c0c      	ldr	r4, [pc, #48]	; (8003ce4 <__aeabi_dadd+0x370>)
 8003cb2:	1c72      	adds	r2, r6, #1
 8003cb4:	4222      	tst	r2, r4
 8003cb6:	d000      	beq.n	8003cba <__aeabi_dadd+0x346>
 8003cb8:	e0a1      	b.n	8003dfe <__aeabi_dadd+0x48a>
 8003cba:	0002      	movs	r2, r0
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	2e00      	cmp	r6, #0
 8003cc0:	d000      	beq.n	8003cc4 <__aeabi_dadd+0x350>
 8003cc2:	e0fa      	b.n	8003eba <__aeabi_dadd+0x546>
 8003cc4:	2a00      	cmp	r2, #0
 8003cc6:	d100      	bne.n	8003cca <__aeabi_dadd+0x356>
 8003cc8:	e145      	b.n	8003f56 <__aeabi_dadd+0x5e2>
 8003cca:	003a      	movs	r2, r7
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	d000      	beq.n	8003cd2 <__aeabi_dadd+0x35e>
 8003cd0:	e146      	b.n	8003f60 <__aeabi_dadd+0x5ec>
 8003cd2:	0742      	lsls	r2, r0, #29
 8003cd4:	08db      	lsrs	r3, r3, #3
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	08c0      	lsrs	r0, r0, #3
 8003cda:	e77b      	b.n	8003bd4 <__aeabi_dadd+0x260>
 8003cdc:	000007ff 	.word	0x000007ff
 8003ce0:	ff7fffff 	.word	0xff7fffff
 8003ce4:	000007fe 	.word	0x000007fe
 8003ce8:	4647      	mov	r7, r8
 8003cea:	1a5c      	subs	r4, r3, r1
 8003cec:	1bc2      	subs	r2, r0, r7
 8003cee:	42a3      	cmp	r3, r4
 8003cf0:	41bf      	sbcs	r7, r7
 8003cf2:	427f      	negs	r7, r7
 8003cf4:	46b9      	mov	r9, r7
 8003cf6:	0017      	movs	r7, r2
 8003cf8:	464a      	mov	r2, r9
 8003cfa:	1abf      	subs	r7, r7, r2
 8003cfc:	023a      	lsls	r2, r7, #8
 8003cfe:	d500      	bpl.n	8003d02 <__aeabi_dadd+0x38e>
 8003d00:	e08d      	b.n	8003e1e <__aeabi_dadd+0x4aa>
 8003d02:	0023      	movs	r3, r4
 8003d04:	433b      	orrs	r3, r7
 8003d06:	d000      	beq.n	8003d0a <__aeabi_dadd+0x396>
 8003d08:	e68a      	b.n	8003a20 <__aeabi_dadd+0xac>
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	2500      	movs	r5, #0
 8003d0e:	e761      	b.n	8003bd4 <__aeabi_dadd+0x260>
 8003d10:	4cb4      	ldr	r4, [pc, #720]	; (8003fe4 <__aeabi_dadd+0x670>)
 8003d12:	45a1      	cmp	r9, r4
 8003d14:	d100      	bne.n	8003d18 <__aeabi_dadd+0x3a4>
 8003d16:	e0ad      	b.n	8003e74 <__aeabi_dadd+0x500>
 8003d18:	2480      	movs	r4, #128	; 0x80
 8003d1a:	0424      	lsls	r4, r4, #16
 8003d1c:	4320      	orrs	r0, r4
 8003d1e:	4664      	mov	r4, ip
 8003d20:	2c38      	cmp	r4, #56	; 0x38
 8003d22:	dc3d      	bgt.n	8003da0 <__aeabi_dadd+0x42c>
 8003d24:	4662      	mov	r2, ip
 8003d26:	2c1f      	cmp	r4, #31
 8003d28:	dd00      	ble.n	8003d2c <__aeabi_dadd+0x3b8>
 8003d2a:	e0b7      	b.n	8003e9c <__aeabi_dadd+0x528>
 8003d2c:	2520      	movs	r5, #32
 8003d2e:	001e      	movs	r6, r3
 8003d30:	1b2d      	subs	r5, r5, r4
 8003d32:	0004      	movs	r4, r0
 8003d34:	40ab      	lsls	r3, r5
 8003d36:	40ac      	lsls	r4, r5
 8003d38:	40d6      	lsrs	r6, r2
 8003d3a:	40d0      	lsrs	r0, r2
 8003d3c:	4642      	mov	r2, r8
 8003d3e:	1e5d      	subs	r5, r3, #1
 8003d40:	41ab      	sbcs	r3, r5
 8003d42:	4334      	orrs	r4, r6
 8003d44:	1a12      	subs	r2, r2, r0
 8003d46:	4690      	mov	r8, r2
 8003d48:	4323      	orrs	r3, r4
 8003d4a:	e02c      	b.n	8003da6 <__aeabi_dadd+0x432>
 8003d4c:	0742      	lsls	r2, r0, #29
 8003d4e:	08db      	lsrs	r3, r3, #3
 8003d50:	4313      	orrs	r3, r2
 8003d52:	08c0      	lsrs	r0, r0, #3
 8003d54:	e73b      	b.n	8003bce <__aeabi_dadd+0x25a>
 8003d56:	185c      	adds	r4, r3, r1
 8003d58:	429c      	cmp	r4, r3
 8003d5a:	419b      	sbcs	r3, r3
 8003d5c:	4440      	add	r0, r8
 8003d5e:	425b      	negs	r3, r3
 8003d60:	18c7      	adds	r7, r0, r3
 8003d62:	2601      	movs	r6, #1
 8003d64:	023b      	lsls	r3, r7, #8
 8003d66:	d400      	bmi.n	8003d6a <__aeabi_dadd+0x3f6>
 8003d68:	e729      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003d6a:	2602      	movs	r6, #2
 8003d6c:	4a9e      	ldr	r2, [pc, #632]	; (8003fe8 <__aeabi_dadd+0x674>)
 8003d6e:	0863      	lsrs	r3, r4, #1
 8003d70:	4017      	ands	r7, r2
 8003d72:	2201      	movs	r2, #1
 8003d74:	4014      	ands	r4, r2
 8003d76:	431c      	orrs	r4, r3
 8003d78:	07fb      	lsls	r3, r7, #31
 8003d7a:	431c      	orrs	r4, r3
 8003d7c:	087f      	lsrs	r7, r7, #1
 8003d7e:	e673      	b.n	8003a68 <__aeabi_dadd+0xf4>
 8003d80:	4644      	mov	r4, r8
 8003d82:	3a20      	subs	r2, #32
 8003d84:	40d4      	lsrs	r4, r2
 8003d86:	4662      	mov	r2, ip
 8003d88:	2a20      	cmp	r2, #32
 8003d8a:	d005      	beq.n	8003d98 <__aeabi_dadd+0x424>
 8003d8c:	4667      	mov	r7, ip
 8003d8e:	2240      	movs	r2, #64	; 0x40
 8003d90:	1bd2      	subs	r2, r2, r7
 8003d92:	4647      	mov	r7, r8
 8003d94:	4097      	lsls	r7, r2
 8003d96:	4339      	orrs	r1, r7
 8003d98:	1e4a      	subs	r2, r1, #1
 8003d9a:	4191      	sbcs	r1, r2
 8003d9c:	4321      	orrs	r1, r4
 8003d9e:	e635      	b.n	8003a0c <__aeabi_dadd+0x98>
 8003da0:	4303      	orrs	r3, r0
 8003da2:	1e58      	subs	r0, r3, #1
 8003da4:	4183      	sbcs	r3, r0
 8003da6:	1acc      	subs	r4, r1, r3
 8003da8:	42a1      	cmp	r1, r4
 8003daa:	41bf      	sbcs	r7, r7
 8003dac:	4643      	mov	r3, r8
 8003dae:	427f      	negs	r7, r7
 8003db0:	4655      	mov	r5, sl
 8003db2:	464e      	mov	r6, r9
 8003db4:	1bdf      	subs	r7, r3, r7
 8003db6:	e62e      	b.n	8003a16 <__aeabi_dadd+0xa2>
 8003db8:	0002      	movs	r2, r0
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	d100      	bne.n	8003dc0 <__aeabi_dadd+0x44c>
 8003dbe:	e0bd      	b.n	8003f3c <__aeabi_dadd+0x5c8>
 8003dc0:	4662      	mov	r2, ip
 8003dc2:	4664      	mov	r4, ip
 8003dc4:	3a01      	subs	r2, #1
 8003dc6:	2c01      	cmp	r4, #1
 8003dc8:	d100      	bne.n	8003dcc <__aeabi_dadd+0x458>
 8003dca:	e0e5      	b.n	8003f98 <__aeabi_dadd+0x624>
 8003dcc:	4c85      	ldr	r4, [pc, #532]	; (8003fe4 <__aeabi_dadd+0x670>)
 8003dce:	45a4      	cmp	ip, r4
 8003dd0:	d058      	beq.n	8003e84 <__aeabi_dadd+0x510>
 8003dd2:	4694      	mov	ip, r2
 8003dd4:	e749      	b.n	8003c6a <__aeabi_dadd+0x2f6>
 8003dd6:	4664      	mov	r4, ip
 8003dd8:	2220      	movs	r2, #32
 8003dda:	1b12      	subs	r2, r2, r4
 8003ddc:	4644      	mov	r4, r8
 8003dde:	4094      	lsls	r4, r2
 8003de0:	000f      	movs	r7, r1
 8003de2:	46a1      	mov	r9, r4
 8003de4:	4664      	mov	r4, ip
 8003de6:	4091      	lsls	r1, r2
 8003de8:	40e7      	lsrs	r7, r4
 8003dea:	464c      	mov	r4, r9
 8003dec:	1e4a      	subs	r2, r1, #1
 8003dee:	4191      	sbcs	r1, r2
 8003df0:	433c      	orrs	r4, r7
 8003df2:	4642      	mov	r2, r8
 8003df4:	430c      	orrs	r4, r1
 8003df6:	4661      	mov	r1, ip
 8003df8:	40ca      	lsrs	r2, r1
 8003dfa:	1880      	adds	r0, r0, r2
 8003dfc:	e6f4      	b.n	8003be8 <__aeabi_dadd+0x274>
 8003dfe:	4c79      	ldr	r4, [pc, #484]	; (8003fe4 <__aeabi_dadd+0x670>)
 8003e00:	42a2      	cmp	r2, r4
 8003e02:	d100      	bne.n	8003e06 <__aeabi_dadd+0x492>
 8003e04:	e6fd      	b.n	8003c02 <__aeabi_dadd+0x28e>
 8003e06:	1859      	adds	r1, r3, r1
 8003e08:	4299      	cmp	r1, r3
 8003e0a:	419b      	sbcs	r3, r3
 8003e0c:	4440      	add	r0, r8
 8003e0e:	425f      	negs	r7, r3
 8003e10:	19c7      	adds	r7, r0, r7
 8003e12:	07fc      	lsls	r4, r7, #31
 8003e14:	0849      	lsrs	r1, r1, #1
 8003e16:	0016      	movs	r6, r2
 8003e18:	430c      	orrs	r4, r1
 8003e1a:	087f      	lsrs	r7, r7, #1
 8003e1c:	e6cf      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003e1e:	1acc      	subs	r4, r1, r3
 8003e20:	42a1      	cmp	r1, r4
 8003e22:	41bf      	sbcs	r7, r7
 8003e24:	4643      	mov	r3, r8
 8003e26:	427f      	negs	r7, r7
 8003e28:	1a18      	subs	r0, r3, r0
 8003e2a:	4655      	mov	r5, sl
 8003e2c:	1bc7      	subs	r7, r0, r7
 8003e2e:	e5f7      	b.n	8003a20 <__aeabi_dadd+0xac>
 8003e30:	08c9      	lsrs	r1, r1, #3
 8003e32:	077b      	lsls	r3, r7, #29
 8003e34:	4655      	mov	r5, sl
 8003e36:	430b      	orrs	r3, r1
 8003e38:	08f8      	lsrs	r0, r7, #3
 8003e3a:	e6c8      	b.n	8003bce <__aeabi_dadd+0x25a>
 8003e3c:	2c00      	cmp	r4, #0
 8003e3e:	d000      	beq.n	8003e42 <__aeabi_dadd+0x4ce>
 8003e40:	e081      	b.n	8003f46 <__aeabi_dadd+0x5d2>
 8003e42:	4643      	mov	r3, r8
 8003e44:	430b      	orrs	r3, r1
 8003e46:	d115      	bne.n	8003e74 <__aeabi_dadd+0x500>
 8003e48:	2080      	movs	r0, #128	; 0x80
 8003e4a:	2500      	movs	r5, #0
 8003e4c:	0300      	lsls	r0, r0, #12
 8003e4e:	e6e3      	b.n	8003c18 <__aeabi_dadd+0x2a4>
 8003e50:	1a5c      	subs	r4, r3, r1
 8003e52:	42a3      	cmp	r3, r4
 8003e54:	419b      	sbcs	r3, r3
 8003e56:	1bc7      	subs	r7, r0, r7
 8003e58:	425b      	negs	r3, r3
 8003e5a:	2601      	movs	r6, #1
 8003e5c:	1aff      	subs	r7, r7, r3
 8003e5e:	e5da      	b.n	8003a16 <__aeabi_dadd+0xa2>
 8003e60:	0742      	lsls	r2, r0, #29
 8003e62:	08db      	lsrs	r3, r3, #3
 8003e64:	4313      	orrs	r3, r2
 8003e66:	08c0      	lsrs	r0, r0, #3
 8003e68:	e6d2      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003e6a:	0742      	lsls	r2, r0, #29
 8003e6c:	08db      	lsrs	r3, r3, #3
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	08c0      	lsrs	r0, r0, #3
 8003e72:	e6ac      	b.n	8003bce <__aeabi_dadd+0x25a>
 8003e74:	4643      	mov	r3, r8
 8003e76:	4642      	mov	r2, r8
 8003e78:	08c9      	lsrs	r1, r1, #3
 8003e7a:	075b      	lsls	r3, r3, #29
 8003e7c:	4655      	mov	r5, sl
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	08d0      	lsrs	r0, r2, #3
 8003e82:	e6c5      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003e84:	4643      	mov	r3, r8
 8003e86:	4642      	mov	r2, r8
 8003e88:	075b      	lsls	r3, r3, #29
 8003e8a:	08c9      	lsrs	r1, r1, #3
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	08d0      	lsrs	r0, r2, #3
 8003e90:	e6be      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003e92:	4303      	orrs	r3, r0
 8003e94:	001c      	movs	r4, r3
 8003e96:	1e63      	subs	r3, r4, #1
 8003e98:	419c      	sbcs	r4, r3
 8003e9a:	e6fc      	b.n	8003c96 <__aeabi_dadd+0x322>
 8003e9c:	0002      	movs	r2, r0
 8003e9e:	3c20      	subs	r4, #32
 8003ea0:	40e2      	lsrs	r2, r4
 8003ea2:	0014      	movs	r4, r2
 8003ea4:	4662      	mov	r2, ip
 8003ea6:	2a20      	cmp	r2, #32
 8003ea8:	d003      	beq.n	8003eb2 <__aeabi_dadd+0x53e>
 8003eaa:	2540      	movs	r5, #64	; 0x40
 8003eac:	1aad      	subs	r5, r5, r2
 8003eae:	40a8      	lsls	r0, r5
 8003eb0:	4303      	orrs	r3, r0
 8003eb2:	1e58      	subs	r0, r3, #1
 8003eb4:	4183      	sbcs	r3, r0
 8003eb6:	4323      	orrs	r3, r4
 8003eb8:	e775      	b.n	8003da6 <__aeabi_dadd+0x432>
 8003eba:	2a00      	cmp	r2, #0
 8003ebc:	d0e2      	beq.n	8003e84 <__aeabi_dadd+0x510>
 8003ebe:	003a      	movs	r2, r7
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	d0cd      	beq.n	8003e60 <__aeabi_dadd+0x4ec>
 8003ec4:	0742      	lsls	r2, r0, #29
 8003ec6:	08db      	lsrs	r3, r3, #3
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	2280      	movs	r2, #128	; 0x80
 8003ecc:	08c0      	lsrs	r0, r0, #3
 8003ece:	0312      	lsls	r2, r2, #12
 8003ed0:	4210      	tst	r0, r2
 8003ed2:	d006      	beq.n	8003ee2 <__aeabi_dadd+0x56e>
 8003ed4:	08fc      	lsrs	r4, r7, #3
 8003ed6:	4214      	tst	r4, r2
 8003ed8:	d103      	bne.n	8003ee2 <__aeabi_dadd+0x56e>
 8003eda:	0020      	movs	r0, r4
 8003edc:	08cb      	lsrs	r3, r1, #3
 8003ede:	077a      	lsls	r2, r7, #29
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	0f5a      	lsrs	r2, r3, #29
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	0752      	lsls	r2, r2, #29
 8003ee8:	08db      	lsrs	r3, r3, #3
 8003eea:	4313      	orrs	r3, r2
 8003eec:	e690      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003eee:	4643      	mov	r3, r8
 8003ef0:	430b      	orrs	r3, r1
 8003ef2:	d100      	bne.n	8003ef6 <__aeabi_dadd+0x582>
 8003ef4:	e709      	b.n	8003d0a <__aeabi_dadd+0x396>
 8003ef6:	4643      	mov	r3, r8
 8003ef8:	4642      	mov	r2, r8
 8003efa:	08c9      	lsrs	r1, r1, #3
 8003efc:	075b      	lsls	r3, r3, #29
 8003efe:	4655      	mov	r5, sl
 8003f00:	430b      	orrs	r3, r1
 8003f02:	08d0      	lsrs	r0, r2, #3
 8003f04:	e666      	b.n	8003bd4 <__aeabi_dadd+0x260>
 8003f06:	1acc      	subs	r4, r1, r3
 8003f08:	42a1      	cmp	r1, r4
 8003f0a:	4189      	sbcs	r1, r1
 8003f0c:	1a3f      	subs	r7, r7, r0
 8003f0e:	4249      	negs	r1, r1
 8003f10:	4655      	mov	r5, sl
 8003f12:	2601      	movs	r6, #1
 8003f14:	1a7f      	subs	r7, r7, r1
 8003f16:	e57e      	b.n	8003a16 <__aeabi_dadd+0xa2>
 8003f18:	4642      	mov	r2, r8
 8003f1a:	1a5c      	subs	r4, r3, r1
 8003f1c:	1a87      	subs	r7, r0, r2
 8003f1e:	42a3      	cmp	r3, r4
 8003f20:	4192      	sbcs	r2, r2
 8003f22:	4252      	negs	r2, r2
 8003f24:	1abf      	subs	r7, r7, r2
 8003f26:	023a      	lsls	r2, r7, #8
 8003f28:	d53d      	bpl.n	8003fa6 <__aeabi_dadd+0x632>
 8003f2a:	1acc      	subs	r4, r1, r3
 8003f2c:	42a1      	cmp	r1, r4
 8003f2e:	4189      	sbcs	r1, r1
 8003f30:	4643      	mov	r3, r8
 8003f32:	4249      	negs	r1, r1
 8003f34:	1a1f      	subs	r7, r3, r0
 8003f36:	4655      	mov	r5, sl
 8003f38:	1a7f      	subs	r7, r7, r1
 8003f3a:	e595      	b.n	8003a68 <__aeabi_dadd+0xf4>
 8003f3c:	077b      	lsls	r3, r7, #29
 8003f3e:	08c9      	lsrs	r1, r1, #3
 8003f40:	430b      	orrs	r3, r1
 8003f42:	08f8      	lsrs	r0, r7, #3
 8003f44:	e643      	b.n	8003bce <__aeabi_dadd+0x25a>
 8003f46:	4644      	mov	r4, r8
 8003f48:	08db      	lsrs	r3, r3, #3
 8003f4a:	430c      	orrs	r4, r1
 8003f4c:	d130      	bne.n	8003fb0 <__aeabi_dadd+0x63c>
 8003f4e:	0742      	lsls	r2, r0, #29
 8003f50:	4313      	orrs	r3, r2
 8003f52:	08c0      	lsrs	r0, r0, #3
 8003f54:	e65c      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003f56:	077b      	lsls	r3, r7, #29
 8003f58:	08c9      	lsrs	r1, r1, #3
 8003f5a:	430b      	orrs	r3, r1
 8003f5c:	08f8      	lsrs	r0, r7, #3
 8003f5e:	e639      	b.n	8003bd4 <__aeabi_dadd+0x260>
 8003f60:	185c      	adds	r4, r3, r1
 8003f62:	429c      	cmp	r4, r3
 8003f64:	419b      	sbcs	r3, r3
 8003f66:	4440      	add	r0, r8
 8003f68:	425b      	negs	r3, r3
 8003f6a:	18c7      	adds	r7, r0, r3
 8003f6c:	023b      	lsls	r3, r7, #8
 8003f6e:	d400      	bmi.n	8003f72 <__aeabi_dadd+0x5fe>
 8003f70:	e625      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003f72:	4b1d      	ldr	r3, [pc, #116]	; (8003fe8 <__aeabi_dadd+0x674>)
 8003f74:	2601      	movs	r6, #1
 8003f76:	401f      	ands	r7, r3
 8003f78:	e621      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003f7a:	0004      	movs	r4, r0
 8003f7c:	3a20      	subs	r2, #32
 8003f7e:	40d4      	lsrs	r4, r2
 8003f80:	4662      	mov	r2, ip
 8003f82:	2a20      	cmp	r2, #32
 8003f84:	d004      	beq.n	8003f90 <__aeabi_dadd+0x61c>
 8003f86:	2240      	movs	r2, #64	; 0x40
 8003f88:	4666      	mov	r6, ip
 8003f8a:	1b92      	subs	r2, r2, r6
 8003f8c:	4090      	lsls	r0, r2
 8003f8e:	4303      	orrs	r3, r0
 8003f90:	1e5a      	subs	r2, r3, #1
 8003f92:	4193      	sbcs	r3, r2
 8003f94:	431c      	orrs	r4, r3
 8003f96:	e67e      	b.n	8003c96 <__aeabi_dadd+0x322>
 8003f98:	185c      	adds	r4, r3, r1
 8003f9a:	428c      	cmp	r4, r1
 8003f9c:	4189      	sbcs	r1, r1
 8003f9e:	4440      	add	r0, r8
 8003fa0:	4249      	negs	r1, r1
 8003fa2:	1847      	adds	r7, r0, r1
 8003fa4:	e6dd      	b.n	8003d62 <__aeabi_dadd+0x3ee>
 8003fa6:	0023      	movs	r3, r4
 8003fa8:	433b      	orrs	r3, r7
 8003faa:	d100      	bne.n	8003fae <__aeabi_dadd+0x63a>
 8003fac:	e6ad      	b.n	8003d0a <__aeabi_dadd+0x396>
 8003fae:	e606      	b.n	8003bbe <__aeabi_dadd+0x24a>
 8003fb0:	0744      	lsls	r4, r0, #29
 8003fb2:	4323      	orrs	r3, r4
 8003fb4:	2480      	movs	r4, #128	; 0x80
 8003fb6:	08c0      	lsrs	r0, r0, #3
 8003fb8:	0324      	lsls	r4, r4, #12
 8003fba:	4220      	tst	r0, r4
 8003fbc:	d008      	beq.n	8003fd0 <__aeabi_dadd+0x65c>
 8003fbe:	4642      	mov	r2, r8
 8003fc0:	08d6      	lsrs	r6, r2, #3
 8003fc2:	4226      	tst	r6, r4
 8003fc4:	d104      	bne.n	8003fd0 <__aeabi_dadd+0x65c>
 8003fc6:	4655      	mov	r5, sl
 8003fc8:	0030      	movs	r0, r6
 8003fca:	08cb      	lsrs	r3, r1, #3
 8003fcc:	0751      	lsls	r1, r2, #29
 8003fce:	430b      	orrs	r3, r1
 8003fd0:	0f5a      	lsrs	r2, r3, #29
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	08db      	lsrs	r3, r3, #3
 8003fd6:	0752      	lsls	r2, r2, #29
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	e619      	b.n	8003c10 <__aeabi_dadd+0x29c>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	4a01      	ldr	r2, [pc, #4]	; (8003fe4 <__aeabi_dadd+0x670>)
 8003fe0:	001f      	movs	r7, r3
 8003fe2:	e55e      	b.n	8003aa2 <__aeabi_dadd+0x12e>
 8003fe4:	000007ff 	.word	0x000007ff
 8003fe8:	ff7fffff 	.word	0xff7fffff

08003fec <__aeabi_ddiv>:
 8003fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fee:	4657      	mov	r7, sl
 8003ff0:	464e      	mov	r6, r9
 8003ff2:	4645      	mov	r5, r8
 8003ff4:	46de      	mov	lr, fp
 8003ff6:	b5e0      	push	{r5, r6, r7, lr}
 8003ff8:	4681      	mov	r9, r0
 8003ffa:	0005      	movs	r5, r0
 8003ffc:	030c      	lsls	r4, r1, #12
 8003ffe:	0048      	lsls	r0, r1, #1
 8004000:	4692      	mov	sl, r2
 8004002:	001f      	movs	r7, r3
 8004004:	b085      	sub	sp, #20
 8004006:	0b24      	lsrs	r4, r4, #12
 8004008:	0d40      	lsrs	r0, r0, #21
 800400a:	0fce      	lsrs	r6, r1, #31
 800400c:	2800      	cmp	r0, #0
 800400e:	d100      	bne.n	8004012 <__aeabi_ddiv+0x26>
 8004010:	e156      	b.n	80042c0 <__aeabi_ddiv+0x2d4>
 8004012:	4bd4      	ldr	r3, [pc, #848]	; (8004364 <__aeabi_ddiv+0x378>)
 8004014:	4298      	cmp	r0, r3
 8004016:	d100      	bne.n	800401a <__aeabi_ddiv+0x2e>
 8004018:	e172      	b.n	8004300 <__aeabi_ddiv+0x314>
 800401a:	0f6b      	lsrs	r3, r5, #29
 800401c:	00e4      	lsls	r4, r4, #3
 800401e:	431c      	orrs	r4, r3
 8004020:	2380      	movs	r3, #128	; 0x80
 8004022:	041b      	lsls	r3, r3, #16
 8004024:	4323      	orrs	r3, r4
 8004026:	4698      	mov	r8, r3
 8004028:	4bcf      	ldr	r3, [pc, #828]	; (8004368 <__aeabi_ddiv+0x37c>)
 800402a:	00ed      	lsls	r5, r5, #3
 800402c:	469b      	mov	fp, r3
 800402e:	2300      	movs	r3, #0
 8004030:	4699      	mov	r9, r3
 8004032:	4483      	add	fp, r0
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	033c      	lsls	r4, r7, #12
 8004038:	007b      	lsls	r3, r7, #1
 800403a:	4650      	mov	r0, sl
 800403c:	0b24      	lsrs	r4, r4, #12
 800403e:	0d5b      	lsrs	r3, r3, #21
 8004040:	0fff      	lsrs	r7, r7, #31
 8004042:	2b00      	cmp	r3, #0
 8004044:	d100      	bne.n	8004048 <__aeabi_ddiv+0x5c>
 8004046:	e11f      	b.n	8004288 <__aeabi_ddiv+0x29c>
 8004048:	4ac6      	ldr	r2, [pc, #792]	; (8004364 <__aeabi_ddiv+0x378>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d100      	bne.n	8004050 <__aeabi_ddiv+0x64>
 800404e:	e162      	b.n	8004316 <__aeabi_ddiv+0x32a>
 8004050:	49c5      	ldr	r1, [pc, #788]	; (8004368 <__aeabi_ddiv+0x37c>)
 8004052:	0f42      	lsrs	r2, r0, #29
 8004054:	468c      	mov	ip, r1
 8004056:	00e4      	lsls	r4, r4, #3
 8004058:	4659      	mov	r1, fp
 800405a:	4314      	orrs	r4, r2
 800405c:	2280      	movs	r2, #128	; 0x80
 800405e:	4463      	add	r3, ip
 8004060:	0412      	lsls	r2, r2, #16
 8004062:	1acb      	subs	r3, r1, r3
 8004064:	4314      	orrs	r4, r2
 8004066:	469b      	mov	fp, r3
 8004068:	00c2      	lsls	r2, r0, #3
 800406a:	2000      	movs	r0, #0
 800406c:	0033      	movs	r3, r6
 800406e:	407b      	eors	r3, r7
 8004070:	469a      	mov	sl, r3
 8004072:	464b      	mov	r3, r9
 8004074:	2b0f      	cmp	r3, #15
 8004076:	d827      	bhi.n	80040c8 <__aeabi_ddiv+0xdc>
 8004078:	49bc      	ldr	r1, [pc, #752]	; (800436c <__aeabi_ddiv+0x380>)
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	58cb      	ldr	r3, [r1, r3]
 800407e:	469f      	mov	pc, r3
 8004080:	46b2      	mov	sl, r6
 8004082:	9b00      	ldr	r3, [sp, #0]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d016      	beq.n	80040b6 <__aeabi_ddiv+0xca>
 8004088:	2b03      	cmp	r3, #3
 800408a:	d100      	bne.n	800408e <__aeabi_ddiv+0xa2>
 800408c:	e28e      	b.n	80045ac <__aeabi_ddiv+0x5c0>
 800408e:	2b01      	cmp	r3, #1
 8004090:	d000      	beq.n	8004094 <__aeabi_ddiv+0xa8>
 8004092:	e0d9      	b.n	8004248 <__aeabi_ddiv+0x25c>
 8004094:	2300      	movs	r3, #0
 8004096:	2400      	movs	r4, #0
 8004098:	2500      	movs	r5, #0
 800409a:	4652      	mov	r2, sl
 800409c:	051b      	lsls	r3, r3, #20
 800409e:	4323      	orrs	r3, r4
 80040a0:	07d2      	lsls	r2, r2, #31
 80040a2:	4313      	orrs	r3, r2
 80040a4:	0028      	movs	r0, r5
 80040a6:	0019      	movs	r1, r3
 80040a8:	b005      	add	sp, #20
 80040aa:	bcf0      	pop	{r4, r5, r6, r7}
 80040ac:	46bb      	mov	fp, r7
 80040ae:	46b2      	mov	sl, r6
 80040b0:	46a9      	mov	r9, r5
 80040b2:	46a0      	mov	r8, r4
 80040b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040b6:	2400      	movs	r4, #0
 80040b8:	2500      	movs	r5, #0
 80040ba:	4baa      	ldr	r3, [pc, #680]	; (8004364 <__aeabi_ddiv+0x378>)
 80040bc:	e7ed      	b.n	800409a <__aeabi_ddiv+0xae>
 80040be:	46ba      	mov	sl, r7
 80040c0:	46a0      	mov	r8, r4
 80040c2:	0015      	movs	r5, r2
 80040c4:	9000      	str	r0, [sp, #0]
 80040c6:	e7dc      	b.n	8004082 <__aeabi_ddiv+0x96>
 80040c8:	4544      	cmp	r4, r8
 80040ca:	d200      	bcs.n	80040ce <__aeabi_ddiv+0xe2>
 80040cc:	e1c7      	b.n	800445e <__aeabi_ddiv+0x472>
 80040ce:	d100      	bne.n	80040d2 <__aeabi_ddiv+0xe6>
 80040d0:	e1c2      	b.n	8004458 <__aeabi_ddiv+0x46c>
 80040d2:	2301      	movs	r3, #1
 80040d4:	425b      	negs	r3, r3
 80040d6:	469c      	mov	ip, r3
 80040d8:	002e      	movs	r6, r5
 80040da:	4640      	mov	r0, r8
 80040dc:	2500      	movs	r5, #0
 80040de:	44e3      	add	fp, ip
 80040e0:	0223      	lsls	r3, r4, #8
 80040e2:	0e14      	lsrs	r4, r2, #24
 80040e4:	431c      	orrs	r4, r3
 80040e6:	0c1b      	lsrs	r3, r3, #16
 80040e8:	4699      	mov	r9, r3
 80040ea:	0423      	lsls	r3, r4, #16
 80040ec:	0c1f      	lsrs	r7, r3, #16
 80040ee:	0212      	lsls	r2, r2, #8
 80040f0:	4649      	mov	r1, r9
 80040f2:	9200      	str	r2, [sp, #0]
 80040f4:	9701      	str	r7, [sp, #4]
 80040f6:	f7fe fc9f 	bl	8002a38 <__aeabi_uidivmod>
 80040fa:	0002      	movs	r2, r0
 80040fc:	437a      	muls	r2, r7
 80040fe:	040b      	lsls	r3, r1, #16
 8004100:	0c31      	lsrs	r1, r6, #16
 8004102:	4680      	mov	r8, r0
 8004104:	4319      	orrs	r1, r3
 8004106:	428a      	cmp	r2, r1
 8004108:	d907      	bls.n	800411a <__aeabi_ddiv+0x12e>
 800410a:	2301      	movs	r3, #1
 800410c:	425b      	negs	r3, r3
 800410e:	469c      	mov	ip, r3
 8004110:	1909      	adds	r1, r1, r4
 8004112:	44e0      	add	r8, ip
 8004114:	428c      	cmp	r4, r1
 8004116:	d800      	bhi.n	800411a <__aeabi_ddiv+0x12e>
 8004118:	e207      	b.n	800452a <__aeabi_ddiv+0x53e>
 800411a:	1a88      	subs	r0, r1, r2
 800411c:	4649      	mov	r1, r9
 800411e:	f7fe fc8b 	bl	8002a38 <__aeabi_uidivmod>
 8004122:	0409      	lsls	r1, r1, #16
 8004124:	468c      	mov	ip, r1
 8004126:	0431      	lsls	r1, r6, #16
 8004128:	4666      	mov	r6, ip
 800412a:	9a01      	ldr	r2, [sp, #4]
 800412c:	0c09      	lsrs	r1, r1, #16
 800412e:	4342      	muls	r2, r0
 8004130:	0003      	movs	r3, r0
 8004132:	4331      	orrs	r1, r6
 8004134:	428a      	cmp	r2, r1
 8004136:	d904      	bls.n	8004142 <__aeabi_ddiv+0x156>
 8004138:	1909      	adds	r1, r1, r4
 800413a:	3b01      	subs	r3, #1
 800413c:	428c      	cmp	r4, r1
 800413e:	d800      	bhi.n	8004142 <__aeabi_ddiv+0x156>
 8004140:	e1ed      	b.n	800451e <__aeabi_ddiv+0x532>
 8004142:	1a88      	subs	r0, r1, r2
 8004144:	4642      	mov	r2, r8
 8004146:	0412      	lsls	r2, r2, #16
 8004148:	431a      	orrs	r2, r3
 800414a:	4690      	mov	r8, r2
 800414c:	4641      	mov	r1, r8
 800414e:	9b00      	ldr	r3, [sp, #0]
 8004150:	040e      	lsls	r6, r1, #16
 8004152:	0c1b      	lsrs	r3, r3, #16
 8004154:	001f      	movs	r7, r3
 8004156:	9302      	str	r3, [sp, #8]
 8004158:	9b00      	ldr	r3, [sp, #0]
 800415a:	0c36      	lsrs	r6, r6, #16
 800415c:	041b      	lsls	r3, r3, #16
 800415e:	0c19      	lsrs	r1, r3, #16
 8004160:	000b      	movs	r3, r1
 8004162:	4373      	muls	r3, r6
 8004164:	0c12      	lsrs	r2, r2, #16
 8004166:	437e      	muls	r6, r7
 8004168:	9103      	str	r1, [sp, #12]
 800416a:	4351      	muls	r1, r2
 800416c:	437a      	muls	r2, r7
 800416e:	0c1f      	lsrs	r7, r3, #16
 8004170:	46bc      	mov	ip, r7
 8004172:	1876      	adds	r6, r6, r1
 8004174:	4466      	add	r6, ip
 8004176:	42b1      	cmp	r1, r6
 8004178:	d903      	bls.n	8004182 <__aeabi_ddiv+0x196>
 800417a:	2180      	movs	r1, #128	; 0x80
 800417c:	0249      	lsls	r1, r1, #9
 800417e:	468c      	mov	ip, r1
 8004180:	4462      	add	r2, ip
 8004182:	0c31      	lsrs	r1, r6, #16
 8004184:	188a      	adds	r2, r1, r2
 8004186:	0431      	lsls	r1, r6, #16
 8004188:	041e      	lsls	r6, r3, #16
 800418a:	0c36      	lsrs	r6, r6, #16
 800418c:	198e      	adds	r6, r1, r6
 800418e:	4290      	cmp	r0, r2
 8004190:	d302      	bcc.n	8004198 <__aeabi_ddiv+0x1ac>
 8004192:	d112      	bne.n	80041ba <__aeabi_ddiv+0x1ce>
 8004194:	42b5      	cmp	r5, r6
 8004196:	d210      	bcs.n	80041ba <__aeabi_ddiv+0x1ce>
 8004198:	4643      	mov	r3, r8
 800419a:	1e59      	subs	r1, r3, #1
 800419c:	9b00      	ldr	r3, [sp, #0]
 800419e:	469c      	mov	ip, r3
 80041a0:	4465      	add	r5, ip
 80041a2:	001f      	movs	r7, r3
 80041a4:	429d      	cmp	r5, r3
 80041a6:	419b      	sbcs	r3, r3
 80041a8:	425b      	negs	r3, r3
 80041aa:	191b      	adds	r3, r3, r4
 80041ac:	18c0      	adds	r0, r0, r3
 80041ae:	4284      	cmp	r4, r0
 80041b0:	d200      	bcs.n	80041b4 <__aeabi_ddiv+0x1c8>
 80041b2:	e1a0      	b.n	80044f6 <__aeabi_ddiv+0x50a>
 80041b4:	d100      	bne.n	80041b8 <__aeabi_ddiv+0x1cc>
 80041b6:	e19b      	b.n	80044f0 <__aeabi_ddiv+0x504>
 80041b8:	4688      	mov	r8, r1
 80041ba:	1bae      	subs	r6, r5, r6
 80041bc:	42b5      	cmp	r5, r6
 80041be:	41ad      	sbcs	r5, r5
 80041c0:	1a80      	subs	r0, r0, r2
 80041c2:	426d      	negs	r5, r5
 80041c4:	1b40      	subs	r0, r0, r5
 80041c6:	4284      	cmp	r4, r0
 80041c8:	d100      	bne.n	80041cc <__aeabi_ddiv+0x1e0>
 80041ca:	e1d5      	b.n	8004578 <__aeabi_ddiv+0x58c>
 80041cc:	4649      	mov	r1, r9
 80041ce:	f7fe fc33 	bl	8002a38 <__aeabi_uidivmod>
 80041d2:	9a01      	ldr	r2, [sp, #4]
 80041d4:	040b      	lsls	r3, r1, #16
 80041d6:	4342      	muls	r2, r0
 80041d8:	0c31      	lsrs	r1, r6, #16
 80041da:	0005      	movs	r5, r0
 80041dc:	4319      	orrs	r1, r3
 80041de:	428a      	cmp	r2, r1
 80041e0:	d900      	bls.n	80041e4 <__aeabi_ddiv+0x1f8>
 80041e2:	e16c      	b.n	80044be <__aeabi_ddiv+0x4d2>
 80041e4:	1a88      	subs	r0, r1, r2
 80041e6:	4649      	mov	r1, r9
 80041e8:	f7fe fc26 	bl	8002a38 <__aeabi_uidivmod>
 80041ec:	9a01      	ldr	r2, [sp, #4]
 80041ee:	0436      	lsls	r6, r6, #16
 80041f0:	4342      	muls	r2, r0
 80041f2:	0409      	lsls	r1, r1, #16
 80041f4:	0c36      	lsrs	r6, r6, #16
 80041f6:	0003      	movs	r3, r0
 80041f8:	430e      	orrs	r6, r1
 80041fa:	42b2      	cmp	r2, r6
 80041fc:	d900      	bls.n	8004200 <__aeabi_ddiv+0x214>
 80041fe:	e153      	b.n	80044a8 <__aeabi_ddiv+0x4bc>
 8004200:	9803      	ldr	r0, [sp, #12]
 8004202:	1ab6      	subs	r6, r6, r2
 8004204:	0002      	movs	r2, r0
 8004206:	042d      	lsls	r5, r5, #16
 8004208:	431d      	orrs	r5, r3
 800420a:	9f02      	ldr	r7, [sp, #8]
 800420c:	042b      	lsls	r3, r5, #16
 800420e:	0c1b      	lsrs	r3, r3, #16
 8004210:	435a      	muls	r2, r3
 8004212:	437b      	muls	r3, r7
 8004214:	469c      	mov	ip, r3
 8004216:	0c29      	lsrs	r1, r5, #16
 8004218:	4348      	muls	r0, r1
 800421a:	0c13      	lsrs	r3, r2, #16
 800421c:	4484      	add	ip, r0
 800421e:	4463      	add	r3, ip
 8004220:	4379      	muls	r1, r7
 8004222:	4298      	cmp	r0, r3
 8004224:	d903      	bls.n	800422e <__aeabi_ddiv+0x242>
 8004226:	2080      	movs	r0, #128	; 0x80
 8004228:	0240      	lsls	r0, r0, #9
 800422a:	4684      	mov	ip, r0
 800422c:	4461      	add	r1, ip
 800422e:	0c18      	lsrs	r0, r3, #16
 8004230:	0412      	lsls	r2, r2, #16
 8004232:	041b      	lsls	r3, r3, #16
 8004234:	0c12      	lsrs	r2, r2, #16
 8004236:	1841      	adds	r1, r0, r1
 8004238:	189b      	adds	r3, r3, r2
 800423a:	428e      	cmp	r6, r1
 800423c:	d200      	bcs.n	8004240 <__aeabi_ddiv+0x254>
 800423e:	e0ff      	b.n	8004440 <__aeabi_ddiv+0x454>
 8004240:	d100      	bne.n	8004244 <__aeabi_ddiv+0x258>
 8004242:	e0fa      	b.n	800443a <__aeabi_ddiv+0x44e>
 8004244:	2301      	movs	r3, #1
 8004246:	431d      	orrs	r5, r3
 8004248:	4a49      	ldr	r2, [pc, #292]	; (8004370 <__aeabi_ddiv+0x384>)
 800424a:	445a      	add	r2, fp
 800424c:	2a00      	cmp	r2, #0
 800424e:	dc00      	bgt.n	8004252 <__aeabi_ddiv+0x266>
 8004250:	e0aa      	b.n	80043a8 <__aeabi_ddiv+0x3bc>
 8004252:	076b      	lsls	r3, r5, #29
 8004254:	d000      	beq.n	8004258 <__aeabi_ddiv+0x26c>
 8004256:	e13d      	b.n	80044d4 <__aeabi_ddiv+0x4e8>
 8004258:	08ed      	lsrs	r5, r5, #3
 800425a:	4643      	mov	r3, r8
 800425c:	01db      	lsls	r3, r3, #7
 800425e:	d506      	bpl.n	800426e <__aeabi_ddiv+0x282>
 8004260:	4642      	mov	r2, r8
 8004262:	4b44      	ldr	r3, [pc, #272]	; (8004374 <__aeabi_ddiv+0x388>)
 8004264:	401a      	ands	r2, r3
 8004266:	4690      	mov	r8, r2
 8004268:	2280      	movs	r2, #128	; 0x80
 800426a:	00d2      	lsls	r2, r2, #3
 800426c:	445a      	add	r2, fp
 800426e:	4b42      	ldr	r3, [pc, #264]	; (8004378 <__aeabi_ddiv+0x38c>)
 8004270:	429a      	cmp	r2, r3
 8004272:	dd00      	ble.n	8004276 <__aeabi_ddiv+0x28a>
 8004274:	e71f      	b.n	80040b6 <__aeabi_ddiv+0xca>
 8004276:	4643      	mov	r3, r8
 8004278:	075b      	lsls	r3, r3, #29
 800427a:	431d      	orrs	r5, r3
 800427c:	4643      	mov	r3, r8
 800427e:	0552      	lsls	r2, r2, #21
 8004280:	025c      	lsls	r4, r3, #9
 8004282:	0b24      	lsrs	r4, r4, #12
 8004284:	0d53      	lsrs	r3, r2, #21
 8004286:	e708      	b.n	800409a <__aeabi_ddiv+0xae>
 8004288:	4652      	mov	r2, sl
 800428a:	4322      	orrs	r2, r4
 800428c:	d100      	bne.n	8004290 <__aeabi_ddiv+0x2a4>
 800428e:	e07b      	b.n	8004388 <__aeabi_ddiv+0x39c>
 8004290:	2c00      	cmp	r4, #0
 8004292:	d100      	bne.n	8004296 <__aeabi_ddiv+0x2aa>
 8004294:	e0fa      	b.n	800448c <__aeabi_ddiv+0x4a0>
 8004296:	0020      	movs	r0, r4
 8004298:	f001 fa5c 	bl	8005754 <__clzsi2>
 800429c:	0002      	movs	r2, r0
 800429e:	3a0b      	subs	r2, #11
 80042a0:	231d      	movs	r3, #29
 80042a2:	0001      	movs	r1, r0
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	4652      	mov	r2, sl
 80042a8:	3908      	subs	r1, #8
 80042aa:	40da      	lsrs	r2, r3
 80042ac:	408c      	lsls	r4, r1
 80042ae:	4314      	orrs	r4, r2
 80042b0:	4652      	mov	r2, sl
 80042b2:	408a      	lsls	r2, r1
 80042b4:	4b31      	ldr	r3, [pc, #196]	; (800437c <__aeabi_ddiv+0x390>)
 80042b6:	4458      	add	r0, fp
 80042b8:	469b      	mov	fp, r3
 80042ba:	4483      	add	fp, r0
 80042bc:	2000      	movs	r0, #0
 80042be:	e6d5      	b.n	800406c <__aeabi_ddiv+0x80>
 80042c0:	464b      	mov	r3, r9
 80042c2:	4323      	orrs	r3, r4
 80042c4:	4698      	mov	r8, r3
 80042c6:	d044      	beq.n	8004352 <__aeabi_ddiv+0x366>
 80042c8:	2c00      	cmp	r4, #0
 80042ca:	d100      	bne.n	80042ce <__aeabi_ddiv+0x2e2>
 80042cc:	e0ce      	b.n	800446c <__aeabi_ddiv+0x480>
 80042ce:	0020      	movs	r0, r4
 80042d0:	f001 fa40 	bl	8005754 <__clzsi2>
 80042d4:	0001      	movs	r1, r0
 80042d6:	0002      	movs	r2, r0
 80042d8:	390b      	subs	r1, #11
 80042da:	231d      	movs	r3, #29
 80042dc:	1a5b      	subs	r3, r3, r1
 80042de:	4649      	mov	r1, r9
 80042e0:	0010      	movs	r0, r2
 80042e2:	40d9      	lsrs	r1, r3
 80042e4:	3808      	subs	r0, #8
 80042e6:	4084      	lsls	r4, r0
 80042e8:	000b      	movs	r3, r1
 80042ea:	464d      	mov	r5, r9
 80042ec:	4323      	orrs	r3, r4
 80042ee:	4698      	mov	r8, r3
 80042f0:	4085      	lsls	r5, r0
 80042f2:	4823      	ldr	r0, [pc, #140]	; (8004380 <__aeabi_ddiv+0x394>)
 80042f4:	1a83      	subs	r3, r0, r2
 80042f6:	469b      	mov	fp, r3
 80042f8:	2300      	movs	r3, #0
 80042fa:	4699      	mov	r9, r3
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	e69a      	b.n	8004036 <__aeabi_ddiv+0x4a>
 8004300:	464b      	mov	r3, r9
 8004302:	4323      	orrs	r3, r4
 8004304:	4698      	mov	r8, r3
 8004306:	d11d      	bne.n	8004344 <__aeabi_ddiv+0x358>
 8004308:	2308      	movs	r3, #8
 800430a:	4699      	mov	r9, r3
 800430c:	3b06      	subs	r3, #6
 800430e:	2500      	movs	r5, #0
 8004310:	4683      	mov	fp, r0
 8004312:	9300      	str	r3, [sp, #0]
 8004314:	e68f      	b.n	8004036 <__aeabi_ddiv+0x4a>
 8004316:	4652      	mov	r2, sl
 8004318:	4322      	orrs	r2, r4
 800431a:	d109      	bne.n	8004330 <__aeabi_ddiv+0x344>
 800431c:	2302      	movs	r3, #2
 800431e:	4649      	mov	r1, r9
 8004320:	4319      	orrs	r1, r3
 8004322:	4b18      	ldr	r3, [pc, #96]	; (8004384 <__aeabi_ddiv+0x398>)
 8004324:	4689      	mov	r9, r1
 8004326:	469c      	mov	ip, r3
 8004328:	2400      	movs	r4, #0
 800432a:	2002      	movs	r0, #2
 800432c:	44e3      	add	fp, ip
 800432e:	e69d      	b.n	800406c <__aeabi_ddiv+0x80>
 8004330:	2303      	movs	r3, #3
 8004332:	464a      	mov	r2, r9
 8004334:	431a      	orrs	r2, r3
 8004336:	4b13      	ldr	r3, [pc, #76]	; (8004384 <__aeabi_ddiv+0x398>)
 8004338:	4691      	mov	r9, r2
 800433a:	469c      	mov	ip, r3
 800433c:	4652      	mov	r2, sl
 800433e:	2003      	movs	r0, #3
 8004340:	44e3      	add	fp, ip
 8004342:	e693      	b.n	800406c <__aeabi_ddiv+0x80>
 8004344:	230c      	movs	r3, #12
 8004346:	4699      	mov	r9, r3
 8004348:	3b09      	subs	r3, #9
 800434a:	46a0      	mov	r8, r4
 800434c:	4683      	mov	fp, r0
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	e671      	b.n	8004036 <__aeabi_ddiv+0x4a>
 8004352:	2304      	movs	r3, #4
 8004354:	4699      	mov	r9, r3
 8004356:	2300      	movs	r3, #0
 8004358:	469b      	mov	fp, r3
 800435a:	3301      	adds	r3, #1
 800435c:	2500      	movs	r5, #0
 800435e:	9300      	str	r3, [sp, #0]
 8004360:	e669      	b.n	8004036 <__aeabi_ddiv+0x4a>
 8004362:	46c0      	nop			; (mov r8, r8)
 8004364:	000007ff 	.word	0x000007ff
 8004368:	fffffc01 	.word	0xfffffc01
 800436c:	0800d368 	.word	0x0800d368
 8004370:	000003ff 	.word	0x000003ff
 8004374:	feffffff 	.word	0xfeffffff
 8004378:	000007fe 	.word	0x000007fe
 800437c:	000003f3 	.word	0x000003f3
 8004380:	fffffc0d 	.word	0xfffffc0d
 8004384:	fffff801 	.word	0xfffff801
 8004388:	4649      	mov	r1, r9
 800438a:	2301      	movs	r3, #1
 800438c:	4319      	orrs	r1, r3
 800438e:	4689      	mov	r9, r1
 8004390:	2400      	movs	r4, #0
 8004392:	2001      	movs	r0, #1
 8004394:	e66a      	b.n	800406c <__aeabi_ddiv+0x80>
 8004396:	2300      	movs	r3, #0
 8004398:	2480      	movs	r4, #128	; 0x80
 800439a:	469a      	mov	sl, r3
 800439c:	2500      	movs	r5, #0
 800439e:	4b8a      	ldr	r3, [pc, #552]	; (80045c8 <__aeabi_ddiv+0x5dc>)
 80043a0:	0324      	lsls	r4, r4, #12
 80043a2:	e67a      	b.n	800409a <__aeabi_ddiv+0xae>
 80043a4:	2501      	movs	r5, #1
 80043a6:	426d      	negs	r5, r5
 80043a8:	2301      	movs	r3, #1
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	2b38      	cmp	r3, #56	; 0x38
 80043ae:	dd00      	ble.n	80043b2 <__aeabi_ddiv+0x3c6>
 80043b0:	e670      	b.n	8004094 <__aeabi_ddiv+0xa8>
 80043b2:	2b1f      	cmp	r3, #31
 80043b4:	dc00      	bgt.n	80043b8 <__aeabi_ddiv+0x3cc>
 80043b6:	e0bf      	b.n	8004538 <__aeabi_ddiv+0x54c>
 80043b8:	211f      	movs	r1, #31
 80043ba:	4249      	negs	r1, r1
 80043bc:	1a8a      	subs	r2, r1, r2
 80043be:	4641      	mov	r1, r8
 80043c0:	40d1      	lsrs	r1, r2
 80043c2:	000a      	movs	r2, r1
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d004      	beq.n	80043d2 <__aeabi_ddiv+0x3e6>
 80043c8:	4641      	mov	r1, r8
 80043ca:	4b80      	ldr	r3, [pc, #512]	; (80045cc <__aeabi_ddiv+0x5e0>)
 80043cc:	445b      	add	r3, fp
 80043ce:	4099      	lsls	r1, r3
 80043d0:	430d      	orrs	r5, r1
 80043d2:	1e6b      	subs	r3, r5, #1
 80043d4:	419d      	sbcs	r5, r3
 80043d6:	2307      	movs	r3, #7
 80043d8:	432a      	orrs	r2, r5
 80043da:	001d      	movs	r5, r3
 80043dc:	2400      	movs	r4, #0
 80043de:	4015      	ands	r5, r2
 80043e0:	4213      	tst	r3, r2
 80043e2:	d100      	bne.n	80043e6 <__aeabi_ddiv+0x3fa>
 80043e4:	e0d4      	b.n	8004590 <__aeabi_ddiv+0x5a4>
 80043e6:	210f      	movs	r1, #15
 80043e8:	2300      	movs	r3, #0
 80043ea:	4011      	ands	r1, r2
 80043ec:	2904      	cmp	r1, #4
 80043ee:	d100      	bne.n	80043f2 <__aeabi_ddiv+0x406>
 80043f0:	e0cb      	b.n	800458a <__aeabi_ddiv+0x59e>
 80043f2:	1d11      	adds	r1, r2, #4
 80043f4:	4291      	cmp	r1, r2
 80043f6:	4192      	sbcs	r2, r2
 80043f8:	4252      	negs	r2, r2
 80043fa:	189b      	adds	r3, r3, r2
 80043fc:	000a      	movs	r2, r1
 80043fe:	0219      	lsls	r1, r3, #8
 8004400:	d400      	bmi.n	8004404 <__aeabi_ddiv+0x418>
 8004402:	e0c2      	b.n	800458a <__aeabi_ddiv+0x59e>
 8004404:	2301      	movs	r3, #1
 8004406:	2400      	movs	r4, #0
 8004408:	2500      	movs	r5, #0
 800440a:	e646      	b.n	800409a <__aeabi_ddiv+0xae>
 800440c:	2380      	movs	r3, #128	; 0x80
 800440e:	4641      	mov	r1, r8
 8004410:	031b      	lsls	r3, r3, #12
 8004412:	4219      	tst	r1, r3
 8004414:	d008      	beq.n	8004428 <__aeabi_ddiv+0x43c>
 8004416:	421c      	tst	r4, r3
 8004418:	d106      	bne.n	8004428 <__aeabi_ddiv+0x43c>
 800441a:	431c      	orrs	r4, r3
 800441c:	0324      	lsls	r4, r4, #12
 800441e:	46ba      	mov	sl, r7
 8004420:	0015      	movs	r5, r2
 8004422:	4b69      	ldr	r3, [pc, #420]	; (80045c8 <__aeabi_ddiv+0x5dc>)
 8004424:	0b24      	lsrs	r4, r4, #12
 8004426:	e638      	b.n	800409a <__aeabi_ddiv+0xae>
 8004428:	2480      	movs	r4, #128	; 0x80
 800442a:	4643      	mov	r3, r8
 800442c:	0324      	lsls	r4, r4, #12
 800442e:	431c      	orrs	r4, r3
 8004430:	0324      	lsls	r4, r4, #12
 8004432:	46b2      	mov	sl, r6
 8004434:	4b64      	ldr	r3, [pc, #400]	; (80045c8 <__aeabi_ddiv+0x5dc>)
 8004436:	0b24      	lsrs	r4, r4, #12
 8004438:	e62f      	b.n	800409a <__aeabi_ddiv+0xae>
 800443a:	2b00      	cmp	r3, #0
 800443c:	d100      	bne.n	8004440 <__aeabi_ddiv+0x454>
 800443e:	e703      	b.n	8004248 <__aeabi_ddiv+0x25c>
 8004440:	19a6      	adds	r6, r4, r6
 8004442:	1e68      	subs	r0, r5, #1
 8004444:	42a6      	cmp	r6, r4
 8004446:	d200      	bcs.n	800444a <__aeabi_ddiv+0x45e>
 8004448:	e08d      	b.n	8004566 <__aeabi_ddiv+0x57a>
 800444a:	428e      	cmp	r6, r1
 800444c:	d200      	bcs.n	8004450 <__aeabi_ddiv+0x464>
 800444e:	e0a3      	b.n	8004598 <__aeabi_ddiv+0x5ac>
 8004450:	d100      	bne.n	8004454 <__aeabi_ddiv+0x468>
 8004452:	e0b3      	b.n	80045bc <__aeabi_ddiv+0x5d0>
 8004454:	0005      	movs	r5, r0
 8004456:	e6f5      	b.n	8004244 <__aeabi_ddiv+0x258>
 8004458:	42aa      	cmp	r2, r5
 800445a:	d900      	bls.n	800445e <__aeabi_ddiv+0x472>
 800445c:	e639      	b.n	80040d2 <__aeabi_ddiv+0xe6>
 800445e:	4643      	mov	r3, r8
 8004460:	07de      	lsls	r6, r3, #31
 8004462:	0858      	lsrs	r0, r3, #1
 8004464:	086b      	lsrs	r3, r5, #1
 8004466:	431e      	orrs	r6, r3
 8004468:	07ed      	lsls	r5, r5, #31
 800446a:	e639      	b.n	80040e0 <__aeabi_ddiv+0xf4>
 800446c:	4648      	mov	r0, r9
 800446e:	f001 f971 	bl	8005754 <__clzsi2>
 8004472:	0001      	movs	r1, r0
 8004474:	0002      	movs	r2, r0
 8004476:	3115      	adds	r1, #21
 8004478:	3220      	adds	r2, #32
 800447a:	291c      	cmp	r1, #28
 800447c:	dc00      	bgt.n	8004480 <__aeabi_ddiv+0x494>
 800447e:	e72c      	b.n	80042da <__aeabi_ddiv+0x2ee>
 8004480:	464b      	mov	r3, r9
 8004482:	3808      	subs	r0, #8
 8004484:	4083      	lsls	r3, r0
 8004486:	2500      	movs	r5, #0
 8004488:	4698      	mov	r8, r3
 800448a:	e732      	b.n	80042f2 <__aeabi_ddiv+0x306>
 800448c:	f001 f962 	bl	8005754 <__clzsi2>
 8004490:	0003      	movs	r3, r0
 8004492:	001a      	movs	r2, r3
 8004494:	3215      	adds	r2, #21
 8004496:	3020      	adds	r0, #32
 8004498:	2a1c      	cmp	r2, #28
 800449a:	dc00      	bgt.n	800449e <__aeabi_ddiv+0x4b2>
 800449c:	e700      	b.n	80042a0 <__aeabi_ddiv+0x2b4>
 800449e:	4654      	mov	r4, sl
 80044a0:	3b08      	subs	r3, #8
 80044a2:	2200      	movs	r2, #0
 80044a4:	409c      	lsls	r4, r3
 80044a6:	e705      	b.n	80042b4 <__aeabi_ddiv+0x2c8>
 80044a8:	1936      	adds	r6, r6, r4
 80044aa:	3b01      	subs	r3, #1
 80044ac:	42b4      	cmp	r4, r6
 80044ae:	d900      	bls.n	80044b2 <__aeabi_ddiv+0x4c6>
 80044b0:	e6a6      	b.n	8004200 <__aeabi_ddiv+0x214>
 80044b2:	42b2      	cmp	r2, r6
 80044b4:	d800      	bhi.n	80044b8 <__aeabi_ddiv+0x4cc>
 80044b6:	e6a3      	b.n	8004200 <__aeabi_ddiv+0x214>
 80044b8:	1e83      	subs	r3, r0, #2
 80044ba:	1936      	adds	r6, r6, r4
 80044bc:	e6a0      	b.n	8004200 <__aeabi_ddiv+0x214>
 80044be:	1909      	adds	r1, r1, r4
 80044c0:	3d01      	subs	r5, #1
 80044c2:	428c      	cmp	r4, r1
 80044c4:	d900      	bls.n	80044c8 <__aeabi_ddiv+0x4dc>
 80044c6:	e68d      	b.n	80041e4 <__aeabi_ddiv+0x1f8>
 80044c8:	428a      	cmp	r2, r1
 80044ca:	d800      	bhi.n	80044ce <__aeabi_ddiv+0x4e2>
 80044cc:	e68a      	b.n	80041e4 <__aeabi_ddiv+0x1f8>
 80044ce:	1e85      	subs	r5, r0, #2
 80044d0:	1909      	adds	r1, r1, r4
 80044d2:	e687      	b.n	80041e4 <__aeabi_ddiv+0x1f8>
 80044d4:	230f      	movs	r3, #15
 80044d6:	402b      	ands	r3, r5
 80044d8:	2b04      	cmp	r3, #4
 80044da:	d100      	bne.n	80044de <__aeabi_ddiv+0x4f2>
 80044dc:	e6bc      	b.n	8004258 <__aeabi_ddiv+0x26c>
 80044de:	2305      	movs	r3, #5
 80044e0:	425b      	negs	r3, r3
 80044e2:	42ab      	cmp	r3, r5
 80044e4:	419b      	sbcs	r3, r3
 80044e6:	3504      	adds	r5, #4
 80044e8:	425b      	negs	r3, r3
 80044ea:	08ed      	lsrs	r5, r5, #3
 80044ec:	4498      	add	r8, r3
 80044ee:	e6b4      	b.n	800425a <__aeabi_ddiv+0x26e>
 80044f0:	42af      	cmp	r7, r5
 80044f2:	d900      	bls.n	80044f6 <__aeabi_ddiv+0x50a>
 80044f4:	e660      	b.n	80041b8 <__aeabi_ddiv+0x1cc>
 80044f6:	4282      	cmp	r2, r0
 80044f8:	d804      	bhi.n	8004504 <__aeabi_ddiv+0x518>
 80044fa:	d000      	beq.n	80044fe <__aeabi_ddiv+0x512>
 80044fc:	e65c      	b.n	80041b8 <__aeabi_ddiv+0x1cc>
 80044fe:	42ae      	cmp	r6, r5
 8004500:	d800      	bhi.n	8004504 <__aeabi_ddiv+0x518>
 8004502:	e659      	b.n	80041b8 <__aeabi_ddiv+0x1cc>
 8004504:	2302      	movs	r3, #2
 8004506:	425b      	negs	r3, r3
 8004508:	469c      	mov	ip, r3
 800450a:	9b00      	ldr	r3, [sp, #0]
 800450c:	44e0      	add	r8, ip
 800450e:	469c      	mov	ip, r3
 8004510:	4465      	add	r5, ip
 8004512:	429d      	cmp	r5, r3
 8004514:	419b      	sbcs	r3, r3
 8004516:	425b      	negs	r3, r3
 8004518:	191b      	adds	r3, r3, r4
 800451a:	18c0      	adds	r0, r0, r3
 800451c:	e64d      	b.n	80041ba <__aeabi_ddiv+0x1ce>
 800451e:	428a      	cmp	r2, r1
 8004520:	d800      	bhi.n	8004524 <__aeabi_ddiv+0x538>
 8004522:	e60e      	b.n	8004142 <__aeabi_ddiv+0x156>
 8004524:	1e83      	subs	r3, r0, #2
 8004526:	1909      	adds	r1, r1, r4
 8004528:	e60b      	b.n	8004142 <__aeabi_ddiv+0x156>
 800452a:	428a      	cmp	r2, r1
 800452c:	d800      	bhi.n	8004530 <__aeabi_ddiv+0x544>
 800452e:	e5f4      	b.n	800411a <__aeabi_ddiv+0x12e>
 8004530:	1e83      	subs	r3, r0, #2
 8004532:	4698      	mov	r8, r3
 8004534:	1909      	adds	r1, r1, r4
 8004536:	e5f0      	b.n	800411a <__aeabi_ddiv+0x12e>
 8004538:	4925      	ldr	r1, [pc, #148]	; (80045d0 <__aeabi_ddiv+0x5e4>)
 800453a:	0028      	movs	r0, r5
 800453c:	4459      	add	r1, fp
 800453e:	408d      	lsls	r5, r1
 8004540:	4642      	mov	r2, r8
 8004542:	408a      	lsls	r2, r1
 8004544:	1e69      	subs	r1, r5, #1
 8004546:	418d      	sbcs	r5, r1
 8004548:	4641      	mov	r1, r8
 800454a:	40d8      	lsrs	r0, r3
 800454c:	40d9      	lsrs	r1, r3
 800454e:	4302      	orrs	r2, r0
 8004550:	432a      	orrs	r2, r5
 8004552:	000b      	movs	r3, r1
 8004554:	0751      	lsls	r1, r2, #29
 8004556:	d100      	bne.n	800455a <__aeabi_ddiv+0x56e>
 8004558:	e751      	b.n	80043fe <__aeabi_ddiv+0x412>
 800455a:	210f      	movs	r1, #15
 800455c:	4011      	ands	r1, r2
 800455e:	2904      	cmp	r1, #4
 8004560:	d000      	beq.n	8004564 <__aeabi_ddiv+0x578>
 8004562:	e746      	b.n	80043f2 <__aeabi_ddiv+0x406>
 8004564:	e74b      	b.n	80043fe <__aeabi_ddiv+0x412>
 8004566:	0005      	movs	r5, r0
 8004568:	428e      	cmp	r6, r1
 800456a:	d000      	beq.n	800456e <__aeabi_ddiv+0x582>
 800456c:	e66a      	b.n	8004244 <__aeabi_ddiv+0x258>
 800456e:	9a00      	ldr	r2, [sp, #0]
 8004570:	4293      	cmp	r3, r2
 8004572:	d000      	beq.n	8004576 <__aeabi_ddiv+0x58a>
 8004574:	e666      	b.n	8004244 <__aeabi_ddiv+0x258>
 8004576:	e667      	b.n	8004248 <__aeabi_ddiv+0x25c>
 8004578:	4a16      	ldr	r2, [pc, #88]	; (80045d4 <__aeabi_ddiv+0x5e8>)
 800457a:	445a      	add	r2, fp
 800457c:	2a00      	cmp	r2, #0
 800457e:	dc00      	bgt.n	8004582 <__aeabi_ddiv+0x596>
 8004580:	e710      	b.n	80043a4 <__aeabi_ddiv+0x3b8>
 8004582:	2301      	movs	r3, #1
 8004584:	2500      	movs	r5, #0
 8004586:	4498      	add	r8, r3
 8004588:	e667      	b.n	800425a <__aeabi_ddiv+0x26e>
 800458a:	075d      	lsls	r5, r3, #29
 800458c:	025b      	lsls	r3, r3, #9
 800458e:	0b1c      	lsrs	r4, r3, #12
 8004590:	08d2      	lsrs	r2, r2, #3
 8004592:	2300      	movs	r3, #0
 8004594:	4315      	orrs	r5, r2
 8004596:	e580      	b.n	800409a <__aeabi_ddiv+0xae>
 8004598:	9800      	ldr	r0, [sp, #0]
 800459a:	3d02      	subs	r5, #2
 800459c:	0042      	lsls	r2, r0, #1
 800459e:	4282      	cmp	r2, r0
 80045a0:	41bf      	sbcs	r7, r7
 80045a2:	427f      	negs	r7, r7
 80045a4:	193c      	adds	r4, r7, r4
 80045a6:	1936      	adds	r6, r6, r4
 80045a8:	9200      	str	r2, [sp, #0]
 80045aa:	e7dd      	b.n	8004568 <__aeabi_ddiv+0x57c>
 80045ac:	2480      	movs	r4, #128	; 0x80
 80045ae:	4643      	mov	r3, r8
 80045b0:	0324      	lsls	r4, r4, #12
 80045b2:	431c      	orrs	r4, r3
 80045b4:	0324      	lsls	r4, r4, #12
 80045b6:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <__aeabi_ddiv+0x5dc>)
 80045b8:	0b24      	lsrs	r4, r4, #12
 80045ba:	e56e      	b.n	800409a <__aeabi_ddiv+0xae>
 80045bc:	9a00      	ldr	r2, [sp, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d3ea      	bcc.n	8004598 <__aeabi_ddiv+0x5ac>
 80045c2:	0005      	movs	r5, r0
 80045c4:	e7d3      	b.n	800456e <__aeabi_ddiv+0x582>
 80045c6:	46c0      	nop			; (mov r8, r8)
 80045c8:	000007ff 	.word	0x000007ff
 80045cc:	0000043e 	.word	0x0000043e
 80045d0:	0000041e 	.word	0x0000041e
 80045d4:	000003ff 	.word	0x000003ff

080045d8 <__eqdf2>:
 80045d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045da:	464e      	mov	r6, r9
 80045dc:	4645      	mov	r5, r8
 80045de:	46de      	mov	lr, fp
 80045e0:	4657      	mov	r7, sl
 80045e2:	4690      	mov	r8, r2
 80045e4:	b5e0      	push	{r5, r6, r7, lr}
 80045e6:	0017      	movs	r7, r2
 80045e8:	031a      	lsls	r2, r3, #12
 80045ea:	0b12      	lsrs	r2, r2, #12
 80045ec:	0005      	movs	r5, r0
 80045ee:	4684      	mov	ip, r0
 80045f0:	4819      	ldr	r0, [pc, #100]	; (8004658 <__eqdf2+0x80>)
 80045f2:	030e      	lsls	r6, r1, #12
 80045f4:	004c      	lsls	r4, r1, #1
 80045f6:	4691      	mov	r9, r2
 80045f8:	005a      	lsls	r2, r3, #1
 80045fa:	0fdb      	lsrs	r3, r3, #31
 80045fc:	469b      	mov	fp, r3
 80045fe:	0b36      	lsrs	r6, r6, #12
 8004600:	0d64      	lsrs	r4, r4, #21
 8004602:	0fc9      	lsrs	r1, r1, #31
 8004604:	0d52      	lsrs	r2, r2, #21
 8004606:	4284      	cmp	r4, r0
 8004608:	d019      	beq.n	800463e <__eqdf2+0x66>
 800460a:	4282      	cmp	r2, r0
 800460c:	d010      	beq.n	8004630 <__eqdf2+0x58>
 800460e:	2001      	movs	r0, #1
 8004610:	4294      	cmp	r4, r2
 8004612:	d10e      	bne.n	8004632 <__eqdf2+0x5a>
 8004614:	454e      	cmp	r6, r9
 8004616:	d10c      	bne.n	8004632 <__eqdf2+0x5a>
 8004618:	2001      	movs	r0, #1
 800461a:	45c4      	cmp	ip, r8
 800461c:	d109      	bne.n	8004632 <__eqdf2+0x5a>
 800461e:	4559      	cmp	r1, fp
 8004620:	d017      	beq.n	8004652 <__eqdf2+0x7a>
 8004622:	2c00      	cmp	r4, #0
 8004624:	d105      	bne.n	8004632 <__eqdf2+0x5a>
 8004626:	0030      	movs	r0, r6
 8004628:	4328      	orrs	r0, r5
 800462a:	1e43      	subs	r3, r0, #1
 800462c:	4198      	sbcs	r0, r3
 800462e:	e000      	b.n	8004632 <__eqdf2+0x5a>
 8004630:	2001      	movs	r0, #1
 8004632:	bcf0      	pop	{r4, r5, r6, r7}
 8004634:	46bb      	mov	fp, r7
 8004636:	46b2      	mov	sl, r6
 8004638:	46a9      	mov	r9, r5
 800463a:	46a0      	mov	r8, r4
 800463c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800463e:	0033      	movs	r3, r6
 8004640:	2001      	movs	r0, #1
 8004642:	432b      	orrs	r3, r5
 8004644:	d1f5      	bne.n	8004632 <__eqdf2+0x5a>
 8004646:	42a2      	cmp	r2, r4
 8004648:	d1f3      	bne.n	8004632 <__eqdf2+0x5a>
 800464a:	464b      	mov	r3, r9
 800464c:	433b      	orrs	r3, r7
 800464e:	d1f0      	bne.n	8004632 <__eqdf2+0x5a>
 8004650:	e7e2      	b.n	8004618 <__eqdf2+0x40>
 8004652:	2000      	movs	r0, #0
 8004654:	e7ed      	b.n	8004632 <__eqdf2+0x5a>
 8004656:	46c0      	nop			; (mov r8, r8)
 8004658:	000007ff 	.word	0x000007ff

0800465c <__gedf2>:
 800465c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800465e:	4647      	mov	r7, r8
 8004660:	46ce      	mov	lr, r9
 8004662:	0004      	movs	r4, r0
 8004664:	0018      	movs	r0, r3
 8004666:	0016      	movs	r6, r2
 8004668:	031b      	lsls	r3, r3, #12
 800466a:	0b1b      	lsrs	r3, r3, #12
 800466c:	4d2d      	ldr	r5, [pc, #180]	; (8004724 <__gedf2+0xc8>)
 800466e:	004a      	lsls	r2, r1, #1
 8004670:	4699      	mov	r9, r3
 8004672:	b580      	push	{r7, lr}
 8004674:	0043      	lsls	r3, r0, #1
 8004676:	030f      	lsls	r7, r1, #12
 8004678:	46a4      	mov	ip, r4
 800467a:	46b0      	mov	r8, r6
 800467c:	0b3f      	lsrs	r7, r7, #12
 800467e:	0d52      	lsrs	r2, r2, #21
 8004680:	0fc9      	lsrs	r1, r1, #31
 8004682:	0d5b      	lsrs	r3, r3, #21
 8004684:	0fc0      	lsrs	r0, r0, #31
 8004686:	42aa      	cmp	r2, r5
 8004688:	d021      	beq.n	80046ce <__gedf2+0x72>
 800468a:	42ab      	cmp	r3, r5
 800468c:	d013      	beq.n	80046b6 <__gedf2+0x5a>
 800468e:	2a00      	cmp	r2, #0
 8004690:	d122      	bne.n	80046d8 <__gedf2+0x7c>
 8004692:	433c      	orrs	r4, r7
 8004694:	2b00      	cmp	r3, #0
 8004696:	d102      	bne.n	800469e <__gedf2+0x42>
 8004698:	464d      	mov	r5, r9
 800469a:	432e      	orrs	r6, r5
 800469c:	d022      	beq.n	80046e4 <__gedf2+0x88>
 800469e:	2c00      	cmp	r4, #0
 80046a0:	d010      	beq.n	80046c4 <__gedf2+0x68>
 80046a2:	4281      	cmp	r1, r0
 80046a4:	d022      	beq.n	80046ec <__gedf2+0x90>
 80046a6:	2002      	movs	r0, #2
 80046a8:	3901      	subs	r1, #1
 80046aa:	4008      	ands	r0, r1
 80046ac:	3801      	subs	r0, #1
 80046ae:	bcc0      	pop	{r6, r7}
 80046b0:	46b9      	mov	r9, r7
 80046b2:	46b0      	mov	r8, r6
 80046b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046b6:	464d      	mov	r5, r9
 80046b8:	432e      	orrs	r6, r5
 80046ba:	d129      	bne.n	8004710 <__gedf2+0xb4>
 80046bc:	2a00      	cmp	r2, #0
 80046be:	d1f0      	bne.n	80046a2 <__gedf2+0x46>
 80046c0:	433c      	orrs	r4, r7
 80046c2:	d1ee      	bne.n	80046a2 <__gedf2+0x46>
 80046c4:	2800      	cmp	r0, #0
 80046c6:	d1f2      	bne.n	80046ae <__gedf2+0x52>
 80046c8:	2001      	movs	r0, #1
 80046ca:	4240      	negs	r0, r0
 80046cc:	e7ef      	b.n	80046ae <__gedf2+0x52>
 80046ce:	003d      	movs	r5, r7
 80046d0:	4325      	orrs	r5, r4
 80046d2:	d11d      	bne.n	8004710 <__gedf2+0xb4>
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d0ee      	beq.n	80046b6 <__gedf2+0x5a>
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e2      	bne.n	80046a2 <__gedf2+0x46>
 80046dc:	464c      	mov	r4, r9
 80046de:	4326      	orrs	r6, r4
 80046e0:	d1df      	bne.n	80046a2 <__gedf2+0x46>
 80046e2:	e7e0      	b.n	80046a6 <__gedf2+0x4a>
 80046e4:	2000      	movs	r0, #0
 80046e6:	2c00      	cmp	r4, #0
 80046e8:	d0e1      	beq.n	80046ae <__gedf2+0x52>
 80046ea:	e7dc      	b.n	80046a6 <__gedf2+0x4a>
 80046ec:	429a      	cmp	r2, r3
 80046ee:	dc0a      	bgt.n	8004706 <__gedf2+0xaa>
 80046f0:	dbe8      	blt.n	80046c4 <__gedf2+0x68>
 80046f2:	454f      	cmp	r7, r9
 80046f4:	d8d7      	bhi.n	80046a6 <__gedf2+0x4a>
 80046f6:	d00e      	beq.n	8004716 <__gedf2+0xba>
 80046f8:	2000      	movs	r0, #0
 80046fa:	454f      	cmp	r7, r9
 80046fc:	d2d7      	bcs.n	80046ae <__gedf2+0x52>
 80046fe:	2900      	cmp	r1, #0
 8004700:	d0e2      	beq.n	80046c8 <__gedf2+0x6c>
 8004702:	0008      	movs	r0, r1
 8004704:	e7d3      	b.n	80046ae <__gedf2+0x52>
 8004706:	4243      	negs	r3, r0
 8004708:	4158      	adcs	r0, r3
 800470a:	0040      	lsls	r0, r0, #1
 800470c:	3801      	subs	r0, #1
 800470e:	e7ce      	b.n	80046ae <__gedf2+0x52>
 8004710:	2002      	movs	r0, #2
 8004712:	4240      	negs	r0, r0
 8004714:	e7cb      	b.n	80046ae <__gedf2+0x52>
 8004716:	45c4      	cmp	ip, r8
 8004718:	d8c5      	bhi.n	80046a6 <__gedf2+0x4a>
 800471a:	2000      	movs	r0, #0
 800471c:	45c4      	cmp	ip, r8
 800471e:	d2c6      	bcs.n	80046ae <__gedf2+0x52>
 8004720:	e7ed      	b.n	80046fe <__gedf2+0xa2>
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	000007ff 	.word	0x000007ff

08004728 <__ledf2>:
 8004728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800472a:	4647      	mov	r7, r8
 800472c:	46ce      	mov	lr, r9
 800472e:	0004      	movs	r4, r0
 8004730:	0018      	movs	r0, r3
 8004732:	0016      	movs	r6, r2
 8004734:	031b      	lsls	r3, r3, #12
 8004736:	0b1b      	lsrs	r3, r3, #12
 8004738:	4d2c      	ldr	r5, [pc, #176]	; (80047ec <__ledf2+0xc4>)
 800473a:	004a      	lsls	r2, r1, #1
 800473c:	4699      	mov	r9, r3
 800473e:	b580      	push	{r7, lr}
 8004740:	0043      	lsls	r3, r0, #1
 8004742:	030f      	lsls	r7, r1, #12
 8004744:	46a4      	mov	ip, r4
 8004746:	46b0      	mov	r8, r6
 8004748:	0b3f      	lsrs	r7, r7, #12
 800474a:	0d52      	lsrs	r2, r2, #21
 800474c:	0fc9      	lsrs	r1, r1, #31
 800474e:	0d5b      	lsrs	r3, r3, #21
 8004750:	0fc0      	lsrs	r0, r0, #31
 8004752:	42aa      	cmp	r2, r5
 8004754:	d00d      	beq.n	8004772 <__ledf2+0x4a>
 8004756:	42ab      	cmp	r3, r5
 8004758:	d010      	beq.n	800477c <__ledf2+0x54>
 800475a:	2a00      	cmp	r2, #0
 800475c:	d127      	bne.n	80047ae <__ledf2+0x86>
 800475e:	433c      	orrs	r4, r7
 8004760:	2b00      	cmp	r3, #0
 8004762:	d111      	bne.n	8004788 <__ledf2+0x60>
 8004764:	464d      	mov	r5, r9
 8004766:	432e      	orrs	r6, r5
 8004768:	d10e      	bne.n	8004788 <__ledf2+0x60>
 800476a:	2000      	movs	r0, #0
 800476c:	2c00      	cmp	r4, #0
 800476e:	d015      	beq.n	800479c <__ledf2+0x74>
 8004770:	e00e      	b.n	8004790 <__ledf2+0x68>
 8004772:	003d      	movs	r5, r7
 8004774:	4325      	orrs	r5, r4
 8004776:	d110      	bne.n	800479a <__ledf2+0x72>
 8004778:	4293      	cmp	r3, r2
 800477a:	d118      	bne.n	80047ae <__ledf2+0x86>
 800477c:	464d      	mov	r5, r9
 800477e:	432e      	orrs	r6, r5
 8004780:	d10b      	bne.n	800479a <__ledf2+0x72>
 8004782:	2a00      	cmp	r2, #0
 8004784:	d102      	bne.n	800478c <__ledf2+0x64>
 8004786:	433c      	orrs	r4, r7
 8004788:	2c00      	cmp	r4, #0
 800478a:	d00b      	beq.n	80047a4 <__ledf2+0x7c>
 800478c:	4281      	cmp	r1, r0
 800478e:	d014      	beq.n	80047ba <__ledf2+0x92>
 8004790:	2002      	movs	r0, #2
 8004792:	3901      	subs	r1, #1
 8004794:	4008      	ands	r0, r1
 8004796:	3801      	subs	r0, #1
 8004798:	e000      	b.n	800479c <__ledf2+0x74>
 800479a:	2002      	movs	r0, #2
 800479c:	bcc0      	pop	{r6, r7}
 800479e:	46b9      	mov	r9, r7
 80047a0:	46b0      	mov	r8, r6
 80047a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d1f9      	bne.n	800479c <__ledf2+0x74>
 80047a8:	2001      	movs	r0, #1
 80047aa:	4240      	negs	r0, r0
 80047ac:	e7f6      	b.n	800479c <__ledf2+0x74>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1ec      	bne.n	800478c <__ledf2+0x64>
 80047b2:	464c      	mov	r4, r9
 80047b4:	4326      	orrs	r6, r4
 80047b6:	d1e9      	bne.n	800478c <__ledf2+0x64>
 80047b8:	e7ea      	b.n	8004790 <__ledf2+0x68>
 80047ba:	429a      	cmp	r2, r3
 80047bc:	dd04      	ble.n	80047c8 <__ledf2+0xa0>
 80047be:	4243      	negs	r3, r0
 80047c0:	4158      	adcs	r0, r3
 80047c2:	0040      	lsls	r0, r0, #1
 80047c4:	3801      	subs	r0, #1
 80047c6:	e7e9      	b.n	800479c <__ledf2+0x74>
 80047c8:	429a      	cmp	r2, r3
 80047ca:	dbeb      	blt.n	80047a4 <__ledf2+0x7c>
 80047cc:	454f      	cmp	r7, r9
 80047ce:	d8df      	bhi.n	8004790 <__ledf2+0x68>
 80047d0:	d006      	beq.n	80047e0 <__ledf2+0xb8>
 80047d2:	2000      	movs	r0, #0
 80047d4:	454f      	cmp	r7, r9
 80047d6:	d2e1      	bcs.n	800479c <__ledf2+0x74>
 80047d8:	2900      	cmp	r1, #0
 80047da:	d0e5      	beq.n	80047a8 <__ledf2+0x80>
 80047dc:	0008      	movs	r0, r1
 80047de:	e7dd      	b.n	800479c <__ledf2+0x74>
 80047e0:	45c4      	cmp	ip, r8
 80047e2:	d8d5      	bhi.n	8004790 <__ledf2+0x68>
 80047e4:	2000      	movs	r0, #0
 80047e6:	45c4      	cmp	ip, r8
 80047e8:	d2d8      	bcs.n	800479c <__ledf2+0x74>
 80047ea:	e7f5      	b.n	80047d8 <__ledf2+0xb0>
 80047ec:	000007ff 	.word	0x000007ff

080047f0 <__aeabi_dmul>:
 80047f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047f2:	4657      	mov	r7, sl
 80047f4:	464e      	mov	r6, r9
 80047f6:	4645      	mov	r5, r8
 80047f8:	46de      	mov	lr, fp
 80047fa:	b5e0      	push	{r5, r6, r7, lr}
 80047fc:	4698      	mov	r8, r3
 80047fe:	030c      	lsls	r4, r1, #12
 8004800:	004b      	lsls	r3, r1, #1
 8004802:	0006      	movs	r6, r0
 8004804:	4692      	mov	sl, r2
 8004806:	b087      	sub	sp, #28
 8004808:	0b24      	lsrs	r4, r4, #12
 800480a:	0d5b      	lsrs	r3, r3, #21
 800480c:	0fcf      	lsrs	r7, r1, #31
 800480e:	2b00      	cmp	r3, #0
 8004810:	d100      	bne.n	8004814 <__aeabi_dmul+0x24>
 8004812:	e15c      	b.n	8004ace <__aeabi_dmul+0x2de>
 8004814:	4ad9      	ldr	r2, [pc, #868]	; (8004b7c <__aeabi_dmul+0x38c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d100      	bne.n	800481c <__aeabi_dmul+0x2c>
 800481a:	e175      	b.n	8004b08 <__aeabi_dmul+0x318>
 800481c:	0f42      	lsrs	r2, r0, #29
 800481e:	00e4      	lsls	r4, r4, #3
 8004820:	4314      	orrs	r4, r2
 8004822:	2280      	movs	r2, #128	; 0x80
 8004824:	0412      	lsls	r2, r2, #16
 8004826:	4314      	orrs	r4, r2
 8004828:	4ad5      	ldr	r2, [pc, #852]	; (8004b80 <__aeabi_dmul+0x390>)
 800482a:	00c5      	lsls	r5, r0, #3
 800482c:	4694      	mov	ip, r2
 800482e:	4463      	add	r3, ip
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	2300      	movs	r3, #0
 8004834:	4699      	mov	r9, r3
 8004836:	469b      	mov	fp, r3
 8004838:	4643      	mov	r3, r8
 800483a:	4642      	mov	r2, r8
 800483c:	031e      	lsls	r6, r3, #12
 800483e:	0fd2      	lsrs	r2, r2, #31
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	4650      	mov	r0, sl
 8004844:	4690      	mov	r8, r2
 8004846:	0b36      	lsrs	r6, r6, #12
 8004848:	0d5b      	lsrs	r3, r3, #21
 800484a:	d100      	bne.n	800484e <__aeabi_dmul+0x5e>
 800484c:	e120      	b.n	8004a90 <__aeabi_dmul+0x2a0>
 800484e:	4acb      	ldr	r2, [pc, #812]	; (8004b7c <__aeabi_dmul+0x38c>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d100      	bne.n	8004856 <__aeabi_dmul+0x66>
 8004854:	e162      	b.n	8004b1c <__aeabi_dmul+0x32c>
 8004856:	49ca      	ldr	r1, [pc, #808]	; (8004b80 <__aeabi_dmul+0x390>)
 8004858:	0f42      	lsrs	r2, r0, #29
 800485a:	468c      	mov	ip, r1
 800485c:	9900      	ldr	r1, [sp, #0]
 800485e:	4463      	add	r3, ip
 8004860:	00f6      	lsls	r6, r6, #3
 8004862:	468c      	mov	ip, r1
 8004864:	4316      	orrs	r6, r2
 8004866:	2280      	movs	r2, #128	; 0x80
 8004868:	449c      	add	ip, r3
 800486a:	0412      	lsls	r2, r2, #16
 800486c:	4663      	mov	r3, ip
 800486e:	4316      	orrs	r6, r2
 8004870:	00c2      	lsls	r2, r0, #3
 8004872:	2000      	movs	r0, #0
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	9900      	ldr	r1, [sp, #0]
 8004878:	4643      	mov	r3, r8
 800487a:	3101      	adds	r1, #1
 800487c:	468c      	mov	ip, r1
 800487e:	4649      	mov	r1, r9
 8004880:	407b      	eors	r3, r7
 8004882:	9301      	str	r3, [sp, #4]
 8004884:	290f      	cmp	r1, #15
 8004886:	d826      	bhi.n	80048d6 <__aeabi_dmul+0xe6>
 8004888:	4bbe      	ldr	r3, [pc, #760]	; (8004b84 <__aeabi_dmul+0x394>)
 800488a:	0089      	lsls	r1, r1, #2
 800488c:	5859      	ldr	r1, [r3, r1]
 800488e:	468f      	mov	pc, r1
 8004890:	4643      	mov	r3, r8
 8004892:	9301      	str	r3, [sp, #4]
 8004894:	0034      	movs	r4, r6
 8004896:	0015      	movs	r5, r2
 8004898:	4683      	mov	fp, r0
 800489a:	465b      	mov	r3, fp
 800489c:	2b02      	cmp	r3, #2
 800489e:	d016      	beq.n	80048ce <__aeabi_dmul+0xde>
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d100      	bne.n	80048a6 <__aeabi_dmul+0xb6>
 80048a4:	e203      	b.n	8004cae <__aeabi_dmul+0x4be>
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d000      	beq.n	80048ac <__aeabi_dmul+0xbc>
 80048aa:	e0cd      	b.n	8004a48 <__aeabi_dmul+0x258>
 80048ac:	2200      	movs	r2, #0
 80048ae:	2400      	movs	r4, #0
 80048b0:	2500      	movs	r5, #0
 80048b2:	9b01      	ldr	r3, [sp, #4]
 80048b4:	0512      	lsls	r2, r2, #20
 80048b6:	4322      	orrs	r2, r4
 80048b8:	07db      	lsls	r3, r3, #31
 80048ba:	431a      	orrs	r2, r3
 80048bc:	0028      	movs	r0, r5
 80048be:	0011      	movs	r1, r2
 80048c0:	b007      	add	sp, #28
 80048c2:	bcf0      	pop	{r4, r5, r6, r7}
 80048c4:	46bb      	mov	fp, r7
 80048c6:	46b2      	mov	sl, r6
 80048c8:	46a9      	mov	r9, r5
 80048ca:	46a0      	mov	r8, r4
 80048cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ce:	2400      	movs	r4, #0
 80048d0:	2500      	movs	r5, #0
 80048d2:	4aaa      	ldr	r2, [pc, #680]	; (8004b7c <__aeabi_dmul+0x38c>)
 80048d4:	e7ed      	b.n	80048b2 <__aeabi_dmul+0xc2>
 80048d6:	0c28      	lsrs	r0, r5, #16
 80048d8:	042d      	lsls	r5, r5, #16
 80048da:	0c2d      	lsrs	r5, r5, #16
 80048dc:	002b      	movs	r3, r5
 80048de:	0c11      	lsrs	r1, r2, #16
 80048e0:	0412      	lsls	r2, r2, #16
 80048e2:	0c12      	lsrs	r2, r2, #16
 80048e4:	4353      	muls	r3, r2
 80048e6:	4698      	mov	r8, r3
 80048e8:	0013      	movs	r3, r2
 80048ea:	002f      	movs	r7, r5
 80048ec:	4343      	muls	r3, r0
 80048ee:	4699      	mov	r9, r3
 80048f0:	434f      	muls	r7, r1
 80048f2:	444f      	add	r7, r9
 80048f4:	46bb      	mov	fp, r7
 80048f6:	4647      	mov	r7, r8
 80048f8:	000b      	movs	r3, r1
 80048fa:	0c3f      	lsrs	r7, r7, #16
 80048fc:	46ba      	mov	sl, r7
 80048fe:	4343      	muls	r3, r0
 8004900:	44da      	add	sl, fp
 8004902:	9302      	str	r3, [sp, #8]
 8004904:	45d1      	cmp	r9, sl
 8004906:	d904      	bls.n	8004912 <__aeabi_dmul+0x122>
 8004908:	2780      	movs	r7, #128	; 0x80
 800490a:	027f      	lsls	r7, r7, #9
 800490c:	46b9      	mov	r9, r7
 800490e:	444b      	add	r3, r9
 8004910:	9302      	str	r3, [sp, #8]
 8004912:	4653      	mov	r3, sl
 8004914:	0c1b      	lsrs	r3, r3, #16
 8004916:	469b      	mov	fp, r3
 8004918:	4653      	mov	r3, sl
 800491a:	041f      	lsls	r7, r3, #16
 800491c:	4643      	mov	r3, r8
 800491e:	041b      	lsls	r3, r3, #16
 8004920:	0c1b      	lsrs	r3, r3, #16
 8004922:	4698      	mov	r8, r3
 8004924:	003b      	movs	r3, r7
 8004926:	4443      	add	r3, r8
 8004928:	9304      	str	r3, [sp, #16]
 800492a:	0c33      	lsrs	r3, r6, #16
 800492c:	0436      	lsls	r6, r6, #16
 800492e:	0c36      	lsrs	r6, r6, #16
 8004930:	4698      	mov	r8, r3
 8004932:	0033      	movs	r3, r6
 8004934:	4343      	muls	r3, r0
 8004936:	4699      	mov	r9, r3
 8004938:	4643      	mov	r3, r8
 800493a:	4343      	muls	r3, r0
 800493c:	002f      	movs	r7, r5
 800493e:	469a      	mov	sl, r3
 8004940:	4643      	mov	r3, r8
 8004942:	4377      	muls	r7, r6
 8004944:	435d      	muls	r5, r3
 8004946:	0c38      	lsrs	r0, r7, #16
 8004948:	444d      	add	r5, r9
 800494a:	1945      	adds	r5, r0, r5
 800494c:	45a9      	cmp	r9, r5
 800494e:	d903      	bls.n	8004958 <__aeabi_dmul+0x168>
 8004950:	2380      	movs	r3, #128	; 0x80
 8004952:	025b      	lsls	r3, r3, #9
 8004954:	4699      	mov	r9, r3
 8004956:	44ca      	add	sl, r9
 8004958:	043f      	lsls	r7, r7, #16
 800495a:	0c28      	lsrs	r0, r5, #16
 800495c:	0c3f      	lsrs	r7, r7, #16
 800495e:	042d      	lsls	r5, r5, #16
 8004960:	19ed      	adds	r5, r5, r7
 8004962:	0c27      	lsrs	r7, r4, #16
 8004964:	0424      	lsls	r4, r4, #16
 8004966:	0c24      	lsrs	r4, r4, #16
 8004968:	0003      	movs	r3, r0
 800496a:	0020      	movs	r0, r4
 800496c:	4350      	muls	r0, r2
 800496e:	437a      	muls	r2, r7
 8004970:	4691      	mov	r9, r2
 8004972:	003a      	movs	r2, r7
 8004974:	4453      	add	r3, sl
 8004976:	9305      	str	r3, [sp, #20]
 8004978:	0c03      	lsrs	r3, r0, #16
 800497a:	469a      	mov	sl, r3
 800497c:	434a      	muls	r2, r1
 800497e:	4361      	muls	r1, r4
 8004980:	4449      	add	r1, r9
 8004982:	4451      	add	r1, sl
 8004984:	44ab      	add	fp, r5
 8004986:	4589      	cmp	r9, r1
 8004988:	d903      	bls.n	8004992 <__aeabi_dmul+0x1a2>
 800498a:	2380      	movs	r3, #128	; 0x80
 800498c:	025b      	lsls	r3, r3, #9
 800498e:	4699      	mov	r9, r3
 8004990:	444a      	add	r2, r9
 8004992:	0400      	lsls	r0, r0, #16
 8004994:	0c0b      	lsrs	r3, r1, #16
 8004996:	0c00      	lsrs	r0, r0, #16
 8004998:	0409      	lsls	r1, r1, #16
 800499a:	1809      	adds	r1, r1, r0
 800499c:	0020      	movs	r0, r4
 800499e:	4699      	mov	r9, r3
 80049a0:	4643      	mov	r3, r8
 80049a2:	4370      	muls	r0, r6
 80049a4:	435c      	muls	r4, r3
 80049a6:	437e      	muls	r6, r7
 80049a8:	435f      	muls	r7, r3
 80049aa:	0c03      	lsrs	r3, r0, #16
 80049ac:	4698      	mov	r8, r3
 80049ae:	19a4      	adds	r4, r4, r6
 80049b0:	4444      	add	r4, r8
 80049b2:	444a      	add	r2, r9
 80049b4:	9703      	str	r7, [sp, #12]
 80049b6:	42a6      	cmp	r6, r4
 80049b8:	d904      	bls.n	80049c4 <__aeabi_dmul+0x1d4>
 80049ba:	2380      	movs	r3, #128	; 0x80
 80049bc:	025b      	lsls	r3, r3, #9
 80049be:	4698      	mov	r8, r3
 80049c0:	4447      	add	r7, r8
 80049c2:	9703      	str	r7, [sp, #12]
 80049c4:	0423      	lsls	r3, r4, #16
 80049c6:	9e02      	ldr	r6, [sp, #8]
 80049c8:	469a      	mov	sl, r3
 80049ca:	9b05      	ldr	r3, [sp, #20]
 80049cc:	445e      	add	r6, fp
 80049ce:	4698      	mov	r8, r3
 80049d0:	42ae      	cmp	r6, r5
 80049d2:	41ad      	sbcs	r5, r5
 80049d4:	1876      	adds	r6, r6, r1
 80049d6:	428e      	cmp	r6, r1
 80049d8:	4189      	sbcs	r1, r1
 80049da:	0400      	lsls	r0, r0, #16
 80049dc:	0c00      	lsrs	r0, r0, #16
 80049de:	4450      	add	r0, sl
 80049e0:	4440      	add	r0, r8
 80049e2:	426d      	negs	r5, r5
 80049e4:	1947      	adds	r7, r0, r5
 80049e6:	46b8      	mov	r8, r7
 80049e8:	4693      	mov	fp, r2
 80049ea:	4249      	negs	r1, r1
 80049ec:	4689      	mov	r9, r1
 80049ee:	44c3      	add	fp, r8
 80049f0:	44d9      	add	r9, fp
 80049f2:	4298      	cmp	r0, r3
 80049f4:	4180      	sbcs	r0, r0
 80049f6:	45a8      	cmp	r8, r5
 80049f8:	41ad      	sbcs	r5, r5
 80049fa:	4593      	cmp	fp, r2
 80049fc:	4192      	sbcs	r2, r2
 80049fe:	4589      	cmp	r9, r1
 8004a00:	4189      	sbcs	r1, r1
 8004a02:	426d      	negs	r5, r5
 8004a04:	4240      	negs	r0, r0
 8004a06:	4328      	orrs	r0, r5
 8004a08:	0c24      	lsrs	r4, r4, #16
 8004a0a:	4252      	negs	r2, r2
 8004a0c:	4249      	negs	r1, r1
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	9b03      	ldr	r3, [sp, #12]
 8004a12:	1900      	adds	r0, r0, r4
 8004a14:	1880      	adds	r0, r0, r2
 8004a16:	18c7      	adds	r7, r0, r3
 8004a18:	464b      	mov	r3, r9
 8004a1a:	0ddc      	lsrs	r4, r3, #23
 8004a1c:	9b04      	ldr	r3, [sp, #16]
 8004a1e:	0275      	lsls	r5, r6, #9
 8004a20:	431d      	orrs	r5, r3
 8004a22:	1e6a      	subs	r2, r5, #1
 8004a24:	4195      	sbcs	r5, r2
 8004a26:	464b      	mov	r3, r9
 8004a28:	0df6      	lsrs	r6, r6, #23
 8004a2a:	027f      	lsls	r7, r7, #9
 8004a2c:	4335      	orrs	r5, r6
 8004a2e:	025a      	lsls	r2, r3, #9
 8004a30:	433c      	orrs	r4, r7
 8004a32:	4315      	orrs	r5, r2
 8004a34:	01fb      	lsls	r3, r7, #7
 8004a36:	d400      	bmi.n	8004a3a <__aeabi_dmul+0x24a>
 8004a38:	e11c      	b.n	8004c74 <__aeabi_dmul+0x484>
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	086a      	lsrs	r2, r5, #1
 8004a3e:	400d      	ands	r5, r1
 8004a40:	4315      	orrs	r5, r2
 8004a42:	07e2      	lsls	r2, r4, #31
 8004a44:	4315      	orrs	r5, r2
 8004a46:	0864      	lsrs	r4, r4, #1
 8004a48:	494f      	ldr	r1, [pc, #316]	; (8004b88 <__aeabi_dmul+0x398>)
 8004a4a:	4461      	add	r1, ip
 8004a4c:	2900      	cmp	r1, #0
 8004a4e:	dc00      	bgt.n	8004a52 <__aeabi_dmul+0x262>
 8004a50:	e0b0      	b.n	8004bb4 <__aeabi_dmul+0x3c4>
 8004a52:	076b      	lsls	r3, r5, #29
 8004a54:	d009      	beq.n	8004a6a <__aeabi_dmul+0x27a>
 8004a56:	220f      	movs	r2, #15
 8004a58:	402a      	ands	r2, r5
 8004a5a:	2a04      	cmp	r2, #4
 8004a5c:	d005      	beq.n	8004a6a <__aeabi_dmul+0x27a>
 8004a5e:	1d2a      	adds	r2, r5, #4
 8004a60:	42aa      	cmp	r2, r5
 8004a62:	41ad      	sbcs	r5, r5
 8004a64:	426d      	negs	r5, r5
 8004a66:	1964      	adds	r4, r4, r5
 8004a68:	0015      	movs	r5, r2
 8004a6a:	01e3      	lsls	r3, r4, #7
 8004a6c:	d504      	bpl.n	8004a78 <__aeabi_dmul+0x288>
 8004a6e:	2180      	movs	r1, #128	; 0x80
 8004a70:	4a46      	ldr	r2, [pc, #280]	; (8004b8c <__aeabi_dmul+0x39c>)
 8004a72:	00c9      	lsls	r1, r1, #3
 8004a74:	4014      	ands	r4, r2
 8004a76:	4461      	add	r1, ip
 8004a78:	4a45      	ldr	r2, [pc, #276]	; (8004b90 <__aeabi_dmul+0x3a0>)
 8004a7a:	4291      	cmp	r1, r2
 8004a7c:	dd00      	ble.n	8004a80 <__aeabi_dmul+0x290>
 8004a7e:	e726      	b.n	80048ce <__aeabi_dmul+0xde>
 8004a80:	0762      	lsls	r2, r4, #29
 8004a82:	08ed      	lsrs	r5, r5, #3
 8004a84:	0264      	lsls	r4, r4, #9
 8004a86:	0549      	lsls	r1, r1, #21
 8004a88:	4315      	orrs	r5, r2
 8004a8a:	0b24      	lsrs	r4, r4, #12
 8004a8c:	0d4a      	lsrs	r2, r1, #21
 8004a8e:	e710      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004a90:	4652      	mov	r2, sl
 8004a92:	4332      	orrs	r2, r6
 8004a94:	d100      	bne.n	8004a98 <__aeabi_dmul+0x2a8>
 8004a96:	e07f      	b.n	8004b98 <__aeabi_dmul+0x3a8>
 8004a98:	2e00      	cmp	r6, #0
 8004a9a:	d100      	bne.n	8004a9e <__aeabi_dmul+0x2ae>
 8004a9c:	e0dc      	b.n	8004c58 <__aeabi_dmul+0x468>
 8004a9e:	0030      	movs	r0, r6
 8004aa0:	f000 fe58 	bl	8005754 <__clzsi2>
 8004aa4:	0002      	movs	r2, r0
 8004aa6:	3a0b      	subs	r2, #11
 8004aa8:	231d      	movs	r3, #29
 8004aaa:	0001      	movs	r1, r0
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	4652      	mov	r2, sl
 8004ab0:	3908      	subs	r1, #8
 8004ab2:	40da      	lsrs	r2, r3
 8004ab4:	408e      	lsls	r6, r1
 8004ab6:	4316      	orrs	r6, r2
 8004ab8:	4652      	mov	r2, sl
 8004aba:	408a      	lsls	r2, r1
 8004abc:	9b00      	ldr	r3, [sp, #0]
 8004abe:	4935      	ldr	r1, [pc, #212]	; (8004b94 <__aeabi_dmul+0x3a4>)
 8004ac0:	1a18      	subs	r0, r3, r0
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	468c      	mov	ip, r1
 8004ac6:	4463      	add	r3, ip
 8004ac8:	2000      	movs	r0, #0
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	e6d3      	b.n	8004876 <__aeabi_dmul+0x86>
 8004ace:	0025      	movs	r5, r4
 8004ad0:	4305      	orrs	r5, r0
 8004ad2:	d04a      	beq.n	8004b6a <__aeabi_dmul+0x37a>
 8004ad4:	2c00      	cmp	r4, #0
 8004ad6:	d100      	bne.n	8004ada <__aeabi_dmul+0x2ea>
 8004ad8:	e0b0      	b.n	8004c3c <__aeabi_dmul+0x44c>
 8004ada:	0020      	movs	r0, r4
 8004adc:	f000 fe3a 	bl	8005754 <__clzsi2>
 8004ae0:	0001      	movs	r1, r0
 8004ae2:	0002      	movs	r2, r0
 8004ae4:	390b      	subs	r1, #11
 8004ae6:	231d      	movs	r3, #29
 8004ae8:	0010      	movs	r0, r2
 8004aea:	1a5b      	subs	r3, r3, r1
 8004aec:	0031      	movs	r1, r6
 8004aee:	0035      	movs	r5, r6
 8004af0:	3808      	subs	r0, #8
 8004af2:	4084      	lsls	r4, r0
 8004af4:	40d9      	lsrs	r1, r3
 8004af6:	4085      	lsls	r5, r0
 8004af8:	430c      	orrs	r4, r1
 8004afa:	4826      	ldr	r0, [pc, #152]	; (8004b94 <__aeabi_dmul+0x3a4>)
 8004afc:	1a83      	subs	r3, r0, r2
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	2300      	movs	r3, #0
 8004b02:	4699      	mov	r9, r3
 8004b04:	469b      	mov	fp, r3
 8004b06:	e697      	b.n	8004838 <__aeabi_dmul+0x48>
 8004b08:	0005      	movs	r5, r0
 8004b0a:	4325      	orrs	r5, r4
 8004b0c:	d126      	bne.n	8004b5c <__aeabi_dmul+0x36c>
 8004b0e:	2208      	movs	r2, #8
 8004b10:	9300      	str	r3, [sp, #0]
 8004b12:	2302      	movs	r3, #2
 8004b14:	2400      	movs	r4, #0
 8004b16:	4691      	mov	r9, r2
 8004b18:	469b      	mov	fp, r3
 8004b1a:	e68d      	b.n	8004838 <__aeabi_dmul+0x48>
 8004b1c:	4652      	mov	r2, sl
 8004b1e:	9b00      	ldr	r3, [sp, #0]
 8004b20:	4332      	orrs	r2, r6
 8004b22:	d110      	bne.n	8004b46 <__aeabi_dmul+0x356>
 8004b24:	4915      	ldr	r1, [pc, #84]	; (8004b7c <__aeabi_dmul+0x38c>)
 8004b26:	2600      	movs	r6, #0
 8004b28:	468c      	mov	ip, r1
 8004b2a:	4463      	add	r3, ip
 8004b2c:	4649      	mov	r1, r9
 8004b2e:	9300      	str	r3, [sp, #0]
 8004b30:	2302      	movs	r3, #2
 8004b32:	4319      	orrs	r1, r3
 8004b34:	4689      	mov	r9, r1
 8004b36:	2002      	movs	r0, #2
 8004b38:	e69d      	b.n	8004876 <__aeabi_dmul+0x86>
 8004b3a:	465b      	mov	r3, fp
 8004b3c:	9701      	str	r7, [sp, #4]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d000      	beq.n	8004b44 <__aeabi_dmul+0x354>
 8004b42:	e6ad      	b.n	80048a0 <__aeabi_dmul+0xb0>
 8004b44:	e6c3      	b.n	80048ce <__aeabi_dmul+0xde>
 8004b46:	4a0d      	ldr	r2, [pc, #52]	; (8004b7c <__aeabi_dmul+0x38c>)
 8004b48:	2003      	movs	r0, #3
 8004b4a:	4694      	mov	ip, r2
 8004b4c:	4463      	add	r3, ip
 8004b4e:	464a      	mov	r2, r9
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	2303      	movs	r3, #3
 8004b54:	431a      	orrs	r2, r3
 8004b56:	4691      	mov	r9, r2
 8004b58:	4652      	mov	r2, sl
 8004b5a:	e68c      	b.n	8004876 <__aeabi_dmul+0x86>
 8004b5c:	220c      	movs	r2, #12
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	2303      	movs	r3, #3
 8004b62:	0005      	movs	r5, r0
 8004b64:	4691      	mov	r9, r2
 8004b66:	469b      	mov	fp, r3
 8004b68:	e666      	b.n	8004838 <__aeabi_dmul+0x48>
 8004b6a:	2304      	movs	r3, #4
 8004b6c:	4699      	mov	r9, r3
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	3301      	adds	r3, #1
 8004b74:	2400      	movs	r4, #0
 8004b76:	469b      	mov	fp, r3
 8004b78:	e65e      	b.n	8004838 <__aeabi_dmul+0x48>
 8004b7a:	46c0      	nop			; (mov r8, r8)
 8004b7c:	000007ff 	.word	0x000007ff
 8004b80:	fffffc01 	.word	0xfffffc01
 8004b84:	0800d3a8 	.word	0x0800d3a8
 8004b88:	000003ff 	.word	0x000003ff
 8004b8c:	feffffff 	.word	0xfeffffff
 8004b90:	000007fe 	.word	0x000007fe
 8004b94:	fffffc0d 	.word	0xfffffc0d
 8004b98:	4649      	mov	r1, r9
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	4319      	orrs	r1, r3
 8004b9e:	4689      	mov	r9, r1
 8004ba0:	2600      	movs	r6, #0
 8004ba2:	2001      	movs	r0, #1
 8004ba4:	e667      	b.n	8004876 <__aeabi_dmul+0x86>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	2480      	movs	r4, #128	; 0x80
 8004baa:	2500      	movs	r5, #0
 8004bac:	4a43      	ldr	r2, [pc, #268]	; (8004cbc <__aeabi_dmul+0x4cc>)
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	0324      	lsls	r4, r4, #12
 8004bb2:	e67e      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004bb4:	2001      	movs	r0, #1
 8004bb6:	1a40      	subs	r0, r0, r1
 8004bb8:	2838      	cmp	r0, #56	; 0x38
 8004bba:	dd00      	ble.n	8004bbe <__aeabi_dmul+0x3ce>
 8004bbc:	e676      	b.n	80048ac <__aeabi_dmul+0xbc>
 8004bbe:	281f      	cmp	r0, #31
 8004bc0:	dd5b      	ble.n	8004c7a <__aeabi_dmul+0x48a>
 8004bc2:	221f      	movs	r2, #31
 8004bc4:	0023      	movs	r3, r4
 8004bc6:	4252      	negs	r2, r2
 8004bc8:	1a51      	subs	r1, r2, r1
 8004bca:	40cb      	lsrs	r3, r1
 8004bcc:	0019      	movs	r1, r3
 8004bce:	2820      	cmp	r0, #32
 8004bd0:	d003      	beq.n	8004bda <__aeabi_dmul+0x3ea>
 8004bd2:	4a3b      	ldr	r2, [pc, #236]	; (8004cc0 <__aeabi_dmul+0x4d0>)
 8004bd4:	4462      	add	r2, ip
 8004bd6:	4094      	lsls	r4, r2
 8004bd8:	4325      	orrs	r5, r4
 8004bda:	1e6a      	subs	r2, r5, #1
 8004bdc:	4195      	sbcs	r5, r2
 8004bde:	002a      	movs	r2, r5
 8004be0:	430a      	orrs	r2, r1
 8004be2:	2107      	movs	r1, #7
 8004be4:	000d      	movs	r5, r1
 8004be6:	2400      	movs	r4, #0
 8004be8:	4015      	ands	r5, r2
 8004bea:	4211      	tst	r1, r2
 8004bec:	d05b      	beq.n	8004ca6 <__aeabi_dmul+0x4b6>
 8004bee:	210f      	movs	r1, #15
 8004bf0:	2400      	movs	r4, #0
 8004bf2:	4011      	ands	r1, r2
 8004bf4:	2904      	cmp	r1, #4
 8004bf6:	d053      	beq.n	8004ca0 <__aeabi_dmul+0x4b0>
 8004bf8:	1d11      	adds	r1, r2, #4
 8004bfa:	4291      	cmp	r1, r2
 8004bfc:	4192      	sbcs	r2, r2
 8004bfe:	4252      	negs	r2, r2
 8004c00:	18a4      	adds	r4, r4, r2
 8004c02:	000a      	movs	r2, r1
 8004c04:	0223      	lsls	r3, r4, #8
 8004c06:	d54b      	bpl.n	8004ca0 <__aeabi_dmul+0x4b0>
 8004c08:	2201      	movs	r2, #1
 8004c0a:	2400      	movs	r4, #0
 8004c0c:	2500      	movs	r5, #0
 8004c0e:	e650      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004c10:	2380      	movs	r3, #128	; 0x80
 8004c12:	031b      	lsls	r3, r3, #12
 8004c14:	421c      	tst	r4, r3
 8004c16:	d009      	beq.n	8004c2c <__aeabi_dmul+0x43c>
 8004c18:	421e      	tst	r6, r3
 8004c1a:	d107      	bne.n	8004c2c <__aeabi_dmul+0x43c>
 8004c1c:	4333      	orrs	r3, r6
 8004c1e:	031c      	lsls	r4, r3, #12
 8004c20:	4643      	mov	r3, r8
 8004c22:	0015      	movs	r5, r2
 8004c24:	0b24      	lsrs	r4, r4, #12
 8004c26:	4a25      	ldr	r2, [pc, #148]	; (8004cbc <__aeabi_dmul+0x4cc>)
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	e642      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004c2c:	2280      	movs	r2, #128	; 0x80
 8004c2e:	0312      	lsls	r2, r2, #12
 8004c30:	4314      	orrs	r4, r2
 8004c32:	0324      	lsls	r4, r4, #12
 8004c34:	4a21      	ldr	r2, [pc, #132]	; (8004cbc <__aeabi_dmul+0x4cc>)
 8004c36:	0b24      	lsrs	r4, r4, #12
 8004c38:	9701      	str	r7, [sp, #4]
 8004c3a:	e63a      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004c3c:	f000 fd8a 	bl	8005754 <__clzsi2>
 8004c40:	0001      	movs	r1, r0
 8004c42:	0002      	movs	r2, r0
 8004c44:	3115      	adds	r1, #21
 8004c46:	3220      	adds	r2, #32
 8004c48:	291c      	cmp	r1, #28
 8004c4a:	dc00      	bgt.n	8004c4e <__aeabi_dmul+0x45e>
 8004c4c:	e74b      	b.n	8004ae6 <__aeabi_dmul+0x2f6>
 8004c4e:	0034      	movs	r4, r6
 8004c50:	3808      	subs	r0, #8
 8004c52:	2500      	movs	r5, #0
 8004c54:	4084      	lsls	r4, r0
 8004c56:	e750      	b.n	8004afa <__aeabi_dmul+0x30a>
 8004c58:	f000 fd7c 	bl	8005754 <__clzsi2>
 8004c5c:	0003      	movs	r3, r0
 8004c5e:	001a      	movs	r2, r3
 8004c60:	3215      	adds	r2, #21
 8004c62:	3020      	adds	r0, #32
 8004c64:	2a1c      	cmp	r2, #28
 8004c66:	dc00      	bgt.n	8004c6a <__aeabi_dmul+0x47a>
 8004c68:	e71e      	b.n	8004aa8 <__aeabi_dmul+0x2b8>
 8004c6a:	4656      	mov	r6, sl
 8004c6c:	3b08      	subs	r3, #8
 8004c6e:	2200      	movs	r2, #0
 8004c70:	409e      	lsls	r6, r3
 8004c72:	e723      	b.n	8004abc <__aeabi_dmul+0x2cc>
 8004c74:	9b00      	ldr	r3, [sp, #0]
 8004c76:	469c      	mov	ip, r3
 8004c78:	e6e6      	b.n	8004a48 <__aeabi_dmul+0x258>
 8004c7a:	4912      	ldr	r1, [pc, #72]	; (8004cc4 <__aeabi_dmul+0x4d4>)
 8004c7c:	0022      	movs	r2, r4
 8004c7e:	4461      	add	r1, ip
 8004c80:	002e      	movs	r6, r5
 8004c82:	408d      	lsls	r5, r1
 8004c84:	408a      	lsls	r2, r1
 8004c86:	40c6      	lsrs	r6, r0
 8004c88:	1e69      	subs	r1, r5, #1
 8004c8a:	418d      	sbcs	r5, r1
 8004c8c:	4332      	orrs	r2, r6
 8004c8e:	432a      	orrs	r2, r5
 8004c90:	40c4      	lsrs	r4, r0
 8004c92:	0753      	lsls	r3, r2, #29
 8004c94:	d0b6      	beq.n	8004c04 <__aeabi_dmul+0x414>
 8004c96:	210f      	movs	r1, #15
 8004c98:	4011      	ands	r1, r2
 8004c9a:	2904      	cmp	r1, #4
 8004c9c:	d1ac      	bne.n	8004bf8 <__aeabi_dmul+0x408>
 8004c9e:	e7b1      	b.n	8004c04 <__aeabi_dmul+0x414>
 8004ca0:	0765      	lsls	r5, r4, #29
 8004ca2:	0264      	lsls	r4, r4, #9
 8004ca4:	0b24      	lsrs	r4, r4, #12
 8004ca6:	08d2      	lsrs	r2, r2, #3
 8004ca8:	4315      	orrs	r5, r2
 8004caa:	2200      	movs	r2, #0
 8004cac:	e601      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004cae:	2280      	movs	r2, #128	; 0x80
 8004cb0:	0312      	lsls	r2, r2, #12
 8004cb2:	4314      	orrs	r4, r2
 8004cb4:	0324      	lsls	r4, r4, #12
 8004cb6:	4a01      	ldr	r2, [pc, #4]	; (8004cbc <__aeabi_dmul+0x4cc>)
 8004cb8:	0b24      	lsrs	r4, r4, #12
 8004cba:	e5fa      	b.n	80048b2 <__aeabi_dmul+0xc2>
 8004cbc:	000007ff 	.word	0x000007ff
 8004cc0:	0000043e 	.word	0x0000043e
 8004cc4:	0000041e 	.word	0x0000041e

08004cc8 <__aeabi_dsub>:
 8004cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cca:	4657      	mov	r7, sl
 8004ccc:	464e      	mov	r6, r9
 8004cce:	4645      	mov	r5, r8
 8004cd0:	46de      	mov	lr, fp
 8004cd2:	b5e0      	push	{r5, r6, r7, lr}
 8004cd4:	001e      	movs	r6, r3
 8004cd6:	0017      	movs	r7, r2
 8004cd8:	004a      	lsls	r2, r1, #1
 8004cda:	030b      	lsls	r3, r1, #12
 8004cdc:	0d52      	lsrs	r2, r2, #21
 8004cde:	0a5b      	lsrs	r3, r3, #9
 8004ce0:	4690      	mov	r8, r2
 8004ce2:	0f42      	lsrs	r2, r0, #29
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	0fcd      	lsrs	r5, r1, #31
 8004ce8:	4ccd      	ldr	r4, [pc, #820]	; (8005020 <__aeabi_dsub+0x358>)
 8004cea:	0331      	lsls	r1, r6, #12
 8004cec:	00c3      	lsls	r3, r0, #3
 8004cee:	4694      	mov	ip, r2
 8004cf0:	0070      	lsls	r0, r6, #1
 8004cf2:	0f7a      	lsrs	r2, r7, #29
 8004cf4:	0a49      	lsrs	r1, r1, #9
 8004cf6:	00ff      	lsls	r7, r7, #3
 8004cf8:	469a      	mov	sl, r3
 8004cfa:	46b9      	mov	r9, r7
 8004cfc:	0d40      	lsrs	r0, r0, #21
 8004cfe:	0ff6      	lsrs	r6, r6, #31
 8004d00:	4311      	orrs	r1, r2
 8004d02:	42a0      	cmp	r0, r4
 8004d04:	d100      	bne.n	8004d08 <__aeabi_dsub+0x40>
 8004d06:	e0b1      	b.n	8004e6c <__aeabi_dsub+0x1a4>
 8004d08:	2201      	movs	r2, #1
 8004d0a:	4056      	eors	r6, r2
 8004d0c:	46b3      	mov	fp, r6
 8004d0e:	42b5      	cmp	r5, r6
 8004d10:	d100      	bne.n	8004d14 <__aeabi_dsub+0x4c>
 8004d12:	e088      	b.n	8004e26 <__aeabi_dsub+0x15e>
 8004d14:	4642      	mov	r2, r8
 8004d16:	1a12      	subs	r2, r2, r0
 8004d18:	2a00      	cmp	r2, #0
 8004d1a:	dc00      	bgt.n	8004d1e <__aeabi_dsub+0x56>
 8004d1c:	e0ae      	b.n	8004e7c <__aeabi_dsub+0x1b4>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d100      	bne.n	8004d24 <__aeabi_dsub+0x5c>
 8004d22:	e0c1      	b.n	8004ea8 <__aeabi_dsub+0x1e0>
 8004d24:	48be      	ldr	r0, [pc, #760]	; (8005020 <__aeabi_dsub+0x358>)
 8004d26:	4580      	cmp	r8, r0
 8004d28:	d100      	bne.n	8004d2c <__aeabi_dsub+0x64>
 8004d2a:	e151      	b.n	8004fd0 <__aeabi_dsub+0x308>
 8004d2c:	2080      	movs	r0, #128	; 0x80
 8004d2e:	0400      	lsls	r0, r0, #16
 8004d30:	4301      	orrs	r1, r0
 8004d32:	2a38      	cmp	r2, #56	; 0x38
 8004d34:	dd00      	ble.n	8004d38 <__aeabi_dsub+0x70>
 8004d36:	e17b      	b.n	8005030 <__aeabi_dsub+0x368>
 8004d38:	2a1f      	cmp	r2, #31
 8004d3a:	dd00      	ble.n	8004d3e <__aeabi_dsub+0x76>
 8004d3c:	e1ee      	b.n	800511c <__aeabi_dsub+0x454>
 8004d3e:	2020      	movs	r0, #32
 8004d40:	003e      	movs	r6, r7
 8004d42:	1a80      	subs	r0, r0, r2
 8004d44:	000c      	movs	r4, r1
 8004d46:	40d6      	lsrs	r6, r2
 8004d48:	40d1      	lsrs	r1, r2
 8004d4a:	4087      	lsls	r7, r0
 8004d4c:	4662      	mov	r2, ip
 8004d4e:	4084      	lsls	r4, r0
 8004d50:	1a52      	subs	r2, r2, r1
 8004d52:	1e78      	subs	r0, r7, #1
 8004d54:	4187      	sbcs	r7, r0
 8004d56:	4694      	mov	ip, r2
 8004d58:	4334      	orrs	r4, r6
 8004d5a:	4327      	orrs	r7, r4
 8004d5c:	1bdc      	subs	r4, r3, r7
 8004d5e:	42a3      	cmp	r3, r4
 8004d60:	419b      	sbcs	r3, r3
 8004d62:	4662      	mov	r2, ip
 8004d64:	425b      	negs	r3, r3
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	4699      	mov	r9, r3
 8004d6a:	464b      	mov	r3, r9
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	d400      	bmi.n	8004d72 <__aeabi_dsub+0xaa>
 8004d70:	e118      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 8004d72:	464b      	mov	r3, r9
 8004d74:	0258      	lsls	r0, r3, #9
 8004d76:	0a43      	lsrs	r3, r0, #9
 8004d78:	4699      	mov	r9, r3
 8004d7a:	464b      	mov	r3, r9
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d100      	bne.n	8004d82 <__aeabi_dsub+0xba>
 8004d80:	e137      	b.n	8004ff2 <__aeabi_dsub+0x32a>
 8004d82:	4648      	mov	r0, r9
 8004d84:	f000 fce6 	bl	8005754 <__clzsi2>
 8004d88:	0001      	movs	r1, r0
 8004d8a:	3908      	subs	r1, #8
 8004d8c:	2320      	movs	r3, #32
 8004d8e:	0022      	movs	r2, r4
 8004d90:	4648      	mov	r0, r9
 8004d92:	1a5b      	subs	r3, r3, r1
 8004d94:	40da      	lsrs	r2, r3
 8004d96:	4088      	lsls	r0, r1
 8004d98:	408c      	lsls	r4, r1
 8004d9a:	4643      	mov	r3, r8
 8004d9c:	4310      	orrs	r0, r2
 8004d9e:	4588      	cmp	r8, r1
 8004da0:	dd00      	ble.n	8004da4 <__aeabi_dsub+0xdc>
 8004da2:	e136      	b.n	8005012 <__aeabi_dsub+0x34a>
 8004da4:	1ac9      	subs	r1, r1, r3
 8004da6:	1c4b      	adds	r3, r1, #1
 8004da8:	2b1f      	cmp	r3, #31
 8004daa:	dd00      	ble.n	8004dae <__aeabi_dsub+0xe6>
 8004dac:	e0ea      	b.n	8004f84 <__aeabi_dsub+0x2bc>
 8004dae:	2220      	movs	r2, #32
 8004db0:	0026      	movs	r6, r4
 8004db2:	1ad2      	subs	r2, r2, r3
 8004db4:	0001      	movs	r1, r0
 8004db6:	4094      	lsls	r4, r2
 8004db8:	40de      	lsrs	r6, r3
 8004dba:	40d8      	lsrs	r0, r3
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	4091      	lsls	r1, r2
 8004dc0:	1e62      	subs	r2, r4, #1
 8004dc2:	4194      	sbcs	r4, r2
 8004dc4:	4681      	mov	r9, r0
 8004dc6:	4698      	mov	r8, r3
 8004dc8:	4331      	orrs	r1, r6
 8004dca:	430c      	orrs	r4, r1
 8004dcc:	0763      	lsls	r3, r4, #29
 8004dce:	d009      	beq.n	8004de4 <__aeabi_dsub+0x11c>
 8004dd0:	230f      	movs	r3, #15
 8004dd2:	4023      	ands	r3, r4
 8004dd4:	2b04      	cmp	r3, #4
 8004dd6:	d005      	beq.n	8004de4 <__aeabi_dsub+0x11c>
 8004dd8:	1d23      	adds	r3, r4, #4
 8004dda:	42a3      	cmp	r3, r4
 8004ddc:	41a4      	sbcs	r4, r4
 8004dde:	4264      	negs	r4, r4
 8004de0:	44a1      	add	r9, r4
 8004de2:	001c      	movs	r4, r3
 8004de4:	464b      	mov	r3, r9
 8004de6:	021b      	lsls	r3, r3, #8
 8004de8:	d400      	bmi.n	8004dec <__aeabi_dsub+0x124>
 8004dea:	e0de      	b.n	8004faa <__aeabi_dsub+0x2e2>
 8004dec:	4641      	mov	r1, r8
 8004dee:	4b8c      	ldr	r3, [pc, #560]	; (8005020 <__aeabi_dsub+0x358>)
 8004df0:	3101      	adds	r1, #1
 8004df2:	4299      	cmp	r1, r3
 8004df4:	d100      	bne.n	8004df8 <__aeabi_dsub+0x130>
 8004df6:	e0e7      	b.n	8004fc8 <__aeabi_dsub+0x300>
 8004df8:	464b      	mov	r3, r9
 8004dfa:	488a      	ldr	r0, [pc, #552]	; (8005024 <__aeabi_dsub+0x35c>)
 8004dfc:	08e4      	lsrs	r4, r4, #3
 8004dfe:	4003      	ands	r3, r0
 8004e00:	0018      	movs	r0, r3
 8004e02:	0549      	lsls	r1, r1, #21
 8004e04:	075b      	lsls	r3, r3, #29
 8004e06:	0240      	lsls	r0, r0, #9
 8004e08:	4323      	orrs	r3, r4
 8004e0a:	0d4a      	lsrs	r2, r1, #21
 8004e0c:	0b04      	lsrs	r4, r0, #12
 8004e0e:	0512      	lsls	r2, r2, #20
 8004e10:	07ed      	lsls	r5, r5, #31
 8004e12:	4322      	orrs	r2, r4
 8004e14:	432a      	orrs	r2, r5
 8004e16:	0018      	movs	r0, r3
 8004e18:	0011      	movs	r1, r2
 8004e1a:	bcf0      	pop	{r4, r5, r6, r7}
 8004e1c:	46bb      	mov	fp, r7
 8004e1e:	46b2      	mov	sl, r6
 8004e20:	46a9      	mov	r9, r5
 8004e22:	46a0      	mov	r8, r4
 8004e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e26:	4642      	mov	r2, r8
 8004e28:	1a12      	subs	r2, r2, r0
 8004e2a:	2a00      	cmp	r2, #0
 8004e2c:	dd52      	ble.n	8004ed4 <__aeabi_dsub+0x20c>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	d100      	bne.n	8004e34 <__aeabi_dsub+0x16c>
 8004e32:	e09c      	b.n	8004f6e <__aeabi_dsub+0x2a6>
 8004e34:	45a0      	cmp	r8, r4
 8004e36:	d100      	bne.n	8004e3a <__aeabi_dsub+0x172>
 8004e38:	e0ca      	b.n	8004fd0 <__aeabi_dsub+0x308>
 8004e3a:	2080      	movs	r0, #128	; 0x80
 8004e3c:	0400      	lsls	r0, r0, #16
 8004e3e:	4301      	orrs	r1, r0
 8004e40:	2a38      	cmp	r2, #56	; 0x38
 8004e42:	dd00      	ble.n	8004e46 <__aeabi_dsub+0x17e>
 8004e44:	e149      	b.n	80050da <__aeabi_dsub+0x412>
 8004e46:	2a1f      	cmp	r2, #31
 8004e48:	dc00      	bgt.n	8004e4c <__aeabi_dsub+0x184>
 8004e4a:	e197      	b.n	800517c <__aeabi_dsub+0x4b4>
 8004e4c:	0010      	movs	r0, r2
 8004e4e:	000e      	movs	r6, r1
 8004e50:	3820      	subs	r0, #32
 8004e52:	40c6      	lsrs	r6, r0
 8004e54:	2a20      	cmp	r2, #32
 8004e56:	d004      	beq.n	8004e62 <__aeabi_dsub+0x19a>
 8004e58:	2040      	movs	r0, #64	; 0x40
 8004e5a:	1a82      	subs	r2, r0, r2
 8004e5c:	4091      	lsls	r1, r2
 8004e5e:	430f      	orrs	r7, r1
 8004e60:	46b9      	mov	r9, r7
 8004e62:	464c      	mov	r4, r9
 8004e64:	1e62      	subs	r2, r4, #1
 8004e66:	4194      	sbcs	r4, r2
 8004e68:	4334      	orrs	r4, r6
 8004e6a:	e13a      	b.n	80050e2 <__aeabi_dsub+0x41a>
 8004e6c:	000a      	movs	r2, r1
 8004e6e:	433a      	orrs	r2, r7
 8004e70:	d028      	beq.n	8004ec4 <__aeabi_dsub+0x1fc>
 8004e72:	46b3      	mov	fp, r6
 8004e74:	42b5      	cmp	r5, r6
 8004e76:	d02b      	beq.n	8004ed0 <__aeabi_dsub+0x208>
 8004e78:	4a6b      	ldr	r2, [pc, #428]	; (8005028 <__aeabi_dsub+0x360>)
 8004e7a:	4442      	add	r2, r8
 8004e7c:	2a00      	cmp	r2, #0
 8004e7e:	d05d      	beq.n	8004f3c <__aeabi_dsub+0x274>
 8004e80:	4642      	mov	r2, r8
 8004e82:	4644      	mov	r4, r8
 8004e84:	1a82      	subs	r2, r0, r2
 8004e86:	2c00      	cmp	r4, #0
 8004e88:	d000      	beq.n	8004e8c <__aeabi_dsub+0x1c4>
 8004e8a:	e0f5      	b.n	8005078 <__aeabi_dsub+0x3b0>
 8004e8c:	4665      	mov	r5, ip
 8004e8e:	431d      	orrs	r5, r3
 8004e90:	d100      	bne.n	8004e94 <__aeabi_dsub+0x1cc>
 8004e92:	e19c      	b.n	80051ce <__aeabi_dsub+0x506>
 8004e94:	1e55      	subs	r5, r2, #1
 8004e96:	2a01      	cmp	r2, #1
 8004e98:	d100      	bne.n	8004e9c <__aeabi_dsub+0x1d4>
 8004e9a:	e1fb      	b.n	8005294 <__aeabi_dsub+0x5cc>
 8004e9c:	4c60      	ldr	r4, [pc, #384]	; (8005020 <__aeabi_dsub+0x358>)
 8004e9e:	42a2      	cmp	r2, r4
 8004ea0:	d100      	bne.n	8004ea4 <__aeabi_dsub+0x1dc>
 8004ea2:	e1bd      	b.n	8005220 <__aeabi_dsub+0x558>
 8004ea4:	002a      	movs	r2, r5
 8004ea6:	e0f0      	b.n	800508a <__aeabi_dsub+0x3c2>
 8004ea8:	0008      	movs	r0, r1
 8004eaa:	4338      	orrs	r0, r7
 8004eac:	d100      	bne.n	8004eb0 <__aeabi_dsub+0x1e8>
 8004eae:	e0c3      	b.n	8005038 <__aeabi_dsub+0x370>
 8004eb0:	1e50      	subs	r0, r2, #1
 8004eb2:	2a01      	cmp	r2, #1
 8004eb4:	d100      	bne.n	8004eb8 <__aeabi_dsub+0x1f0>
 8004eb6:	e1a8      	b.n	800520a <__aeabi_dsub+0x542>
 8004eb8:	4c59      	ldr	r4, [pc, #356]	; (8005020 <__aeabi_dsub+0x358>)
 8004eba:	42a2      	cmp	r2, r4
 8004ebc:	d100      	bne.n	8004ec0 <__aeabi_dsub+0x1f8>
 8004ebe:	e087      	b.n	8004fd0 <__aeabi_dsub+0x308>
 8004ec0:	0002      	movs	r2, r0
 8004ec2:	e736      	b.n	8004d32 <__aeabi_dsub+0x6a>
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	4056      	eors	r6, r2
 8004ec8:	46b3      	mov	fp, r6
 8004eca:	42b5      	cmp	r5, r6
 8004ecc:	d000      	beq.n	8004ed0 <__aeabi_dsub+0x208>
 8004ece:	e721      	b.n	8004d14 <__aeabi_dsub+0x4c>
 8004ed0:	4a55      	ldr	r2, [pc, #340]	; (8005028 <__aeabi_dsub+0x360>)
 8004ed2:	4442      	add	r2, r8
 8004ed4:	2a00      	cmp	r2, #0
 8004ed6:	d100      	bne.n	8004eda <__aeabi_dsub+0x212>
 8004ed8:	e0b5      	b.n	8005046 <__aeabi_dsub+0x37e>
 8004eda:	4642      	mov	r2, r8
 8004edc:	4644      	mov	r4, r8
 8004ede:	1a82      	subs	r2, r0, r2
 8004ee0:	2c00      	cmp	r4, #0
 8004ee2:	d100      	bne.n	8004ee6 <__aeabi_dsub+0x21e>
 8004ee4:	e138      	b.n	8005158 <__aeabi_dsub+0x490>
 8004ee6:	4e4e      	ldr	r6, [pc, #312]	; (8005020 <__aeabi_dsub+0x358>)
 8004ee8:	42b0      	cmp	r0, r6
 8004eea:	d100      	bne.n	8004eee <__aeabi_dsub+0x226>
 8004eec:	e1de      	b.n	80052ac <__aeabi_dsub+0x5e4>
 8004eee:	2680      	movs	r6, #128	; 0x80
 8004ef0:	4664      	mov	r4, ip
 8004ef2:	0436      	lsls	r6, r6, #16
 8004ef4:	4334      	orrs	r4, r6
 8004ef6:	46a4      	mov	ip, r4
 8004ef8:	2a38      	cmp	r2, #56	; 0x38
 8004efa:	dd00      	ble.n	8004efe <__aeabi_dsub+0x236>
 8004efc:	e196      	b.n	800522c <__aeabi_dsub+0x564>
 8004efe:	2a1f      	cmp	r2, #31
 8004f00:	dd00      	ble.n	8004f04 <__aeabi_dsub+0x23c>
 8004f02:	e224      	b.n	800534e <__aeabi_dsub+0x686>
 8004f04:	2620      	movs	r6, #32
 8004f06:	1ab4      	subs	r4, r6, r2
 8004f08:	46a2      	mov	sl, r4
 8004f0a:	4664      	mov	r4, ip
 8004f0c:	4656      	mov	r6, sl
 8004f0e:	40b4      	lsls	r4, r6
 8004f10:	46a1      	mov	r9, r4
 8004f12:	001c      	movs	r4, r3
 8004f14:	464e      	mov	r6, r9
 8004f16:	40d4      	lsrs	r4, r2
 8004f18:	4326      	orrs	r6, r4
 8004f1a:	0034      	movs	r4, r6
 8004f1c:	4656      	mov	r6, sl
 8004f1e:	40b3      	lsls	r3, r6
 8004f20:	1e5e      	subs	r6, r3, #1
 8004f22:	41b3      	sbcs	r3, r6
 8004f24:	431c      	orrs	r4, r3
 8004f26:	4663      	mov	r3, ip
 8004f28:	40d3      	lsrs	r3, r2
 8004f2a:	18c9      	adds	r1, r1, r3
 8004f2c:	19e4      	adds	r4, r4, r7
 8004f2e:	42bc      	cmp	r4, r7
 8004f30:	41bf      	sbcs	r7, r7
 8004f32:	427f      	negs	r7, r7
 8004f34:	46b9      	mov	r9, r7
 8004f36:	4680      	mov	r8, r0
 8004f38:	4489      	add	r9, r1
 8004f3a:	e0d8      	b.n	80050ee <__aeabi_dsub+0x426>
 8004f3c:	4640      	mov	r0, r8
 8004f3e:	4c3b      	ldr	r4, [pc, #236]	; (800502c <__aeabi_dsub+0x364>)
 8004f40:	3001      	adds	r0, #1
 8004f42:	4220      	tst	r0, r4
 8004f44:	d000      	beq.n	8004f48 <__aeabi_dsub+0x280>
 8004f46:	e0b4      	b.n	80050b2 <__aeabi_dsub+0x3ea>
 8004f48:	4640      	mov	r0, r8
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d000      	beq.n	8004f50 <__aeabi_dsub+0x288>
 8004f4e:	e144      	b.n	80051da <__aeabi_dsub+0x512>
 8004f50:	4660      	mov	r0, ip
 8004f52:	4318      	orrs	r0, r3
 8004f54:	d100      	bne.n	8004f58 <__aeabi_dsub+0x290>
 8004f56:	e190      	b.n	800527a <__aeabi_dsub+0x5b2>
 8004f58:	0008      	movs	r0, r1
 8004f5a:	4338      	orrs	r0, r7
 8004f5c:	d000      	beq.n	8004f60 <__aeabi_dsub+0x298>
 8004f5e:	e1aa      	b.n	80052b6 <__aeabi_dsub+0x5ee>
 8004f60:	4661      	mov	r1, ip
 8004f62:	08db      	lsrs	r3, r3, #3
 8004f64:	0749      	lsls	r1, r1, #29
 8004f66:	430b      	orrs	r3, r1
 8004f68:	4661      	mov	r1, ip
 8004f6a:	08cc      	lsrs	r4, r1, #3
 8004f6c:	e027      	b.n	8004fbe <__aeabi_dsub+0x2f6>
 8004f6e:	0008      	movs	r0, r1
 8004f70:	4338      	orrs	r0, r7
 8004f72:	d061      	beq.n	8005038 <__aeabi_dsub+0x370>
 8004f74:	1e50      	subs	r0, r2, #1
 8004f76:	2a01      	cmp	r2, #1
 8004f78:	d100      	bne.n	8004f7c <__aeabi_dsub+0x2b4>
 8004f7a:	e139      	b.n	80051f0 <__aeabi_dsub+0x528>
 8004f7c:	42a2      	cmp	r2, r4
 8004f7e:	d027      	beq.n	8004fd0 <__aeabi_dsub+0x308>
 8004f80:	0002      	movs	r2, r0
 8004f82:	e75d      	b.n	8004e40 <__aeabi_dsub+0x178>
 8004f84:	0002      	movs	r2, r0
 8004f86:	391f      	subs	r1, #31
 8004f88:	40ca      	lsrs	r2, r1
 8004f8a:	0011      	movs	r1, r2
 8004f8c:	2b20      	cmp	r3, #32
 8004f8e:	d003      	beq.n	8004f98 <__aeabi_dsub+0x2d0>
 8004f90:	2240      	movs	r2, #64	; 0x40
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	4098      	lsls	r0, r3
 8004f96:	4304      	orrs	r4, r0
 8004f98:	1e63      	subs	r3, r4, #1
 8004f9a:	419c      	sbcs	r4, r3
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	4699      	mov	r9, r3
 8004fa0:	4698      	mov	r8, r3
 8004fa2:	430c      	orrs	r4, r1
 8004fa4:	0763      	lsls	r3, r4, #29
 8004fa6:	d000      	beq.n	8004faa <__aeabi_dsub+0x2e2>
 8004fa8:	e712      	b.n	8004dd0 <__aeabi_dsub+0x108>
 8004faa:	464b      	mov	r3, r9
 8004fac:	464a      	mov	r2, r9
 8004fae:	08e4      	lsrs	r4, r4, #3
 8004fb0:	075b      	lsls	r3, r3, #29
 8004fb2:	4323      	orrs	r3, r4
 8004fb4:	08d4      	lsrs	r4, r2, #3
 8004fb6:	4642      	mov	r2, r8
 8004fb8:	4919      	ldr	r1, [pc, #100]	; (8005020 <__aeabi_dsub+0x358>)
 8004fba:	428a      	cmp	r2, r1
 8004fbc:	d00e      	beq.n	8004fdc <__aeabi_dsub+0x314>
 8004fbe:	0324      	lsls	r4, r4, #12
 8004fc0:	0552      	lsls	r2, r2, #21
 8004fc2:	0b24      	lsrs	r4, r4, #12
 8004fc4:	0d52      	lsrs	r2, r2, #21
 8004fc6:	e722      	b.n	8004e0e <__aeabi_dsub+0x146>
 8004fc8:	000a      	movs	r2, r1
 8004fca:	2400      	movs	r4, #0
 8004fcc:	2300      	movs	r3, #0
 8004fce:	e71e      	b.n	8004e0e <__aeabi_dsub+0x146>
 8004fd0:	08db      	lsrs	r3, r3, #3
 8004fd2:	4662      	mov	r2, ip
 8004fd4:	0752      	lsls	r2, r2, #29
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	4662      	mov	r2, ip
 8004fda:	08d4      	lsrs	r4, r2, #3
 8004fdc:	001a      	movs	r2, r3
 8004fde:	4322      	orrs	r2, r4
 8004fe0:	d100      	bne.n	8004fe4 <__aeabi_dsub+0x31c>
 8004fe2:	e1fc      	b.n	80053de <__aeabi_dsub+0x716>
 8004fe4:	2280      	movs	r2, #128	; 0x80
 8004fe6:	0312      	lsls	r2, r2, #12
 8004fe8:	4314      	orrs	r4, r2
 8004fea:	0324      	lsls	r4, r4, #12
 8004fec:	4a0c      	ldr	r2, [pc, #48]	; (8005020 <__aeabi_dsub+0x358>)
 8004fee:	0b24      	lsrs	r4, r4, #12
 8004ff0:	e70d      	b.n	8004e0e <__aeabi_dsub+0x146>
 8004ff2:	0020      	movs	r0, r4
 8004ff4:	f000 fbae 	bl	8005754 <__clzsi2>
 8004ff8:	0001      	movs	r1, r0
 8004ffa:	3118      	adds	r1, #24
 8004ffc:	291f      	cmp	r1, #31
 8004ffe:	dc00      	bgt.n	8005002 <__aeabi_dsub+0x33a>
 8005000:	e6c4      	b.n	8004d8c <__aeabi_dsub+0xc4>
 8005002:	3808      	subs	r0, #8
 8005004:	4084      	lsls	r4, r0
 8005006:	4643      	mov	r3, r8
 8005008:	0020      	movs	r0, r4
 800500a:	2400      	movs	r4, #0
 800500c:	4588      	cmp	r8, r1
 800500e:	dc00      	bgt.n	8005012 <__aeabi_dsub+0x34a>
 8005010:	e6c8      	b.n	8004da4 <__aeabi_dsub+0xdc>
 8005012:	4a04      	ldr	r2, [pc, #16]	; (8005024 <__aeabi_dsub+0x35c>)
 8005014:	1a5b      	subs	r3, r3, r1
 8005016:	4010      	ands	r0, r2
 8005018:	4698      	mov	r8, r3
 800501a:	4681      	mov	r9, r0
 800501c:	e6d6      	b.n	8004dcc <__aeabi_dsub+0x104>
 800501e:	46c0      	nop			; (mov r8, r8)
 8005020:	000007ff 	.word	0x000007ff
 8005024:	ff7fffff 	.word	0xff7fffff
 8005028:	fffff801 	.word	0xfffff801
 800502c:	000007fe 	.word	0x000007fe
 8005030:	430f      	orrs	r7, r1
 8005032:	1e7a      	subs	r2, r7, #1
 8005034:	4197      	sbcs	r7, r2
 8005036:	e691      	b.n	8004d5c <__aeabi_dsub+0x94>
 8005038:	4661      	mov	r1, ip
 800503a:	08db      	lsrs	r3, r3, #3
 800503c:	0749      	lsls	r1, r1, #29
 800503e:	430b      	orrs	r3, r1
 8005040:	4661      	mov	r1, ip
 8005042:	08cc      	lsrs	r4, r1, #3
 8005044:	e7b8      	b.n	8004fb8 <__aeabi_dsub+0x2f0>
 8005046:	4640      	mov	r0, r8
 8005048:	4cd3      	ldr	r4, [pc, #844]	; (8005398 <__aeabi_dsub+0x6d0>)
 800504a:	3001      	adds	r0, #1
 800504c:	4220      	tst	r0, r4
 800504e:	d000      	beq.n	8005052 <__aeabi_dsub+0x38a>
 8005050:	e0a2      	b.n	8005198 <__aeabi_dsub+0x4d0>
 8005052:	4640      	mov	r0, r8
 8005054:	2800      	cmp	r0, #0
 8005056:	d000      	beq.n	800505a <__aeabi_dsub+0x392>
 8005058:	e101      	b.n	800525e <__aeabi_dsub+0x596>
 800505a:	4660      	mov	r0, ip
 800505c:	4318      	orrs	r0, r3
 800505e:	d100      	bne.n	8005062 <__aeabi_dsub+0x39a>
 8005060:	e15e      	b.n	8005320 <__aeabi_dsub+0x658>
 8005062:	0008      	movs	r0, r1
 8005064:	4338      	orrs	r0, r7
 8005066:	d000      	beq.n	800506a <__aeabi_dsub+0x3a2>
 8005068:	e15f      	b.n	800532a <__aeabi_dsub+0x662>
 800506a:	4661      	mov	r1, ip
 800506c:	08db      	lsrs	r3, r3, #3
 800506e:	0749      	lsls	r1, r1, #29
 8005070:	430b      	orrs	r3, r1
 8005072:	4661      	mov	r1, ip
 8005074:	08cc      	lsrs	r4, r1, #3
 8005076:	e7a2      	b.n	8004fbe <__aeabi_dsub+0x2f6>
 8005078:	4dc8      	ldr	r5, [pc, #800]	; (800539c <__aeabi_dsub+0x6d4>)
 800507a:	42a8      	cmp	r0, r5
 800507c:	d100      	bne.n	8005080 <__aeabi_dsub+0x3b8>
 800507e:	e0cf      	b.n	8005220 <__aeabi_dsub+0x558>
 8005080:	2580      	movs	r5, #128	; 0x80
 8005082:	4664      	mov	r4, ip
 8005084:	042d      	lsls	r5, r5, #16
 8005086:	432c      	orrs	r4, r5
 8005088:	46a4      	mov	ip, r4
 800508a:	2a38      	cmp	r2, #56	; 0x38
 800508c:	dc56      	bgt.n	800513c <__aeabi_dsub+0x474>
 800508e:	2a1f      	cmp	r2, #31
 8005090:	dd00      	ble.n	8005094 <__aeabi_dsub+0x3cc>
 8005092:	e0d1      	b.n	8005238 <__aeabi_dsub+0x570>
 8005094:	2520      	movs	r5, #32
 8005096:	001e      	movs	r6, r3
 8005098:	1aad      	subs	r5, r5, r2
 800509a:	4664      	mov	r4, ip
 800509c:	40ab      	lsls	r3, r5
 800509e:	40ac      	lsls	r4, r5
 80050a0:	40d6      	lsrs	r6, r2
 80050a2:	1e5d      	subs	r5, r3, #1
 80050a4:	41ab      	sbcs	r3, r5
 80050a6:	4334      	orrs	r4, r6
 80050a8:	4323      	orrs	r3, r4
 80050aa:	4664      	mov	r4, ip
 80050ac:	40d4      	lsrs	r4, r2
 80050ae:	1b09      	subs	r1, r1, r4
 80050b0:	e049      	b.n	8005146 <__aeabi_dsub+0x47e>
 80050b2:	4660      	mov	r0, ip
 80050b4:	1bdc      	subs	r4, r3, r7
 80050b6:	1a46      	subs	r6, r0, r1
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	4180      	sbcs	r0, r0
 80050bc:	4240      	negs	r0, r0
 80050be:	4681      	mov	r9, r0
 80050c0:	0030      	movs	r0, r6
 80050c2:	464e      	mov	r6, r9
 80050c4:	1b80      	subs	r0, r0, r6
 80050c6:	4681      	mov	r9, r0
 80050c8:	0200      	lsls	r0, r0, #8
 80050ca:	d476      	bmi.n	80051ba <__aeabi_dsub+0x4f2>
 80050cc:	464b      	mov	r3, r9
 80050ce:	4323      	orrs	r3, r4
 80050d0:	d000      	beq.n	80050d4 <__aeabi_dsub+0x40c>
 80050d2:	e652      	b.n	8004d7a <__aeabi_dsub+0xb2>
 80050d4:	2400      	movs	r4, #0
 80050d6:	2500      	movs	r5, #0
 80050d8:	e771      	b.n	8004fbe <__aeabi_dsub+0x2f6>
 80050da:	4339      	orrs	r1, r7
 80050dc:	000c      	movs	r4, r1
 80050de:	1e62      	subs	r2, r4, #1
 80050e0:	4194      	sbcs	r4, r2
 80050e2:	18e4      	adds	r4, r4, r3
 80050e4:	429c      	cmp	r4, r3
 80050e6:	419b      	sbcs	r3, r3
 80050e8:	425b      	negs	r3, r3
 80050ea:	4463      	add	r3, ip
 80050ec:	4699      	mov	r9, r3
 80050ee:	464b      	mov	r3, r9
 80050f0:	021b      	lsls	r3, r3, #8
 80050f2:	d400      	bmi.n	80050f6 <__aeabi_dsub+0x42e>
 80050f4:	e756      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 80050f6:	2301      	movs	r3, #1
 80050f8:	469c      	mov	ip, r3
 80050fa:	4ba8      	ldr	r3, [pc, #672]	; (800539c <__aeabi_dsub+0x6d4>)
 80050fc:	44e0      	add	r8, ip
 80050fe:	4598      	cmp	r8, r3
 8005100:	d038      	beq.n	8005174 <__aeabi_dsub+0x4ac>
 8005102:	464b      	mov	r3, r9
 8005104:	48a6      	ldr	r0, [pc, #664]	; (80053a0 <__aeabi_dsub+0x6d8>)
 8005106:	2201      	movs	r2, #1
 8005108:	4003      	ands	r3, r0
 800510a:	0018      	movs	r0, r3
 800510c:	0863      	lsrs	r3, r4, #1
 800510e:	4014      	ands	r4, r2
 8005110:	431c      	orrs	r4, r3
 8005112:	07c3      	lsls	r3, r0, #31
 8005114:	431c      	orrs	r4, r3
 8005116:	0843      	lsrs	r3, r0, #1
 8005118:	4699      	mov	r9, r3
 800511a:	e657      	b.n	8004dcc <__aeabi_dsub+0x104>
 800511c:	0010      	movs	r0, r2
 800511e:	000e      	movs	r6, r1
 8005120:	3820      	subs	r0, #32
 8005122:	40c6      	lsrs	r6, r0
 8005124:	2a20      	cmp	r2, #32
 8005126:	d004      	beq.n	8005132 <__aeabi_dsub+0x46a>
 8005128:	2040      	movs	r0, #64	; 0x40
 800512a:	1a82      	subs	r2, r0, r2
 800512c:	4091      	lsls	r1, r2
 800512e:	430f      	orrs	r7, r1
 8005130:	46b9      	mov	r9, r7
 8005132:	464f      	mov	r7, r9
 8005134:	1e7a      	subs	r2, r7, #1
 8005136:	4197      	sbcs	r7, r2
 8005138:	4337      	orrs	r7, r6
 800513a:	e60f      	b.n	8004d5c <__aeabi_dsub+0x94>
 800513c:	4662      	mov	r2, ip
 800513e:	431a      	orrs	r2, r3
 8005140:	0013      	movs	r3, r2
 8005142:	1e5a      	subs	r2, r3, #1
 8005144:	4193      	sbcs	r3, r2
 8005146:	1afc      	subs	r4, r7, r3
 8005148:	42a7      	cmp	r7, r4
 800514a:	41bf      	sbcs	r7, r7
 800514c:	427f      	negs	r7, r7
 800514e:	1bcb      	subs	r3, r1, r7
 8005150:	4699      	mov	r9, r3
 8005152:	465d      	mov	r5, fp
 8005154:	4680      	mov	r8, r0
 8005156:	e608      	b.n	8004d6a <__aeabi_dsub+0xa2>
 8005158:	4666      	mov	r6, ip
 800515a:	431e      	orrs	r6, r3
 800515c:	d100      	bne.n	8005160 <__aeabi_dsub+0x498>
 800515e:	e0be      	b.n	80052de <__aeabi_dsub+0x616>
 8005160:	1e56      	subs	r6, r2, #1
 8005162:	2a01      	cmp	r2, #1
 8005164:	d100      	bne.n	8005168 <__aeabi_dsub+0x4a0>
 8005166:	e109      	b.n	800537c <__aeabi_dsub+0x6b4>
 8005168:	4c8c      	ldr	r4, [pc, #560]	; (800539c <__aeabi_dsub+0x6d4>)
 800516a:	42a2      	cmp	r2, r4
 800516c:	d100      	bne.n	8005170 <__aeabi_dsub+0x4a8>
 800516e:	e119      	b.n	80053a4 <__aeabi_dsub+0x6dc>
 8005170:	0032      	movs	r2, r6
 8005172:	e6c1      	b.n	8004ef8 <__aeabi_dsub+0x230>
 8005174:	4642      	mov	r2, r8
 8005176:	2400      	movs	r4, #0
 8005178:	2300      	movs	r3, #0
 800517a:	e648      	b.n	8004e0e <__aeabi_dsub+0x146>
 800517c:	2020      	movs	r0, #32
 800517e:	000c      	movs	r4, r1
 8005180:	1a80      	subs	r0, r0, r2
 8005182:	003e      	movs	r6, r7
 8005184:	4087      	lsls	r7, r0
 8005186:	4084      	lsls	r4, r0
 8005188:	40d6      	lsrs	r6, r2
 800518a:	1e78      	subs	r0, r7, #1
 800518c:	4187      	sbcs	r7, r0
 800518e:	40d1      	lsrs	r1, r2
 8005190:	4334      	orrs	r4, r6
 8005192:	433c      	orrs	r4, r7
 8005194:	448c      	add	ip, r1
 8005196:	e7a4      	b.n	80050e2 <__aeabi_dsub+0x41a>
 8005198:	4a80      	ldr	r2, [pc, #512]	; (800539c <__aeabi_dsub+0x6d4>)
 800519a:	4290      	cmp	r0, r2
 800519c:	d100      	bne.n	80051a0 <__aeabi_dsub+0x4d8>
 800519e:	e0e9      	b.n	8005374 <__aeabi_dsub+0x6ac>
 80051a0:	19df      	adds	r7, r3, r7
 80051a2:	429f      	cmp	r7, r3
 80051a4:	419b      	sbcs	r3, r3
 80051a6:	4461      	add	r1, ip
 80051a8:	425b      	negs	r3, r3
 80051aa:	18c9      	adds	r1, r1, r3
 80051ac:	07cc      	lsls	r4, r1, #31
 80051ae:	087f      	lsrs	r7, r7, #1
 80051b0:	084b      	lsrs	r3, r1, #1
 80051b2:	4699      	mov	r9, r3
 80051b4:	4680      	mov	r8, r0
 80051b6:	433c      	orrs	r4, r7
 80051b8:	e6f4      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 80051ba:	1afc      	subs	r4, r7, r3
 80051bc:	42a7      	cmp	r7, r4
 80051be:	41bf      	sbcs	r7, r7
 80051c0:	4663      	mov	r3, ip
 80051c2:	427f      	negs	r7, r7
 80051c4:	1ac9      	subs	r1, r1, r3
 80051c6:	1bcb      	subs	r3, r1, r7
 80051c8:	4699      	mov	r9, r3
 80051ca:	465d      	mov	r5, fp
 80051cc:	e5d5      	b.n	8004d7a <__aeabi_dsub+0xb2>
 80051ce:	08ff      	lsrs	r7, r7, #3
 80051d0:	074b      	lsls	r3, r1, #29
 80051d2:	465d      	mov	r5, fp
 80051d4:	433b      	orrs	r3, r7
 80051d6:	08cc      	lsrs	r4, r1, #3
 80051d8:	e6ee      	b.n	8004fb8 <__aeabi_dsub+0x2f0>
 80051da:	4662      	mov	r2, ip
 80051dc:	431a      	orrs	r2, r3
 80051de:	d000      	beq.n	80051e2 <__aeabi_dsub+0x51a>
 80051e0:	e082      	b.n	80052e8 <__aeabi_dsub+0x620>
 80051e2:	000b      	movs	r3, r1
 80051e4:	433b      	orrs	r3, r7
 80051e6:	d11b      	bne.n	8005220 <__aeabi_dsub+0x558>
 80051e8:	2480      	movs	r4, #128	; 0x80
 80051ea:	2500      	movs	r5, #0
 80051ec:	0324      	lsls	r4, r4, #12
 80051ee:	e6f9      	b.n	8004fe4 <__aeabi_dsub+0x31c>
 80051f0:	19dc      	adds	r4, r3, r7
 80051f2:	429c      	cmp	r4, r3
 80051f4:	419b      	sbcs	r3, r3
 80051f6:	4461      	add	r1, ip
 80051f8:	4689      	mov	r9, r1
 80051fa:	425b      	negs	r3, r3
 80051fc:	4499      	add	r9, r3
 80051fe:	464b      	mov	r3, r9
 8005200:	021b      	lsls	r3, r3, #8
 8005202:	d444      	bmi.n	800528e <__aeabi_dsub+0x5c6>
 8005204:	2301      	movs	r3, #1
 8005206:	4698      	mov	r8, r3
 8005208:	e6cc      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 800520a:	1bdc      	subs	r4, r3, r7
 800520c:	4662      	mov	r2, ip
 800520e:	42a3      	cmp	r3, r4
 8005210:	419b      	sbcs	r3, r3
 8005212:	1a51      	subs	r1, r2, r1
 8005214:	425b      	negs	r3, r3
 8005216:	1acb      	subs	r3, r1, r3
 8005218:	4699      	mov	r9, r3
 800521a:	2301      	movs	r3, #1
 800521c:	4698      	mov	r8, r3
 800521e:	e5a4      	b.n	8004d6a <__aeabi_dsub+0xa2>
 8005220:	08ff      	lsrs	r7, r7, #3
 8005222:	074b      	lsls	r3, r1, #29
 8005224:	465d      	mov	r5, fp
 8005226:	433b      	orrs	r3, r7
 8005228:	08cc      	lsrs	r4, r1, #3
 800522a:	e6d7      	b.n	8004fdc <__aeabi_dsub+0x314>
 800522c:	4662      	mov	r2, ip
 800522e:	431a      	orrs	r2, r3
 8005230:	0014      	movs	r4, r2
 8005232:	1e63      	subs	r3, r4, #1
 8005234:	419c      	sbcs	r4, r3
 8005236:	e679      	b.n	8004f2c <__aeabi_dsub+0x264>
 8005238:	0015      	movs	r5, r2
 800523a:	4664      	mov	r4, ip
 800523c:	3d20      	subs	r5, #32
 800523e:	40ec      	lsrs	r4, r5
 8005240:	46a0      	mov	r8, r4
 8005242:	2a20      	cmp	r2, #32
 8005244:	d005      	beq.n	8005252 <__aeabi_dsub+0x58a>
 8005246:	2540      	movs	r5, #64	; 0x40
 8005248:	4664      	mov	r4, ip
 800524a:	1aaa      	subs	r2, r5, r2
 800524c:	4094      	lsls	r4, r2
 800524e:	4323      	orrs	r3, r4
 8005250:	469a      	mov	sl, r3
 8005252:	4654      	mov	r4, sl
 8005254:	1e63      	subs	r3, r4, #1
 8005256:	419c      	sbcs	r4, r3
 8005258:	4643      	mov	r3, r8
 800525a:	4323      	orrs	r3, r4
 800525c:	e773      	b.n	8005146 <__aeabi_dsub+0x47e>
 800525e:	4662      	mov	r2, ip
 8005260:	431a      	orrs	r2, r3
 8005262:	d023      	beq.n	80052ac <__aeabi_dsub+0x5e4>
 8005264:	000a      	movs	r2, r1
 8005266:	433a      	orrs	r2, r7
 8005268:	d000      	beq.n	800526c <__aeabi_dsub+0x5a4>
 800526a:	e0a0      	b.n	80053ae <__aeabi_dsub+0x6e6>
 800526c:	4662      	mov	r2, ip
 800526e:	08db      	lsrs	r3, r3, #3
 8005270:	0752      	lsls	r2, r2, #29
 8005272:	4313      	orrs	r3, r2
 8005274:	4662      	mov	r2, ip
 8005276:	08d4      	lsrs	r4, r2, #3
 8005278:	e6b0      	b.n	8004fdc <__aeabi_dsub+0x314>
 800527a:	000b      	movs	r3, r1
 800527c:	433b      	orrs	r3, r7
 800527e:	d100      	bne.n	8005282 <__aeabi_dsub+0x5ba>
 8005280:	e728      	b.n	80050d4 <__aeabi_dsub+0x40c>
 8005282:	08ff      	lsrs	r7, r7, #3
 8005284:	074b      	lsls	r3, r1, #29
 8005286:	465d      	mov	r5, fp
 8005288:	433b      	orrs	r3, r7
 800528a:	08cc      	lsrs	r4, r1, #3
 800528c:	e697      	b.n	8004fbe <__aeabi_dsub+0x2f6>
 800528e:	2302      	movs	r3, #2
 8005290:	4698      	mov	r8, r3
 8005292:	e736      	b.n	8005102 <__aeabi_dsub+0x43a>
 8005294:	1afc      	subs	r4, r7, r3
 8005296:	42a7      	cmp	r7, r4
 8005298:	41bf      	sbcs	r7, r7
 800529a:	4663      	mov	r3, ip
 800529c:	427f      	negs	r7, r7
 800529e:	1ac9      	subs	r1, r1, r3
 80052a0:	1bcb      	subs	r3, r1, r7
 80052a2:	4699      	mov	r9, r3
 80052a4:	2301      	movs	r3, #1
 80052a6:	465d      	mov	r5, fp
 80052a8:	4698      	mov	r8, r3
 80052aa:	e55e      	b.n	8004d6a <__aeabi_dsub+0xa2>
 80052ac:	074b      	lsls	r3, r1, #29
 80052ae:	08ff      	lsrs	r7, r7, #3
 80052b0:	433b      	orrs	r3, r7
 80052b2:	08cc      	lsrs	r4, r1, #3
 80052b4:	e692      	b.n	8004fdc <__aeabi_dsub+0x314>
 80052b6:	1bdc      	subs	r4, r3, r7
 80052b8:	4660      	mov	r0, ip
 80052ba:	42a3      	cmp	r3, r4
 80052bc:	41b6      	sbcs	r6, r6
 80052be:	1a40      	subs	r0, r0, r1
 80052c0:	4276      	negs	r6, r6
 80052c2:	1b80      	subs	r0, r0, r6
 80052c4:	4681      	mov	r9, r0
 80052c6:	0200      	lsls	r0, r0, #8
 80052c8:	d560      	bpl.n	800538c <__aeabi_dsub+0x6c4>
 80052ca:	1afc      	subs	r4, r7, r3
 80052cc:	42a7      	cmp	r7, r4
 80052ce:	41bf      	sbcs	r7, r7
 80052d0:	4663      	mov	r3, ip
 80052d2:	427f      	negs	r7, r7
 80052d4:	1ac9      	subs	r1, r1, r3
 80052d6:	1bcb      	subs	r3, r1, r7
 80052d8:	4699      	mov	r9, r3
 80052da:	465d      	mov	r5, fp
 80052dc:	e576      	b.n	8004dcc <__aeabi_dsub+0x104>
 80052de:	08ff      	lsrs	r7, r7, #3
 80052e0:	074b      	lsls	r3, r1, #29
 80052e2:	433b      	orrs	r3, r7
 80052e4:	08cc      	lsrs	r4, r1, #3
 80052e6:	e667      	b.n	8004fb8 <__aeabi_dsub+0x2f0>
 80052e8:	000a      	movs	r2, r1
 80052ea:	08db      	lsrs	r3, r3, #3
 80052ec:	433a      	orrs	r2, r7
 80052ee:	d100      	bne.n	80052f2 <__aeabi_dsub+0x62a>
 80052f0:	e66f      	b.n	8004fd2 <__aeabi_dsub+0x30a>
 80052f2:	4662      	mov	r2, ip
 80052f4:	0752      	lsls	r2, r2, #29
 80052f6:	4313      	orrs	r3, r2
 80052f8:	4662      	mov	r2, ip
 80052fa:	08d4      	lsrs	r4, r2, #3
 80052fc:	2280      	movs	r2, #128	; 0x80
 80052fe:	0312      	lsls	r2, r2, #12
 8005300:	4214      	tst	r4, r2
 8005302:	d007      	beq.n	8005314 <__aeabi_dsub+0x64c>
 8005304:	08c8      	lsrs	r0, r1, #3
 8005306:	4210      	tst	r0, r2
 8005308:	d104      	bne.n	8005314 <__aeabi_dsub+0x64c>
 800530a:	465d      	mov	r5, fp
 800530c:	0004      	movs	r4, r0
 800530e:	08fb      	lsrs	r3, r7, #3
 8005310:	0749      	lsls	r1, r1, #29
 8005312:	430b      	orrs	r3, r1
 8005314:	0f5a      	lsrs	r2, r3, #29
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	08db      	lsrs	r3, r3, #3
 800531a:	0752      	lsls	r2, r2, #29
 800531c:	4313      	orrs	r3, r2
 800531e:	e65d      	b.n	8004fdc <__aeabi_dsub+0x314>
 8005320:	074b      	lsls	r3, r1, #29
 8005322:	08ff      	lsrs	r7, r7, #3
 8005324:	433b      	orrs	r3, r7
 8005326:	08cc      	lsrs	r4, r1, #3
 8005328:	e649      	b.n	8004fbe <__aeabi_dsub+0x2f6>
 800532a:	19dc      	adds	r4, r3, r7
 800532c:	429c      	cmp	r4, r3
 800532e:	419b      	sbcs	r3, r3
 8005330:	4461      	add	r1, ip
 8005332:	4689      	mov	r9, r1
 8005334:	425b      	negs	r3, r3
 8005336:	4499      	add	r9, r3
 8005338:	464b      	mov	r3, r9
 800533a:	021b      	lsls	r3, r3, #8
 800533c:	d400      	bmi.n	8005340 <__aeabi_dsub+0x678>
 800533e:	e631      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 8005340:	464a      	mov	r2, r9
 8005342:	4b17      	ldr	r3, [pc, #92]	; (80053a0 <__aeabi_dsub+0x6d8>)
 8005344:	401a      	ands	r2, r3
 8005346:	2301      	movs	r3, #1
 8005348:	4691      	mov	r9, r2
 800534a:	4698      	mov	r8, r3
 800534c:	e62a      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 800534e:	0016      	movs	r6, r2
 8005350:	4664      	mov	r4, ip
 8005352:	3e20      	subs	r6, #32
 8005354:	40f4      	lsrs	r4, r6
 8005356:	46a0      	mov	r8, r4
 8005358:	2a20      	cmp	r2, #32
 800535a:	d005      	beq.n	8005368 <__aeabi_dsub+0x6a0>
 800535c:	2640      	movs	r6, #64	; 0x40
 800535e:	4664      	mov	r4, ip
 8005360:	1ab2      	subs	r2, r6, r2
 8005362:	4094      	lsls	r4, r2
 8005364:	4323      	orrs	r3, r4
 8005366:	469a      	mov	sl, r3
 8005368:	4654      	mov	r4, sl
 800536a:	1e63      	subs	r3, r4, #1
 800536c:	419c      	sbcs	r4, r3
 800536e:	4643      	mov	r3, r8
 8005370:	431c      	orrs	r4, r3
 8005372:	e5db      	b.n	8004f2c <__aeabi_dsub+0x264>
 8005374:	0002      	movs	r2, r0
 8005376:	2400      	movs	r4, #0
 8005378:	2300      	movs	r3, #0
 800537a:	e548      	b.n	8004e0e <__aeabi_dsub+0x146>
 800537c:	19dc      	adds	r4, r3, r7
 800537e:	42bc      	cmp	r4, r7
 8005380:	41bf      	sbcs	r7, r7
 8005382:	4461      	add	r1, ip
 8005384:	4689      	mov	r9, r1
 8005386:	427f      	negs	r7, r7
 8005388:	44b9      	add	r9, r7
 800538a:	e738      	b.n	80051fe <__aeabi_dsub+0x536>
 800538c:	464b      	mov	r3, r9
 800538e:	4323      	orrs	r3, r4
 8005390:	d100      	bne.n	8005394 <__aeabi_dsub+0x6cc>
 8005392:	e69f      	b.n	80050d4 <__aeabi_dsub+0x40c>
 8005394:	e606      	b.n	8004fa4 <__aeabi_dsub+0x2dc>
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	000007fe 	.word	0x000007fe
 800539c:	000007ff 	.word	0x000007ff
 80053a0:	ff7fffff 	.word	0xff7fffff
 80053a4:	08ff      	lsrs	r7, r7, #3
 80053a6:	074b      	lsls	r3, r1, #29
 80053a8:	433b      	orrs	r3, r7
 80053aa:	08cc      	lsrs	r4, r1, #3
 80053ac:	e616      	b.n	8004fdc <__aeabi_dsub+0x314>
 80053ae:	4662      	mov	r2, ip
 80053b0:	08db      	lsrs	r3, r3, #3
 80053b2:	0752      	lsls	r2, r2, #29
 80053b4:	4313      	orrs	r3, r2
 80053b6:	4662      	mov	r2, ip
 80053b8:	08d4      	lsrs	r4, r2, #3
 80053ba:	2280      	movs	r2, #128	; 0x80
 80053bc:	0312      	lsls	r2, r2, #12
 80053be:	4214      	tst	r4, r2
 80053c0:	d007      	beq.n	80053d2 <__aeabi_dsub+0x70a>
 80053c2:	08c8      	lsrs	r0, r1, #3
 80053c4:	4210      	tst	r0, r2
 80053c6:	d104      	bne.n	80053d2 <__aeabi_dsub+0x70a>
 80053c8:	465d      	mov	r5, fp
 80053ca:	0004      	movs	r4, r0
 80053cc:	08fb      	lsrs	r3, r7, #3
 80053ce:	0749      	lsls	r1, r1, #29
 80053d0:	430b      	orrs	r3, r1
 80053d2:	0f5a      	lsrs	r2, r3, #29
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	0752      	lsls	r2, r2, #29
 80053d8:	08db      	lsrs	r3, r3, #3
 80053da:	4313      	orrs	r3, r2
 80053dc:	e5fe      	b.n	8004fdc <__aeabi_dsub+0x314>
 80053de:	2300      	movs	r3, #0
 80053e0:	4a01      	ldr	r2, [pc, #4]	; (80053e8 <__aeabi_dsub+0x720>)
 80053e2:	001c      	movs	r4, r3
 80053e4:	e513      	b.n	8004e0e <__aeabi_dsub+0x146>
 80053e6:	46c0      	nop			; (mov r8, r8)
 80053e8:	000007ff 	.word	0x000007ff

080053ec <__aeabi_dcmpun>:
 80053ec:	b570      	push	{r4, r5, r6, lr}
 80053ee:	0005      	movs	r5, r0
 80053f0:	480c      	ldr	r0, [pc, #48]	; (8005424 <__aeabi_dcmpun+0x38>)
 80053f2:	031c      	lsls	r4, r3, #12
 80053f4:	0016      	movs	r6, r2
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	030a      	lsls	r2, r1, #12
 80053fa:	0049      	lsls	r1, r1, #1
 80053fc:	0b12      	lsrs	r2, r2, #12
 80053fe:	0d49      	lsrs	r1, r1, #21
 8005400:	0b24      	lsrs	r4, r4, #12
 8005402:	0d5b      	lsrs	r3, r3, #21
 8005404:	4281      	cmp	r1, r0
 8005406:	d008      	beq.n	800541a <__aeabi_dcmpun+0x2e>
 8005408:	4a06      	ldr	r2, [pc, #24]	; (8005424 <__aeabi_dcmpun+0x38>)
 800540a:	2000      	movs	r0, #0
 800540c:	4293      	cmp	r3, r2
 800540e:	d103      	bne.n	8005418 <__aeabi_dcmpun+0x2c>
 8005410:	0020      	movs	r0, r4
 8005412:	4330      	orrs	r0, r6
 8005414:	1e43      	subs	r3, r0, #1
 8005416:	4198      	sbcs	r0, r3
 8005418:	bd70      	pop	{r4, r5, r6, pc}
 800541a:	2001      	movs	r0, #1
 800541c:	432a      	orrs	r2, r5
 800541e:	d1fb      	bne.n	8005418 <__aeabi_dcmpun+0x2c>
 8005420:	e7f2      	b.n	8005408 <__aeabi_dcmpun+0x1c>
 8005422:	46c0      	nop			; (mov r8, r8)
 8005424:	000007ff 	.word	0x000007ff

08005428 <__aeabi_d2iz>:
 8005428:	000a      	movs	r2, r1
 800542a:	b530      	push	{r4, r5, lr}
 800542c:	4c13      	ldr	r4, [pc, #76]	; (800547c <__aeabi_d2iz+0x54>)
 800542e:	0053      	lsls	r3, r2, #1
 8005430:	0309      	lsls	r1, r1, #12
 8005432:	0005      	movs	r5, r0
 8005434:	0b09      	lsrs	r1, r1, #12
 8005436:	2000      	movs	r0, #0
 8005438:	0d5b      	lsrs	r3, r3, #21
 800543a:	0fd2      	lsrs	r2, r2, #31
 800543c:	42a3      	cmp	r3, r4
 800543e:	dd04      	ble.n	800544a <__aeabi_d2iz+0x22>
 8005440:	480f      	ldr	r0, [pc, #60]	; (8005480 <__aeabi_d2iz+0x58>)
 8005442:	4283      	cmp	r3, r0
 8005444:	dd02      	ble.n	800544c <__aeabi_d2iz+0x24>
 8005446:	4b0f      	ldr	r3, [pc, #60]	; (8005484 <__aeabi_d2iz+0x5c>)
 8005448:	18d0      	adds	r0, r2, r3
 800544a:	bd30      	pop	{r4, r5, pc}
 800544c:	2080      	movs	r0, #128	; 0x80
 800544e:	0340      	lsls	r0, r0, #13
 8005450:	4301      	orrs	r1, r0
 8005452:	480d      	ldr	r0, [pc, #52]	; (8005488 <__aeabi_d2iz+0x60>)
 8005454:	1ac0      	subs	r0, r0, r3
 8005456:	281f      	cmp	r0, #31
 8005458:	dd08      	ble.n	800546c <__aeabi_d2iz+0x44>
 800545a:	480c      	ldr	r0, [pc, #48]	; (800548c <__aeabi_d2iz+0x64>)
 800545c:	1ac3      	subs	r3, r0, r3
 800545e:	40d9      	lsrs	r1, r3
 8005460:	000b      	movs	r3, r1
 8005462:	4258      	negs	r0, r3
 8005464:	2a00      	cmp	r2, #0
 8005466:	d1f0      	bne.n	800544a <__aeabi_d2iz+0x22>
 8005468:	0018      	movs	r0, r3
 800546a:	e7ee      	b.n	800544a <__aeabi_d2iz+0x22>
 800546c:	4c08      	ldr	r4, [pc, #32]	; (8005490 <__aeabi_d2iz+0x68>)
 800546e:	40c5      	lsrs	r5, r0
 8005470:	46a4      	mov	ip, r4
 8005472:	4463      	add	r3, ip
 8005474:	4099      	lsls	r1, r3
 8005476:	000b      	movs	r3, r1
 8005478:	432b      	orrs	r3, r5
 800547a:	e7f2      	b.n	8005462 <__aeabi_d2iz+0x3a>
 800547c:	000003fe 	.word	0x000003fe
 8005480:	0000041d 	.word	0x0000041d
 8005484:	7fffffff 	.word	0x7fffffff
 8005488:	00000433 	.word	0x00000433
 800548c:	00000413 	.word	0x00000413
 8005490:	fffffbed 	.word	0xfffffbed

08005494 <__aeabi_i2d>:
 8005494:	b570      	push	{r4, r5, r6, lr}
 8005496:	2800      	cmp	r0, #0
 8005498:	d016      	beq.n	80054c8 <__aeabi_i2d+0x34>
 800549a:	17c3      	asrs	r3, r0, #31
 800549c:	18c5      	adds	r5, r0, r3
 800549e:	405d      	eors	r5, r3
 80054a0:	0fc4      	lsrs	r4, r0, #31
 80054a2:	0028      	movs	r0, r5
 80054a4:	f000 f956 	bl	8005754 <__clzsi2>
 80054a8:	4a11      	ldr	r2, [pc, #68]	; (80054f0 <__aeabi_i2d+0x5c>)
 80054aa:	1a12      	subs	r2, r2, r0
 80054ac:	280a      	cmp	r0, #10
 80054ae:	dc16      	bgt.n	80054de <__aeabi_i2d+0x4a>
 80054b0:	0003      	movs	r3, r0
 80054b2:	002e      	movs	r6, r5
 80054b4:	3315      	adds	r3, #21
 80054b6:	409e      	lsls	r6, r3
 80054b8:	230b      	movs	r3, #11
 80054ba:	1a18      	subs	r0, r3, r0
 80054bc:	40c5      	lsrs	r5, r0
 80054be:	0552      	lsls	r2, r2, #21
 80054c0:	032d      	lsls	r5, r5, #12
 80054c2:	0b2d      	lsrs	r5, r5, #12
 80054c4:	0d53      	lsrs	r3, r2, #21
 80054c6:	e003      	b.n	80054d0 <__aeabi_i2d+0x3c>
 80054c8:	2400      	movs	r4, #0
 80054ca:	2300      	movs	r3, #0
 80054cc:	2500      	movs	r5, #0
 80054ce:	2600      	movs	r6, #0
 80054d0:	051b      	lsls	r3, r3, #20
 80054d2:	432b      	orrs	r3, r5
 80054d4:	07e4      	lsls	r4, r4, #31
 80054d6:	4323      	orrs	r3, r4
 80054d8:	0030      	movs	r0, r6
 80054da:	0019      	movs	r1, r3
 80054dc:	bd70      	pop	{r4, r5, r6, pc}
 80054de:	380b      	subs	r0, #11
 80054e0:	4085      	lsls	r5, r0
 80054e2:	0552      	lsls	r2, r2, #21
 80054e4:	032d      	lsls	r5, r5, #12
 80054e6:	2600      	movs	r6, #0
 80054e8:	0b2d      	lsrs	r5, r5, #12
 80054ea:	0d53      	lsrs	r3, r2, #21
 80054ec:	e7f0      	b.n	80054d0 <__aeabi_i2d+0x3c>
 80054ee:	46c0      	nop			; (mov r8, r8)
 80054f0:	0000041e 	.word	0x0000041e

080054f4 <__aeabi_ui2d>:
 80054f4:	b510      	push	{r4, lr}
 80054f6:	1e04      	subs	r4, r0, #0
 80054f8:	d010      	beq.n	800551c <__aeabi_ui2d+0x28>
 80054fa:	f000 f92b 	bl	8005754 <__clzsi2>
 80054fe:	4b0f      	ldr	r3, [pc, #60]	; (800553c <__aeabi_ui2d+0x48>)
 8005500:	1a1b      	subs	r3, r3, r0
 8005502:	280a      	cmp	r0, #10
 8005504:	dc11      	bgt.n	800552a <__aeabi_ui2d+0x36>
 8005506:	220b      	movs	r2, #11
 8005508:	0021      	movs	r1, r4
 800550a:	1a12      	subs	r2, r2, r0
 800550c:	40d1      	lsrs	r1, r2
 800550e:	3015      	adds	r0, #21
 8005510:	030a      	lsls	r2, r1, #12
 8005512:	055b      	lsls	r3, r3, #21
 8005514:	4084      	lsls	r4, r0
 8005516:	0b12      	lsrs	r2, r2, #12
 8005518:	0d5b      	lsrs	r3, r3, #21
 800551a:	e001      	b.n	8005520 <__aeabi_ui2d+0x2c>
 800551c:	2300      	movs	r3, #0
 800551e:	2200      	movs	r2, #0
 8005520:	051b      	lsls	r3, r3, #20
 8005522:	4313      	orrs	r3, r2
 8005524:	0020      	movs	r0, r4
 8005526:	0019      	movs	r1, r3
 8005528:	bd10      	pop	{r4, pc}
 800552a:	0022      	movs	r2, r4
 800552c:	380b      	subs	r0, #11
 800552e:	4082      	lsls	r2, r0
 8005530:	055b      	lsls	r3, r3, #21
 8005532:	0312      	lsls	r2, r2, #12
 8005534:	2400      	movs	r4, #0
 8005536:	0b12      	lsrs	r2, r2, #12
 8005538:	0d5b      	lsrs	r3, r3, #21
 800553a:	e7f1      	b.n	8005520 <__aeabi_ui2d+0x2c>
 800553c:	0000041e 	.word	0x0000041e

08005540 <__aeabi_f2d>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	0043      	lsls	r3, r0, #1
 8005544:	0246      	lsls	r6, r0, #9
 8005546:	0fc4      	lsrs	r4, r0, #31
 8005548:	20fe      	movs	r0, #254	; 0xfe
 800554a:	0e1b      	lsrs	r3, r3, #24
 800554c:	1c59      	adds	r1, r3, #1
 800554e:	0a75      	lsrs	r5, r6, #9
 8005550:	4208      	tst	r0, r1
 8005552:	d00c      	beq.n	800556e <__aeabi_f2d+0x2e>
 8005554:	22e0      	movs	r2, #224	; 0xe0
 8005556:	0092      	lsls	r2, r2, #2
 8005558:	4694      	mov	ip, r2
 800555a:	076d      	lsls	r5, r5, #29
 800555c:	0b36      	lsrs	r6, r6, #12
 800555e:	4463      	add	r3, ip
 8005560:	051b      	lsls	r3, r3, #20
 8005562:	4333      	orrs	r3, r6
 8005564:	07e4      	lsls	r4, r4, #31
 8005566:	4323      	orrs	r3, r4
 8005568:	0028      	movs	r0, r5
 800556a:	0019      	movs	r1, r3
 800556c:	bd70      	pop	{r4, r5, r6, pc}
 800556e:	2b00      	cmp	r3, #0
 8005570:	d114      	bne.n	800559c <__aeabi_f2d+0x5c>
 8005572:	2d00      	cmp	r5, #0
 8005574:	d01b      	beq.n	80055ae <__aeabi_f2d+0x6e>
 8005576:	0028      	movs	r0, r5
 8005578:	f000 f8ec 	bl	8005754 <__clzsi2>
 800557c:	280a      	cmp	r0, #10
 800557e:	dc1c      	bgt.n	80055ba <__aeabi_f2d+0x7a>
 8005580:	230b      	movs	r3, #11
 8005582:	002e      	movs	r6, r5
 8005584:	1a1b      	subs	r3, r3, r0
 8005586:	40de      	lsrs	r6, r3
 8005588:	0003      	movs	r3, r0
 800558a:	3315      	adds	r3, #21
 800558c:	409d      	lsls	r5, r3
 800558e:	4a0e      	ldr	r2, [pc, #56]	; (80055c8 <__aeabi_f2d+0x88>)
 8005590:	0336      	lsls	r6, r6, #12
 8005592:	1a12      	subs	r2, r2, r0
 8005594:	0552      	lsls	r2, r2, #21
 8005596:	0b36      	lsrs	r6, r6, #12
 8005598:	0d53      	lsrs	r3, r2, #21
 800559a:	e7e1      	b.n	8005560 <__aeabi_f2d+0x20>
 800559c:	2d00      	cmp	r5, #0
 800559e:	d009      	beq.n	80055b4 <__aeabi_f2d+0x74>
 80055a0:	2280      	movs	r2, #128	; 0x80
 80055a2:	0b36      	lsrs	r6, r6, #12
 80055a4:	0312      	lsls	r2, r2, #12
 80055a6:	4b09      	ldr	r3, [pc, #36]	; (80055cc <__aeabi_f2d+0x8c>)
 80055a8:	076d      	lsls	r5, r5, #29
 80055aa:	4316      	orrs	r6, r2
 80055ac:	e7d8      	b.n	8005560 <__aeabi_f2d+0x20>
 80055ae:	2300      	movs	r3, #0
 80055b0:	2600      	movs	r6, #0
 80055b2:	e7d5      	b.n	8005560 <__aeabi_f2d+0x20>
 80055b4:	2600      	movs	r6, #0
 80055b6:	4b05      	ldr	r3, [pc, #20]	; (80055cc <__aeabi_f2d+0x8c>)
 80055b8:	e7d2      	b.n	8005560 <__aeabi_f2d+0x20>
 80055ba:	0003      	movs	r3, r0
 80055bc:	3b0b      	subs	r3, #11
 80055be:	409d      	lsls	r5, r3
 80055c0:	002e      	movs	r6, r5
 80055c2:	2500      	movs	r5, #0
 80055c4:	e7e3      	b.n	800558e <__aeabi_f2d+0x4e>
 80055c6:	46c0      	nop			; (mov r8, r8)
 80055c8:	00000389 	.word	0x00000389
 80055cc:	000007ff 	.word	0x000007ff

080055d0 <__aeabi_d2f>:
 80055d0:	0002      	movs	r2, r0
 80055d2:	004b      	lsls	r3, r1, #1
 80055d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d6:	0d5b      	lsrs	r3, r3, #21
 80055d8:	030c      	lsls	r4, r1, #12
 80055da:	4e3d      	ldr	r6, [pc, #244]	; (80056d0 <__aeabi_d2f+0x100>)
 80055dc:	0a64      	lsrs	r4, r4, #9
 80055de:	0f40      	lsrs	r0, r0, #29
 80055e0:	1c5f      	adds	r7, r3, #1
 80055e2:	0fc9      	lsrs	r1, r1, #31
 80055e4:	4304      	orrs	r4, r0
 80055e6:	00d5      	lsls	r5, r2, #3
 80055e8:	4237      	tst	r7, r6
 80055ea:	d00a      	beq.n	8005602 <__aeabi_d2f+0x32>
 80055ec:	4839      	ldr	r0, [pc, #228]	; (80056d4 <__aeabi_d2f+0x104>)
 80055ee:	181e      	adds	r6, r3, r0
 80055f0:	2efe      	cmp	r6, #254	; 0xfe
 80055f2:	dd16      	ble.n	8005622 <__aeabi_d2f+0x52>
 80055f4:	20ff      	movs	r0, #255	; 0xff
 80055f6:	2400      	movs	r4, #0
 80055f8:	05c0      	lsls	r0, r0, #23
 80055fa:	4320      	orrs	r0, r4
 80055fc:	07c9      	lsls	r1, r1, #31
 80055fe:	4308      	orrs	r0, r1
 8005600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <__aeabi_d2f+0x44>
 8005606:	432c      	orrs	r4, r5
 8005608:	d026      	beq.n	8005658 <__aeabi_d2f+0x88>
 800560a:	2205      	movs	r2, #5
 800560c:	0192      	lsls	r2, r2, #6
 800560e:	0a54      	lsrs	r4, r2, #9
 8005610:	b2d8      	uxtb	r0, r3
 8005612:	e7f1      	b.n	80055f8 <__aeabi_d2f+0x28>
 8005614:	4325      	orrs	r5, r4
 8005616:	d0ed      	beq.n	80055f4 <__aeabi_d2f+0x24>
 8005618:	2080      	movs	r0, #128	; 0x80
 800561a:	03c0      	lsls	r0, r0, #15
 800561c:	4304      	orrs	r4, r0
 800561e:	20ff      	movs	r0, #255	; 0xff
 8005620:	e7ea      	b.n	80055f8 <__aeabi_d2f+0x28>
 8005622:	2e00      	cmp	r6, #0
 8005624:	dd1b      	ble.n	800565e <__aeabi_d2f+0x8e>
 8005626:	0192      	lsls	r2, r2, #6
 8005628:	1e53      	subs	r3, r2, #1
 800562a:	419a      	sbcs	r2, r3
 800562c:	00e4      	lsls	r4, r4, #3
 800562e:	0f6d      	lsrs	r5, r5, #29
 8005630:	4322      	orrs	r2, r4
 8005632:	432a      	orrs	r2, r5
 8005634:	0753      	lsls	r3, r2, #29
 8005636:	d048      	beq.n	80056ca <__aeabi_d2f+0xfa>
 8005638:	230f      	movs	r3, #15
 800563a:	4013      	ands	r3, r2
 800563c:	2b04      	cmp	r3, #4
 800563e:	d000      	beq.n	8005642 <__aeabi_d2f+0x72>
 8005640:	3204      	adds	r2, #4
 8005642:	2380      	movs	r3, #128	; 0x80
 8005644:	04db      	lsls	r3, r3, #19
 8005646:	4013      	ands	r3, r2
 8005648:	d03f      	beq.n	80056ca <__aeabi_d2f+0xfa>
 800564a:	1c70      	adds	r0, r6, #1
 800564c:	2efe      	cmp	r6, #254	; 0xfe
 800564e:	d0d1      	beq.n	80055f4 <__aeabi_d2f+0x24>
 8005650:	0192      	lsls	r2, r2, #6
 8005652:	0a54      	lsrs	r4, r2, #9
 8005654:	b2c0      	uxtb	r0, r0
 8005656:	e7cf      	b.n	80055f8 <__aeabi_d2f+0x28>
 8005658:	2000      	movs	r0, #0
 800565a:	2400      	movs	r4, #0
 800565c:	e7cc      	b.n	80055f8 <__aeabi_d2f+0x28>
 800565e:	0032      	movs	r2, r6
 8005660:	3217      	adds	r2, #23
 8005662:	db22      	blt.n	80056aa <__aeabi_d2f+0xda>
 8005664:	2080      	movs	r0, #128	; 0x80
 8005666:	0400      	lsls	r0, r0, #16
 8005668:	4320      	orrs	r0, r4
 800566a:	241e      	movs	r4, #30
 800566c:	1ba4      	subs	r4, r4, r6
 800566e:	2c1f      	cmp	r4, #31
 8005670:	dd1d      	ble.n	80056ae <__aeabi_d2f+0xde>
 8005672:	2202      	movs	r2, #2
 8005674:	4252      	negs	r2, r2
 8005676:	1b96      	subs	r6, r2, r6
 8005678:	0002      	movs	r2, r0
 800567a:	40f2      	lsrs	r2, r6
 800567c:	0016      	movs	r6, r2
 800567e:	2c20      	cmp	r4, #32
 8005680:	d004      	beq.n	800568c <__aeabi_d2f+0xbc>
 8005682:	4a15      	ldr	r2, [pc, #84]	; (80056d8 <__aeabi_d2f+0x108>)
 8005684:	4694      	mov	ip, r2
 8005686:	4463      	add	r3, ip
 8005688:	4098      	lsls	r0, r3
 800568a:	4305      	orrs	r5, r0
 800568c:	002a      	movs	r2, r5
 800568e:	1e53      	subs	r3, r2, #1
 8005690:	419a      	sbcs	r2, r3
 8005692:	4332      	orrs	r2, r6
 8005694:	2600      	movs	r6, #0
 8005696:	0753      	lsls	r3, r2, #29
 8005698:	d1ce      	bne.n	8005638 <__aeabi_d2f+0x68>
 800569a:	2480      	movs	r4, #128	; 0x80
 800569c:	0013      	movs	r3, r2
 800569e:	04e4      	lsls	r4, r4, #19
 80056a0:	2001      	movs	r0, #1
 80056a2:	4023      	ands	r3, r4
 80056a4:	4222      	tst	r2, r4
 80056a6:	d1d3      	bne.n	8005650 <__aeabi_d2f+0x80>
 80056a8:	e7b0      	b.n	800560c <__aeabi_d2f+0x3c>
 80056aa:	2300      	movs	r3, #0
 80056ac:	e7ad      	b.n	800560a <__aeabi_d2f+0x3a>
 80056ae:	4a0b      	ldr	r2, [pc, #44]	; (80056dc <__aeabi_d2f+0x10c>)
 80056b0:	4694      	mov	ip, r2
 80056b2:	002a      	movs	r2, r5
 80056b4:	40e2      	lsrs	r2, r4
 80056b6:	0014      	movs	r4, r2
 80056b8:	002a      	movs	r2, r5
 80056ba:	4463      	add	r3, ip
 80056bc:	409a      	lsls	r2, r3
 80056be:	4098      	lsls	r0, r3
 80056c0:	1e55      	subs	r5, r2, #1
 80056c2:	41aa      	sbcs	r2, r5
 80056c4:	4302      	orrs	r2, r0
 80056c6:	4322      	orrs	r2, r4
 80056c8:	e7e4      	b.n	8005694 <__aeabi_d2f+0xc4>
 80056ca:	0033      	movs	r3, r6
 80056cc:	e79e      	b.n	800560c <__aeabi_d2f+0x3c>
 80056ce:	46c0      	nop			; (mov r8, r8)
 80056d0:	000007fe 	.word	0x000007fe
 80056d4:	fffffc80 	.word	0xfffffc80
 80056d8:	fffffca2 	.word	0xfffffca2
 80056dc:	fffffc82 	.word	0xfffffc82

080056e0 <__aeabi_cfrcmple>:
 80056e0:	4684      	mov	ip, r0
 80056e2:	0008      	movs	r0, r1
 80056e4:	4661      	mov	r1, ip
 80056e6:	e7ff      	b.n	80056e8 <__aeabi_cfcmpeq>

080056e8 <__aeabi_cfcmpeq>:
 80056e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056ea:	f000 f8bd 	bl	8005868 <__lesf2>
 80056ee:	2800      	cmp	r0, #0
 80056f0:	d401      	bmi.n	80056f6 <__aeabi_cfcmpeq+0xe>
 80056f2:	2100      	movs	r1, #0
 80056f4:	42c8      	cmn	r0, r1
 80056f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080056f8 <__aeabi_fcmpeq>:
 80056f8:	b510      	push	{r4, lr}
 80056fa:	f000 f849 	bl	8005790 <__eqsf2>
 80056fe:	4240      	negs	r0, r0
 8005700:	3001      	adds	r0, #1
 8005702:	bd10      	pop	{r4, pc}

08005704 <__aeabi_fcmplt>:
 8005704:	b510      	push	{r4, lr}
 8005706:	f000 f8af 	bl	8005868 <__lesf2>
 800570a:	2800      	cmp	r0, #0
 800570c:	db01      	blt.n	8005712 <__aeabi_fcmplt+0xe>
 800570e:	2000      	movs	r0, #0
 8005710:	bd10      	pop	{r4, pc}
 8005712:	2001      	movs	r0, #1
 8005714:	bd10      	pop	{r4, pc}
 8005716:	46c0      	nop			; (mov r8, r8)

08005718 <__aeabi_fcmple>:
 8005718:	b510      	push	{r4, lr}
 800571a:	f000 f8a5 	bl	8005868 <__lesf2>
 800571e:	2800      	cmp	r0, #0
 8005720:	dd01      	ble.n	8005726 <__aeabi_fcmple+0xe>
 8005722:	2000      	movs	r0, #0
 8005724:	bd10      	pop	{r4, pc}
 8005726:	2001      	movs	r0, #1
 8005728:	bd10      	pop	{r4, pc}
 800572a:	46c0      	nop			; (mov r8, r8)

0800572c <__aeabi_fcmpgt>:
 800572c:	b510      	push	{r4, lr}
 800572e:	f000 f855 	bl	80057dc <__gesf2>
 8005732:	2800      	cmp	r0, #0
 8005734:	dc01      	bgt.n	800573a <__aeabi_fcmpgt+0xe>
 8005736:	2000      	movs	r0, #0
 8005738:	bd10      	pop	{r4, pc}
 800573a:	2001      	movs	r0, #1
 800573c:	bd10      	pop	{r4, pc}
 800573e:	46c0      	nop			; (mov r8, r8)

08005740 <__aeabi_fcmpge>:
 8005740:	b510      	push	{r4, lr}
 8005742:	f000 f84b 	bl	80057dc <__gesf2>
 8005746:	2800      	cmp	r0, #0
 8005748:	da01      	bge.n	800574e <__aeabi_fcmpge+0xe>
 800574a:	2000      	movs	r0, #0
 800574c:	bd10      	pop	{r4, pc}
 800574e:	2001      	movs	r0, #1
 8005750:	bd10      	pop	{r4, pc}
 8005752:	46c0      	nop			; (mov r8, r8)

08005754 <__clzsi2>:
 8005754:	211c      	movs	r1, #28
 8005756:	2301      	movs	r3, #1
 8005758:	041b      	lsls	r3, r3, #16
 800575a:	4298      	cmp	r0, r3
 800575c:	d301      	bcc.n	8005762 <__clzsi2+0xe>
 800575e:	0c00      	lsrs	r0, r0, #16
 8005760:	3910      	subs	r1, #16
 8005762:	0a1b      	lsrs	r3, r3, #8
 8005764:	4298      	cmp	r0, r3
 8005766:	d301      	bcc.n	800576c <__clzsi2+0x18>
 8005768:	0a00      	lsrs	r0, r0, #8
 800576a:	3908      	subs	r1, #8
 800576c:	091b      	lsrs	r3, r3, #4
 800576e:	4298      	cmp	r0, r3
 8005770:	d301      	bcc.n	8005776 <__clzsi2+0x22>
 8005772:	0900      	lsrs	r0, r0, #4
 8005774:	3904      	subs	r1, #4
 8005776:	a202      	add	r2, pc, #8	; (adr r2, 8005780 <__clzsi2+0x2c>)
 8005778:	5c10      	ldrb	r0, [r2, r0]
 800577a:	1840      	adds	r0, r0, r1
 800577c:	4770      	bx	lr
 800577e:	46c0      	nop			; (mov r8, r8)
 8005780:	02020304 	.word	0x02020304
 8005784:	01010101 	.word	0x01010101
	...

08005790 <__eqsf2>:
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	0042      	lsls	r2, r0, #1
 8005794:	0245      	lsls	r5, r0, #9
 8005796:	024e      	lsls	r6, r1, #9
 8005798:	004c      	lsls	r4, r1, #1
 800579a:	0fc3      	lsrs	r3, r0, #31
 800579c:	0a6d      	lsrs	r5, r5, #9
 800579e:	2001      	movs	r0, #1
 80057a0:	0e12      	lsrs	r2, r2, #24
 80057a2:	0a76      	lsrs	r6, r6, #9
 80057a4:	0e24      	lsrs	r4, r4, #24
 80057a6:	0fc9      	lsrs	r1, r1, #31
 80057a8:	2aff      	cmp	r2, #255	; 0xff
 80057aa:	d006      	beq.n	80057ba <__eqsf2+0x2a>
 80057ac:	2cff      	cmp	r4, #255	; 0xff
 80057ae:	d003      	beq.n	80057b8 <__eqsf2+0x28>
 80057b0:	42a2      	cmp	r2, r4
 80057b2:	d101      	bne.n	80057b8 <__eqsf2+0x28>
 80057b4:	42b5      	cmp	r5, r6
 80057b6:	d006      	beq.n	80057c6 <__eqsf2+0x36>
 80057b8:	bd70      	pop	{r4, r5, r6, pc}
 80057ba:	2d00      	cmp	r5, #0
 80057bc:	d1fc      	bne.n	80057b8 <__eqsf2+0x28>
 80057be:	2cff      	cmp	r4, #255	; 0xff
 80057c0:	d1fa      	bne.n	80057b8 <__eqsf2+0x28>
 80057c2:	2e00      	cmp	r6, #0
 80057c4:	d1f8      	bne.n	80057b8 <__eqsf2+0x28>
 80057c6:	428b      	cmp	r3, r1
 80057c8:	d006      	beq.n	80057d8 <__eqsf2+0x48>
 80057ca:	2001      	movs	r0, #1
 80057cc:	2a00      	cmp	r2, #0
 80057ce:	d1f3      	bne.n	80057b8 <__eqsf2+0x28>
 80057d0:	0028      	movs	r0, r5
 80057d2:	1e43      	subs	r3, r0, #1
 80057d4:	4198      	sbcs	r0, r3
 80057d6:	e7ef      	b.n	80057b8 <__eqsf2+0x28>
 80057d8:	2000      	movs	r0, #0
 80057da:	e7ed      	b.n	80057b8 <__eqsf2+0x28>

080057dc <__gesf2>:
 80057dc:	b570      	push	{r4, r5, r6, lr}
 80057de:	0042      	lsls	r2, r0, #1
 80057e0:	0245      	lsls	r5, r0, #9
 80057e2:	024e      	lsls	r6, r1, #9
 80057e4:	004c      	lsls	r4, r1, #1
 80057e6:	0fc3      	lsrs	r3, r0, #31
 80057e8:	0a6d      	lsrs	r5, r5, #9
 80057ea:	0e12      	lsrs	r2, r2, #24
 80057ec:	0a76      	lsrs	r6, r6, #9
 80057ee:	0e24      	lsrs	r4, r4, #24
 80057f0:	0fc8      	lsrs	r0, r1, #31
 80057f2:	2aff      	cmp	r2, #255	; 0xff
 80057f4:	d01b      	beq.n	800582e <__gesf2+0x52>
 80057f6:	2cff      	cmp	r4, #255	; 0xff
 80057f8:	d00e      	beq.n	8005818 <__gesf2+0x3c>
 80057fa:	2a00      	cmp	r2, #0
 80057fc:	d11b      	bne.n	8005836 <__gesf2+0x5a>
 80057fe:	2c00      	cmp	r4, #0
 8005800:	d101      	bne.n	8005806 <__gesf2+0x2a>
 8005802:	2e00      	cmp	r6, #0
 8005804:	d01c      	beq.n	8005840 <__gesf2+0x64>
 8005806:	2d00      	cmp	r5, #0
 8005808:	d00c      	beq.n	8005824 <__gesf2+0x48>
 800580a:	4283      	cmp	r3, r0
 800580c:	d01c      	beq.n	8005848 <__gesf2+0x6c>
 800580e:	2102      	movs	r1, #2
 8005810:	1e58      	subs	r0, r3, #1
 8005812:	4008      	ands	r0, r1
 8005814:	3801      	subs	r0, #1
 8005816:	bd70      	pop	{r4, r5, r6, pc}
 8005818:	2e00      	cmp	r6, #0
 800581a:	d122      	bne.n	8005862 <__gesf2+0x86>
 800581c:	2a00      	cmp	r2, #0
 800581e:	d1f4      	bne.n	800580a <__gesf2+0x2e>
 8005820:	2d00      	cmp	r5, #0
 8005822:	d1f2      	bne.n	800580a <__gesf2+0x2e>
 8005824:	2800      	cmp	r0, #0
 8005826:	d1f6      	bne.n	8005816 <__gesf2+0x3a>
 8005828:	2001      	movs	r0, #1
 800582a:	4240      	negs	r0, r0
 800582c:	e7f3      	b.n	8005816 <__gesf2+0x3a>
 800582e:	2d00      	cmp	r5, #0
 8005830:	d117      	bne.n	8005862 <__gesf2+0x86>
 8005832:	2cff      	cmp	r4, #255	; 0xff
 8005834:	d0f0      	beq.n	8005818 <__gesf2+0x3c>
 8005836:	2c00      	cmp	r4, #0
 8005838:	d1e7      	bne.n	800580a <__gesf2+0x2e>
 800583a:	2e00      	cmp	r6, #0
 800583c:	d1e5      	bne.n	800580a <__gesf2+0x2e>
 800583e:	e7e6      	b.n	800580e <__gesf2+0x32>
 8005840:	2000      	movs	r0, #0
 8005842:	2d00      	cmp	r5, #0
 8005844:	d0e7      	beq.n	8005816 <__gesf2+0x3a>
 8005846:	e7e2      	b.n	800580e <__gesf2+0x32>
 8005848:	42a2      	cmp	r2, r4
 800584a:	dc05      	bgt.n	8005858 <__gesf2+0x7c>
 800584c:	dbea      	blt.n	8005824 <__gesf2+0x48>
 800584e:	42b5      	cmp	r5, r6
 8005850:	d802      	bhi.n	8005858 <__gesf2+0x7c>
 8005852:	d3e7      	bcc.n	8005824 <__gesf2+0x48>
 8005854:	2000      	movs	r0, #0
 8005856:	e7de      	b.n	8005816 <__gesf2+0x3a>
 8005858:	4243      	negs	r3, r0
 800585a:	4158      	adcs	r0, r3
 800585c:	0040      	lsls	r0, r0, #1
 800585e:	3801      	subs	r0, #1
 8005860:	e7d9      	b.n	8005816 <__gesf2+0x3a>
 8005862:	2002      	movs	r0, #2
 8005864:	4240      	negs	r0, r0
 8005866:	e7d6      	b.n	8005816 <__gesf2+0x3a>

08005868 <__lesf2>:
 8005868:	b570      	push	{r4, r5, r6, lr}
 800586a:	0042      	lsls	r2, r0, #1
 800586c:	0245      	lsls	r5, r0, #9
 800586e:	024e      	lsls	r6, r1, #9
 8005870:	004c      	lsls	r4, r1, #1
 8005872:	0fc3      	lsrs	r3, r0, #31
 8005874:	0a6d      	lsrs	r5, r5, #9
 8005876:	0e12      	lsrs	r2, r2, #24
 8005878:	0a76      	lsrs	r6, r6, #9
 800587a:	0e24      	lsrs	r4, r4, #24
 800587c:	0fc8      	lsrs	r0, r1, #31
 800587e:	2aff      	cmp	r2, #255	; 0xff
 8005880:	d00b      	beq.n	800589a <__lesf2+0x32>
 8005882:	2cff      	cmp	r4, #255	; 0xff
 8005884:	d00d      	beq.n	80058a2 <__lesf2+0x3a>
 8005886:	2a00      	cmp	r2, #0
 8005888:	d11f      	bne.n	80058ca <__lesf2+0x62>
 800588a:	2c00      	cmp	r4, #0
 800588c:	d116      	bne.n	80058bc <__lesf2+0x54>
 800588e:	2e00      	cmp	r6, #0
 8005890:	d114      	bne.n	80058bc <__lesf2+0x54>
 8005892:	2000      	movs	r0, #0
 8005894:	2d00      	cmp	r5, #0
 8005896:	d010      	beq.n	80058ba <__lesf2+0x52>
 8005898:	e009      	b.n	80058ae <__lesf2+0x46>
 800589a:	2d00      	cmp	r5, #0
 800589c:	d10c      	bne.n	80058b8 <__lesf2+0x50>
 800589e:	2cff      	cmp	r4, #255	; 0xff
 80058a0:	d113      	bne.n	80058ca <__lesf2+0x62>
 80058a2:	2e00      	cmp	r6, #0
 80058a4:	d108      	bne.n	80058b8 <__lesf2+0x50>
 80058a6:	2a00      	cmp	r2, #0
 80058a8:	d008      	beq.n	80058bc <__lesf2+0x54>
 80058aa:	4283      	cmp	r3, r0
 80058ac:	d012      	beq.n	80058d4 <__lesf2+0x6c>
 80058ae:	2102      	movs	r1, #2
 80058b0:	1e58      	subs	r0, r3, #1
 80058b2:	4008      	ands	r0, r1
 80058b4:	3801      	subs	r0, #1
 80058b6:	e000      	b.n	80058ba <__lesf2+0x52>
 80058b8:	2002      	movs	r0, #2
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	2d00      	cmp	r5, #0
 80058be:	d1f4      	bne.n	80058aa <__lesf2+0x42>
 80058c0:	2800      	cmp	r0, #0
 80058c2:	d1fa      	bne.n	80058ba <__lesf2+0x52>
 80058c4:	2001      	movs	r0, #1
 80058c6:	4240      	negs	r0, r0
 80058c8:	e7f7      	b.n	80058ba <__lesf2+0x52>
 80058ca:	2c00      	cmp	r4, #0
 80058cc:	d1ed      	bne.n	80058aa <__lesf2+0x42>
 80058ce:	2e00      	cmp	r6, #0
 80058d0:	d1eb      	bne.n	80058aa <__lesf2+0x42>
 80058d2:	e7ec      	b.n	80058ae <__lesf2+0x46>
 80058d4:	42a2      	cmp	r2, r4
 80058d6:	dc05      	bgt.n	80058e4 <__lesf2+0x7c>
 80058d8:	dbf2      	blt.n	80058c0 <__lesf2+0x58>
 80058da:	42b5      	cmp	r5, r6
 80058dc:	d802      	bhi.n	80058e4 <__lesf2+0x7c>
 80058de:	d3ef      	bcc.n	80058c0 <__lesf2+0x58>
 80058e0:	2000      	movs	r0, #0
 80058e2:	e7ea      	b.n	80058ba <__lesf2+0x52>
 80058e4:	4243      	negs	r3, r0
 80058e6:	4158      	adcs	r0, r3
 80058e8:	0040      	lsls	r0, r0, #1
 80058ea:	3801      	subs	r0, #1
 80058ec:	e7e5      	b.n	80058ba <__lesf2+0x52>
 80058ee:	46c0      	nop			; (mov r8, r8)

080058f0 <calcMA>:
			.size 		= 0,
			.lastEMA 	= 0
};

double calcMA(double previousAverage, unsigned int previousNumDays,
		double newStock) {
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60b8      	str	r0, [r7, #8]
 80058f8:	60f9      	str	r1, [r7, #12]
 80058fa:	607a      	str	r2, [r7, #4]

	double result = 0;
 80058fc:	2200      	movs	r2, #0
 80058fe:	2300      	movs	r3, #0
 8005900:	613a      	str	r2, [r7, #16]
 8005902:	617b      	str	r3, [r7, #20]
	result = previousNumDays * previousAverage + newStock;
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff fdf5 	bl	80054f4 <__aeabi_ui2d>
 800590a:	68ba      	ldr	r2, [r7, #8]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f7fe ff6f 	bl	80047f0 <__aeabi_dmul>
 8005912:	0002      	movs	r2, r0
 8005914:	000b      	movs	r3, r1
 8005916:	6a38      	ldr	r0, [r7, #32]
 8005918:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800591a:	f7fe f82b 	bl	8003974 <__aeabi_dadd>
 800591e:	0002      	movs	r2, r0
 8005920:	000b      	movs	r3, r1
 8005922:	613a      	str	r2, [r7, #16]
 8005924:	617b      	str	r3, [r7, #20]
	return result / (previousNumDays + 1.0);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7ff fde4 	bl	80054f4 <__aeabi_ui2d>
 800592c:	2200      	movs	r2, #0
 800592e:	4b08      	ldr	r3, [pc, #32]	; (8005950 <calcMA+0x60>)
 8005930:	f7fe f820 	bl	8003974 <__aeabi_dadd>
 8005934:	0002      	movs	r2, r0
 8005936:	000b      	movs	r3, r1
 8005938:	6938      	ldr	r0, [r7, #16]
 800593a:	6979      	ldr	r1, [r7, #20]
 800593c:	f7fe fb56 	bl	8003fec <__aeabi_ddiv>
 8005940:	0002      	movs	r2, r0
 8005942:	000b      	movs	r3, r1

}
 8005944:	0010      	movs	r0, r2
 8005946:	0019      	movs	r1, r3
 8005948:	46bd      	mov	sp, r7
 800594a:	b006      	add	sp, #24
 800594c:	bd80      	pop	{r7, pc}
 800594e:	46c0      	nop			; (mov r8, r8)
 8005950:	3ff00000 	.word	0x3ff00000

08005954 <calcEMA>:

double calcEMA(double previousAverage, int timePeriod, double newStock) {
 8005954:	b580      	push	{r7, lr}
 8005956:	b088      	sub	sp, #32
 8005958:	af00      	add	r7, sp, #0
 800595a:	60b8      	str	r0, [r7, #8]
 800595c:	60f9      	str	r1, [r7, #12]
 800595e:	607a      	str	r2, [r7, #4]
	double result = 0, mult = 0;
 8005960:	2200      	movs	r2, #0
 8005962:	2300      	movs	r3, #0
 8005964:	61ba      	str	r2, [r7, #24]
 8005966:	61fb      	str	r3, [r7, #28]
 8005968:	2200      	movs	r2, #0
 800596a:	2300      	movs	r3, #0
 800596c:	613a      	str	r2, [r7, #16]
 800596e:	617b      	str	r3, [r7, #20]
	mult = 2.0 / (timePeriod + 1.0);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7ff fd8f 	bl	8005494 <__aeabi_i2d>
 8005976:	2200      	movs	r2, #0
 8005978:	4b16      	ldr	r3, [pc, #88]	; (80059d4 <calcEMA+0x80>)
 800597a:	f7fd fffb 	bl	8003974 <__aeabi_dadd>
 800597e:	0002      	movs	r2, r0
 8005980:	000b      	movs	r3, r1
 8005982:	2000      	movs	r0, #0
 8005984:	2180      	movs	r1, #128	; 0x80
 8005986:	05c9      	lsls	r1, r1, #23
 8005988:	f7fe fb30 	bl	8003fec <__aeabi_ddiv>
 800598c:	0002      	movs	r2, r0
 800598e:	000b      	movs	r3, r1
 8005990:	613a      	str	r2, [r7, #16]
 8005992:	617b      	str	r3, [r7, #20]
	result = (newStock - previousAverage) * mult + previousAverage;
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800599a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800599c:	f7ff f994 	bl	8004cc8 <__aeabi_dsub>
 80059a0:	0002      	movs	r2, r0
 80059a2:	000b      	movs	r3, r1
 80059a4:	0010      	movs	r0, r2
 80059a6:	0019      	movs	r1, r3
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f7fe ff20 	bl	80047f0 <__aeabi_dmul>
 80059b0:	0002      	movs	r2, r0
 80059b2:	000b      	movs	r3, r1
 80059b4:	68b8      	ldr	r0, [r7, #8]
 80059b6:	68f9      	ldr	r1, [r7, #12]
 80059b8:	f7fd ffdc 	bl	8003974 <__aeabi_dadd>
 80059bc:	0002      	movs	r2, r0
 80059be:	000b      	movs	r3, r1
 80059c0:	61ba      	str	r2, [r7, #24]
 80059c2:	61fb      	str	r3, [r7, #28]
	return result;
 80059c4:	69ba      	ldr	r2, [r7, #24]
 80059c6:	69fb      	ldr	r3, [r7, #28]

}
 80059c8:	0010      	movs	r0, r2
 80059ca:	0019      	movs	r1, r3
 80059cc:	46bd      	mov	sp, r7
 80059ce:	b008      	add	sp, #32
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	3ff00000 	.word	0x3ff00000

080059d8 <addStock>:

void addStock(double newStock, EMA_t*EMA){
 80059d8:	b590      	push	{r4, r7, lr}
 80059da:	b087      	sub	sp, #28
 80059dc:	af02      	add	r7, sp, #8
 80059de:	60b8      	str	r0, [r7, #8]
 80059e0:	60f9      	str	r1, [r7, #12]
 80059e2:	607a      	str	r2, [r7, #4]
	EMA->size++;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	605a      	str	r2, [r3, #4]
	if(EMA->size < EMA->timePreiod){
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	8812      	ldrh	r2, [r2, #0]
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d212      	bcs.n	8005a20 <addStock+0x48>
		EMA->lastEMA = calcMA(EMA->lastEMA, EMA->size -1 , newStock);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6898      	ldr	r0, [r3, #8]
 80059fe:	68d9      	ldr	r1, [r3, #12]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	1e5c      	subs	r4, r3, #1
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	9200      	str	r2, [sp, #0]
 8005a0c:	9301      	str	r3, [sp, #4]
 8005a0e:	0022      	movs	r2, r4
 8005a10:	f7ff ff6e 	bl	80058f0 <calcMA>
 8005a14:	0002      	movs	r2, r0
 8005a16:	000b      	movs	r3, r1
 8005a18:	6879      	ldr	r1, [r7, #4]
 8005a1a:	608a      	str	r2, [r1, #8]
 8005a1c:	60cb      	str	r3, [r1, #12]
	}
	else{
		EMA->lastEMA = calcEMA(EMA->lastEMA, EMA->timePreiod, newStock);
	}
}
 8005a1e:	e011      	b.n	8005a44 <addStock+0x6c>
		EMA->lastEMA = calcEMA(EMA->lastEMA, EMA->timePreiod, newStock);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6898      	ldr	r0, [r3, #8]
 8005a24:	68d9      	ldr	r1, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	881b      	ldrh	r3, [r3, #0]
 8005a2a:	001c      	movs	r4, r3
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	9200      	str	r2, [sp, #0]
 8005a32:	9301      	str	r3, [sp, #4]
 8005a34:	0022      	movs	r2, r4
 8005a36:	f7ff ff8d 	bl	8005954 <calcEMA>
 8005a3a:	0002      	movs	r2, r0
 8005a3c:	000b      	movs	r3, r1
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	608a      	str	r2, [r1, #8]
 8005a42:	60cb      	str	r3, [r1, #12]
}
 8005a44:	46c0      	nop			; (mov r8, r8)
 8005a46:	46bd      	mov	sp, r7
 8005a48:	b005      	add	sp, #20
 8005a4a:	bd90      	pop	{r4, r7, pc}

08005a4c <Start_Kalman_Algorithm>:
static float Calculated_Pitch, Calculated_Roll, Calculated_yaw,Tick_frequency;

extern void IWDT_clear(void);

void Start_Kalman_Algorithm(float executeMaxTicks, float timebase)
{
 8005a4c:	b5b0      	push	{r4, r5, r7, lr}
 8005a4e:	b08e      	sub	sp, #56	; 0x38
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
    double accX, accY, accZ; 
  
    /* We will set the variables like so, these can also be tuned by the user */
    KalmanX.Q_angle      = 0.001f;
 8005a56:	4b5d      	ldr	r3, [pc, #372]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a58:	4a5d      	ldr	r2, [pc, #372]	; (8005bd0 <Start_Kalman_Algorithm+0x184>)
 8005a5a:	601a      	str	r2, [r3, #0]
    KalmanX.Q_bias       = 0.003f;
 8005a5c:	4b5b      	ldr	r3, [pc, #364]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a5e:	4a5d      	ldr	r2, [pc, #372]	; (8005bd4 <Start_Kalman_Algorithm+0x188>)
 8005a60:	605a      	str	r2, [r3, #4]
    KalmanX.R_measure    = 0.03f;
 8005a62:	4b5a      	ldr	r3, [pc, #360]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a64:	4a5c      	ldr	r2, [pc, #368]	; (8005bd8 <Start_Kalman_Algorithm+0x18c>)
 8005a66:	609a      	str	r2, [r3, #8]
    KalmanX.angle        = 0.0f;     
 8005a68:	4b58      	ldr	r3, [pc, #352]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	60da      	str	r2, [r3, #12]
    KalmanX.bias         = 0.0f;
 8005a6e:	4b57      	ldr	r3, [pc, #348]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	611a      	str	r2, [r3, #16]
    KalmanX.P[0][0]      = 0.0f; 
 8005a74:	4b55      	ldr	r3, [pc, #340]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	619a      	str	r2, [r3, #24]
    KalmanX.P[0][1]      = 0.0f;
 8005a7a:	4b54      	ldr	r3, [pc, #336]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	61da      	str	r2, [r3, #28]
    KalmanX.P[1][0]      = 0.0f;
 8005a80:	4b52      	ldr	r3, [pc, #328]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a82:	2200      	movs	r2, #0
 8005a84:	621a      	str	r2, [r3, #32]
    KalmanX.P[1][1]      = 0.0f;
 8005a86:	4b51      	ldr	r3, [pc, #324]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	625a      	str	r2, [r3, #36]	; 0x24
    
    KalmanY.Q_angle      = 0.001f;
 8005a8c:	4b53      	ldr	r3, [pc, #332]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005a8e:	4a50      	ldr	r2, [pc, #320]	; (8005bd0 <Start_Kalman_Algorithm+0x184>)
 8005a90:	601a      	str	r2, [r3, #0]
    KalmanY.Q_bias       = 0.003f;
 8005a92:	4b52      	ldr	r3, [pc, #328]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005a94:	4a4f      	ldr	r2, [pc, #316]	; (8005bd4 <Start_Kalman_Algorithm+0x188>)
 8005a96:	605a      	str	r2, [r3, #4]
    KalmanY.R_measure    = 0.03f;
 8005a98:	4b50      	ldr	r3, [pc, #320]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005a9a:	4a4f      	ldr	r2, [pc, #316]	; (8005bd8 <Start_Kalman_Algorithm+0x18c>)
 8005a9c:	609a      	str	r2, [r3, #8]
    KalmanY.angle        = 0.0f;     
 8005a9e:	4b4f      	ldr	r3, [pc, #316]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	60da      	str	r2, [r3, #12]
    KalmanY.bias         = 0.0f;
 8005aa4:	4b4d      	ldr	r3, [pc, #308]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	611a      	str	r2, [r3, #16]
    KalmanY.P[0][0]      = 0.0f; 
 8005aaa:	4b4c      	ldr	r3, [pc, #304]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	619a      	str	r2, [r3, #24]
    KalmanY.P[0][1]      = 0.0f;
 8005ab0:	4b4a      	ldr	r3, [pc, #296]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	61da      	str	r2, [r3, #28]
    KalmanY.P[1][0]      = 0.0f;
 8005ab6:	4b49      	ldr	r3, [pc, #292]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	621a      	str	r2, [r3, #32]
    KalmanY.P[1][1]      = 0.0f;
 8005abc:	4b47      	ldr	r3, [pc, #284]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	625a      	str	r2, [r3, #36]	; 0x24
    
    
    LSM6DS3_IMU_GetMeasurements();
 8005ac2:	f000 fe37 	bl	8006734 <LSM6DS3_IMU_GetMeasurements>
    accX =   LSM6DS3_GetXL_X_Int16();
 8005ac6:	f000 fe9f 	bl	8006808 <LSM6DS3_GetXL_X_Int16>
 8005aca:	0003      	movs	r3, r0
 8005acc:	0018      	movs	r0, r3
 8005ace:	f7ff fce1 	bl	8005494 <__aeabi_i2d>
 8005ad2:	0002      	movs	r2, r0
 8005ad4:	000b      	movs	r3, r1
 8005ad6:	633a      	str	r2, [r7, #48]	; 0x30
 8005ad8:	637b      	str	r3, [r7, #52]	; 0x34
    accY =   LSM6DS3_GetXL_Y_Int16();
 8005ada:	f000 fe9f 	bl	800681c <LSM6DS3_GetXL_Y_Int16>
 8005ade:	0003      	movs	r3, r0
 8005ae0:	0018      	movs	r0, r3
 8005ae2:	f7ff fcd7 	bl	8005494 <__aeabi_i2d>
 8005ae6:	0002      	movs	r2, r0
 8005ae8:	000b      	movs	r3, r1
 8005aea:	62ba      	str	r2, [r7, #40]	; 0x28
 8005aec:	62fb      	str	r3, [r7, #44]	; 0x2c
    accZ =   LSM6DS3_GetXL_Z_Int16();
 8005aee:	f000 fe9f 	bl	8006830 <LSM6DS3_GetXL_Z_Int16>
 8005af2:	0003      	movs	r3, r0
 8005af4:	0018      	movs	r0, r3
 8005af6:	f7ff fccd 	bl	8005494 <__aeabi_i2d>
 8005afa:	0002      	movs	r2, r0
 8005afc:	000b      	movs	r3, r1
 8005afe:	623a      	str	r2, [r7, #32]
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24
    
    #ifdef RESTRICT_PITCH
        double roll  = atan2(accY, accZ) * RAD_TO_DEG;
 8005b02:	6a3a      	ldr	r2, [r7, #32]
 8005b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b0a:	f007 f860 	bl	800cbce <atan2>
 8005b0e:	2280      	movs	r2, #128	; 0x80
 8005b10:	0592      	lsls	r2, r2, #22
 8005b12:	4b33      	ldr	r3, [pc, #204]	; (8005be0 <Start_Kalman_Algorithm+0x194>)
 8005b14:	f7fe fe6c 	bl	80047f0 <__aeabi_dmul>
 8005b18:	0002      	movs	r2, r0
 8005b1a:	000b      	movs	r3, r1
 8005b1c:	61ba      	str	r2, [r7, #24]
 8005b1e:	61fb      	str	r3, [r7, #28]
        double pitch = atan(-accX / sqrt(accY * accY + accZ * accZ)) * RAD_TO_DEG;
 8005b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b22:	001c      	movs	r4, r3
 8005b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b26:	2280      	movs	r2, #128	; 0x80
 8005b28:	0612      	lsls	r2, r2, #24
 8005b2a:	405a      	eors	r2, r3
 8005b2c:	0015      	movs	r5, r2
 8005b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b36:	f7fe fe5b 	bl	80047f0 <__aeabi_dmul>
 8005b3a:	0002      	movs	r2, r0
 8005b3c:	000b      	movs	r3, r1
 8005b3e:	603a      	str	r2, [r7, #0]
 8005b40:	607b      	str	r3, [r7, #4]
 8005b42:	6a3a      	ldr	r2, [r7, #32]
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	6a38      	ldr	r0, [r7, #32]
 8005b48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b4a:	f7fe fe51 	bl	80047f0 <__aeabi_dmul>
 8005b4e:	0002      	movs	r2, r0
 8005b50:	000b      	movs	r3, r1
 8005b52:	6838      	ldr	r0, [r7, #0]
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	f7fd ff0d 	bl	8003974 <__aeabi_dadd>
 8005b5a:	0002      	movs	r2, r0
 8005b5c:	000b      	movs	r3, r1
 8005b5e:	0010      	movs	r0, r2
 8005b60:	0019      	movs	r1, r3
 8005b62:	f007 f838 	bl	800cbd6 <sqrt>
 8005b66:	0002      	movs	r2, r0
 8005b68:	000b      	movs	r3, r1
 8005b6a:	0020      	movs	r0, r4
 8005b6c:	0029      	movs	r1, r5
 8005b6e:	f7fe fa3d 	bl	8003fec <__aeabi_ddiv>
 8005b72:	0002      	movs	r2, r0
 8005b74:	000b      	movs	r3, r1
 8005b76:	0010      	movs	r0, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	f006 fea5 	bl	800c8c8 <atan>
 8005b7e:	2280      	movs	r2, #128	; 0x80
 8005b80:	0592      	lsls	r2, r2, #22
 8005b82:	4b17      	ldr	r3, [pc, #92]	; (8005be0 <Start_Kalman_Algorithm+0x194>)
 8005b84:	f7fe fe34 	bl	80047f0 <__aeabi_dmul>
 8005b88:	0002      	movs	r2, r0
 8005b8a:	000b      	movs	r3, r1
 8005b8c:	613a      	str	r2, [r7, #16]
 8005b8e:	617b      	str	r3, [r7, #20]
    #else 
        double roll  = atan(accY / sqrt(accX * accX + accZ * accZ)) * RAD_TO_DEG;
        double pitch = atan2(-accX, accZ) * RAD_TO_DEG;
    #endif
    
   KalmanX.angle    = roll;
 8005b90:	69b8      	ldr	r0, [r7, #24]
 8005b92:	69f9      	ldr	r1, [r7, #28]
 8005b94:	f7ff fd1c 	bl	80055d0 <__aeabi_d2f>
 8005b98:	1c02      	adds	r2, r0, #0
 8005b9a:	4b0c      	ldr	r3, [pc, #48]	; (8005bcc <Start_Kalman_Algorithm+0x180>)
 8005b9c:	60da      	str	r2, [r3, #12]
   KalmanY.angle 	= pitch;
 8005b9e:	6938      	ldr	r0, [r7, #16]
 8005ba0:	6979      	ldr	r1, [r7, #20]
 8005ba2:	f7ff fd15 	bl	80055d0 <__aeabi_d2f>
 8005ba6:	1c02      	adds	r2, r0, #0
 8005ba8:	4b0c      	ldr	r3, [pc, #48]	; (8005bdc <Start_Kalman_Algorithm+0x190>)
 8005baa:	60da      	str	r2, [r3, #12]
   Tick_frequency	= timebase;
 8005bac:	4b0d      	ldr	r3, [pc, #52]	; (8005be4 <Start_Kalman_Algorithm+0x198>)
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	601a      	str	r2, [r3, #0]
   ExecuteMax	    = executeMaxTicks;
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f7fd f86e 	bl	8002c94 <__aeabi_f2uiz>
 8005bb8:	0002      	movs	r2, r0
 8005bba:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <Start_Kalman_Algorithm+0x19c>)
 8005bbc:	601a      	str	r2, [r3, #0]
   Kalman_Timer  	= 0;
 8005bbe:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <Start_Kalman_Algorithm+0x1a0>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	601a      	str	r2, [r3, #0]
}
 8005bc4:	46c0      	nop			; (mov r8, r8)
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b00e      	add	sp, #56	; 0x38
 8005bca:	bdb0      	pop	{r4, r5, r7, pc}
 8005bcc:	2000013c 	.word	0x2000013c
 8005bd0:	3a83126f 	.word	0x3a83126f
 8005bd4:	3b449ba6 	.word	0x3b449ba6
 8005bd8:	3cf5c28f 	.word	0x3cf5c28f
 8005bdc:	20000164 	.word	0x20000164
 8005be0:	404ca5dc 	.word	0x404ca5dc
 8005be4:	200001b0 	.word	0x200001b0
 8005be8:	2000019c 	.word	0x2000019c
 8005bec:	20000198 	.word	0x20000198

08005bf0 <Execute_Kalman_Filter>:
   
	double accX, accY, accZ;
	double gyroX,gyroY,gyroZ;

void Execute_Kalman_Filter(void) 
{
 8005bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bf2:	46c6      	mov	lr, r8
 8005bf4:	b500      	push	{lr}
 8005bf6:	b094      	sub	sp, #80	; 0x50
 8005bf8:	af00      	add	r7, sp, #0
  double timing_kalman;
  double kalAngleX=0;
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c00:	64fb      	str	r3, [r7, #76]	; 0x4c
  double kalAngleY=0;
 8005c02:	2200      	movs	r2, #0
 8005c04:	2300      	movs	r3, #0
 8005c06:	63ba      	str	r2, [r7, #56]	; 0x38
 8005c08:	63fb      	str	r3, [r7, #60]	; 0x3c
	//double accX, accY, accZ;
	//double gyroX,gyroY,gyroZ;
  static uint32_t current_time,last_time = 0;

  current_time = Kalman_GetTick();
 8005c0a:	f000 f9f9 	bl	8006000 <Kalman_GetTick>
 8005c0e:	0002      	movs	r2, r0
 8005c10:	4bd7      	ldr	r3, [pc, #860]	; (8005f70 <Execute_Kalman_Filter+0x380>)
 8005c12:	601a      	str	r2, [r3, #0]
  timing_kalman = (double) (((uint32_t)(current_time - last_time)) / Tick_frequency);
 8005c14:	4bd6      	ldr	r3, [pc, #856]	; (8005f70 <Execute_Kalman_Filter+0x380>)
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	4bd6      	ldr	r3, [pc, #856]	; (8005f74 <Execute_Kalman_Filter+0x384>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	0018      	movs	r0, r3
 8005c20:	f7fd fe66 	bl	80038f0 <__aeabi_ui2f>
 8005c24:	1c02      	adds	r2, r0, #0
 8005c26:	4bd4      	ldr	r3, [pc, #848]	; (8005f78 <Execute_Kalman_Filter+0x388>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	1c19      	adds	r1, r3, #0
 8005c2c:	1c10      	adds	r0, r2, #0
 8005c2e:	f7fd fa05 	bl	800303c <__aeabi_fdiv>
 8005c32:	1c03      	adds	r3, r0, #0
 8005c34:	1c18      	adds	r0, r3, #0
 8005c36:	f7ff fc83 	bl	8005540 <__aeabi_f2d>
 8005c3a:	0002      	movs	r2, r0
 8005c3c:	000b      	movs	r3, r1
 8005c3e:	633a      	str	r2, [r7, #48]	; 0x30
 8005c40:	637b      	str	r3, [r7, #52]	; 0x34
  last_time = current_time;
 8005c42:	4bcb      	ldr	r3, [pc, #812]	; (8005f70 <Execute_Kalman_Filter+0x380>)
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4bcb      	ldr	r3, [pc, #812]	; (8005f74 <Execute_Kalman_Filter+0x384>)
 8005c48:	601a      	str	r2, [r3, #0]

  accX  = LSM6DS3_GetXL_X_Int16();
 8005c4a:	f000 fddd 	bl	8006808 <LSM6DS3_GetXL_X_Int16>
 8005c4e:	0003      	movs	r3, r0
 8005c50:	0018      	movs	r0, r3
 8005c52:	f7ff fc1f 	bl	8005494 <__aeabi_i2d>
 8005c56:	0002      	movs	r2, r0
 8005c58:	000b      	movs	r3, r1
 8005c5a:	49c8      	ldr	r1, [pc, #800]	; (8005f7c <Execute_Kalman_Filter+0x38c>)
 8005c5c:	600a      	str	r2, [r1, #0]
 8005c5e:	604b      	str	r3, [r1, #4]
  accY  = LSM6DS3_GetXL_Y_Int16();
 8005c60:	f000 fddc 	bl	800681c <LSM6DS3_GetXL_Y_Int16>
 8005c64:	0003      	movs	r3, r0
 8005c66:	0018      	movs	r0, r3
 8005c68:	f7ff fc14 	bl	8005494 <__aeabi_i2d>
 8005c6c:	0002      	movs	r2, r0
 8005c6e:	000b      	movs	r3, r1
 8005c70:	49c3      	ldr	r1, [pc, #780]	; (8005f80 <Execute_Kalman_Filter+0x390>)
 8005c72:	600a      	str	r2, [r1, #0]
 8005c74:	604b      	str	r3, [r1, #4]
  accZ  = LSM6DS3_GetXL_Z_Int16();
 8005c76:	f000 fddb 	bl	8006830 <LSM6DS3_GetXL_Z_Int16>
 8005c7a:	0003      	movs	r3, r0
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f7ff fc09 	bl	8005494 <__aeabi_i2d>
 8005c82:	0002      	movs	r2, r0
 8005c84:	000b      	movs	r3, r1
 8005c86:	49bf      	ldr	r1, [pc, #764]	; (8005f84 <Execute_Kalman_Filter+0x394>)
 8005c88:	600a      	str	r2, [r1, #0]
 8005c8a:	604b      	str	r3, [r1, #4]
  gyroX = LSM6DS3_GetGS_X_Int16();
 8005c8c:	f000 fdda 	bl	8006844 <LSM6DS3_GetGS_X_Int16>
 8005c90:	0003      	movs	r3, r0
 8005c92:	0018      	movs	r0, r3
 8005c94:	f7ff fbfe 	bl	8005494 <__aeabi_i2d>
 8005c98:	0002      	movs	r2, r0
 8005c9a:	000b      	movs	r3, r1
 8005c9c:	49ba      	ldr	r1, [pc, #744]	; (8005f88 <Execute_Kalman_Filter+0x398>)
 8005c9e:	600a      	str	r2, [r1, #0]
 8005ca0:	604b      	str	r3, [r1, #4]
  gyroY = LSM6DS3_GetGS_Y_Int16();
 8005ca2:	f000 fdd9 	bl	8006858 <LSM6DS3_GetGS_Y_Int16>
 8005ca6:	0003      	movs	r3, r0
 8005ca8:	0018      	movs	r0, r3
 8005caa:	f7ff fbf3 	bl	8005494 <__aeabi_i2d>
 8005cae:	0002      	movs	r2, r0
 8005cb0:	000b      	movs	r3, r1
 8005cb2:	49b6      	ldr	r1, [pc, #728]	; (8005f8c <Execute_Kalman_Filter+0x39c>)
 8005cb4:	600a      	str	r2, [r1, #0]
 8005cb6:	604b      	str	r3, [r1, #4]
  gyroZ = LSM6DS3_GetGS_Z_Int16();
 8005cb8:	f000 fdd8 	bl	800686c <LSM6DS3_GetGS_Z_Int16>
 8005cbc:	0003      	movs	r3, r0
 8005cbe:	0018      	movs	r0, r3
 8005cc0:	f7ff fbe8 	bl	8005494 <__aeabi_i2d>
 8005cc4:	0002      	movs	r2, r0
 8005cc6:	000b      	movs	r3, r1
 8005cc8:	49b1      	ldr	r1, [pc, #708]	; (8005f90 <Execute_Kalman_Filter+0x3a0>)
 8005cca:	600a      	str	r2, [r1, #0]
 8005ccc:	604b      	str	r3, [r1, #4]

  #ifdef RESTRICT_PITCH
    double roll  = atan2(accY, accZ) * RAD_TO_DEG;
 8005cce:	4bac      	ldr	r3, [pc, #688]	; (8005f80 <Execute_Kalman_Filter+0x390>)
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	6859      	ldr	r1, [r3, #4]
 8005cd4:	4bab      	ldr	r3, [pc, #684]	; (8005f84 <Execute_Kalman_Filter+0x394>)
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f006 ff78 	bl	800cbce <atan2>
 8005cde:	2280      	movs	r2, #128	; 0x80
 8005ce0:	0592      	lsls	r2, r2, #22
 8005ce2:	4bac      	ldr	r3, [pc, #688]	; (8005f94 <Execute_Kalman_Filter+0x3a4>)
 8005ce4:	f7fe fd84 	bl	80047f0 <__aeabi_dmul>
 8005ce8:	0002      	movs	r2, r0
 8005cea:	000b      	movs	r3, r1
 8005cec:	62ba      	str	r2, [r7, #40]	; 0x28
 8005cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    double pitch = atan(-accX / sqrt(accY * accY + accZ * accZ)) * RAD_TO_DEG;
 8005cf0:	4ba2      	ldr	r3, [pc, #648]	; (8005f7c <Execute_Kalman_Filter+0x38c>)
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	0011      	movs	r1, r2
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	2180      	movs	r1, #128	; 0x80
 8005cfc:	0609      	lsls	r1, r1, #24
 8005cfe:	4059      	eors	r1, r3
 8005d00:	60f9      	str	r1, [r7, #12]
 8005d02:	4b9f      	ldr	r3, [pc, #636]	; (8005f80 <Execute_Kalman_Filter+0x390>)
 8005d04:	6818      	ldr	r0, [r3, #0]
 8005d06:	6859      	ldr	r1, [r3, #4]
 8005d08:	4b9d      	ldr	r3, [pc, #628]	; (8005f80 <Execute_Kalman_Filter+0x390>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f7fe fd6f 	bl	80047f0 <__aeabi_dmul>
 8005d12:	0002      	movs	r2, r0
 8005d14:	000b      	movs	r3, r1
 8005d16:	603a      	str	r2, [r7, #0]
 8005d18:	607b      	str	r3, [r7, #4]
 8005d1a:	4b9a      	ldr	r3, [pc, #616]	; (8005f84 <Execute_Kalman_Filter+0x394>)
 8005d1c:	6818      	ldr	r0, [r3, #0]
 8005d1e:	6859      	ldr	r1, [r3, #4]
 8005d20:	4b98      	ldr	r3, [pc, #608]	; (8005f84 <Execute_Kalman_Filter+0x394>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f7fe fd63 	bl	80047f0 <__aeabi_dmul>
 8005d2a:	0002      	movs	r2, r0
 8005d2c:	000b      	movs	r3, r1
 8005d2e:	6838      	ldr	r0, [r7, #0]
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	f7fd fe1f 	bl	8003974 <__aeabi_dadd>
 8005d36:	0002      	movs	r2, r0
 8005d38:	000b      	movs	r3, r1
 8005d3a:	0010      	movs	r0, r2
 8005d3c:	0019      	movs	r1, r3
 8005d3e:	f006 ff4a 	bl	800cbd6 <sqrt>
 8005d42:	0002      	movs	r2, r0
 8005d44:	000b      	movs	r3, r1
 8005d46:	68b8      	ldr	r0, [r7, #8]
 8005d48:	68f9      	ldr	r1, [r7, #12]
 8005d4a:	f7fe f94f 	bl	8003fec <__aeabi_ddiv>
 8005d4e:	0002      	movs	r2, r0
 8005d50:	000b      	movs	r3, r1
 8005d52:	0010      	movs	r0, r2
 8005d54:	0019      	movs	r1, r3
 8005d56:	f006 fdb7 	bl	800c8c8 <atan>
 8005d5a:	2280      	movs	r2, #128	; 0x80
 8005d5c:	0592      	lsls	r2, r2, #22
 8005d5e:	4b8d      	ldr	r3, [pc, #564]	; (8005f94 <Execute_Kalman_Filter+0x3a4>)
 8005d60:	f7fe fd46 	bl	80047f0 <__aeabi_dmul>
 8005d64:	0002      	movs	r2, r0
 8005d66:	000b      	movs	r3, r1
 8005d68:	623a      	str	r2, [r7, #32]
 8005d6a:	627b      	str	r3, [r7, #36]	; 0x24
  #else // Eq. 28 and 29
    double roll  = atan(accY / sqrt(accX * accX + accZ * accZ)) * RAD_TO_DEG;
    double pitch = atan2(-accX, accZ) * RAD_TO_DEG;
  #endif
       
	double gyroXrate = gyroX * 0.007f; /* Convert to deg/s */
 8005d6c:	4b86      	ldr	r3, [pc, #536]	; (8005f88 <Execute_Kalman_Filter+0x398>)
 8005d6e:	6818      	ldr	r0, [r3, #0]
 8005d70:	6859      	ldr	r1, [r3, #4]
 8005d72:	2280      	movs	r2, #128	; 0x80
 8005d74:	05d2      	lsls	r2, r2, #23
 8005d76:	4b88      	ldr	r3, [pc, #544]	; (8005f98 <Execute_Kalman_Filter+0x3a8>)
 8005d78:	f7fe fd3a 	bl	80047f0 <__aeabi_dmul>
 8005d7c:	0002      	movs	r2, r0
 8005d7e:	000b      	movs	r3, r1
 8005d80:	61ba      	str	r2, [r7, #24]
 8005d82:	61fb      	str	r3, [r7, #28]
	double gyroYrate = gyroY * 0.007f; /* Convert to deg/s */
 8005d84:	4b81      	ldr	r3, [pc, #516]	; (8005f8c <Execute_Kalman_Filter+0x39c>)
 8005d86:	6818      	ldr	r0, [r3, #0]
 8005d88:	6859      	ldr	r1, [r3, #4]
 8005d8a:	2280      	movs	r2, #128	; 0x80
 8005d8c:	05d2      	lsls	r2, r2, #23
 8005d8e:	4b82      	ldr	r3, [pc, #520]	; (8005f98 <Execute_Kalman_Filter+0x3a8>)
 8005d90:	f7fe fd2e 	bl	80047f0 <__aeabi_dmul>
 8005d94:	0002      	movs	r2, r0
 8005d96:	000b      	movs	r3, r1
 8005d98:	643a      	str	r2, [r7, #64]	; 0x40
 8005d9a:	647b      	str	r3, [r7, #68]	; 0x44
	double gyroZrate = (gyroZ-gyroZ_offset) * 0.007f; /* Convert to deg/s */
 8005d9c:	4b7c      	ldr	r3, [pc, #496]	; (8005f90 <Execute_Kalman_Filter+0x3a0>)
 8005d9e:	6818      	ldr	r0, [r3, #0]
 8005da0:	6859      	ldr	r1, [r3, #4]
 8005da2:	4b7e      	ldr	r3, [pc, #504]	; (8005f9c <Execute_Kalman_Filter+0x3ac>)
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f7fe ff8e 	bl	8004cc8 <__aeabi_dsub>
 8005dac:	0002      	movs	r2, r0
 8005dae:	000b      	movs	r3, r1
 8005db0:	0010      	movs	r0, r2
 8005db2:	0019      	movs	r1, r3
 8005db4:	2280      	movs	r2, #128	; 0x80
 8005db6:	05d2      	lsls	r2, r2, #23
 8005db8:	4b77      	ldr	r3, [pc, #476]	; (8005f98 <Execute_Kalman_Filter+0x3a8>)
 8005dba:	f7fe fd19 	bl	80047f0 <__aeabi_dmul>
 8005dbe:	0002      	movs	r2, r0
 8005dc0:	000b      	movs	r3, r1
 8005dc2:	613a      	str	r2, [r7, #16]
 8005dc4:	617b      	str	r3, [r7, #20]
	kalAngleZ = kalAngleZ+gyroZrate*timing_kalman;
 8005dc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dca:	6938      	ldr	r0, [r7, #16]
 8005dcc:	6979      	ldr	r1, [r7, #20]
 8005dce:	f7fe fd0f 	bl	80047f0 <__aeabi_dmul>
 8005dd2:	0002      	movs	r2, r0
 8005dd4:	000b      	movs	r3, r1
 8005dd6:	0010      	movs	r0, r2
 8005dd8:	0019      	movs	r1, r3
 8005dda:	4b71      	ldr	r3, [pc, #452]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f7fd fdc8 	bl	8003974 <__aeabi_dadd>
 8005de4:	0002      	movs	r2, r0
 8005de6:	000b      	movs	r3, r1
 8005de8:	496d      	ldr	r1, [pc, #436]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005dea:	600a      	str	r2, [r1, #0]
 8005dec:	604b      	str	r3, [r1, #4]

	if(kalAngleZ>360){
 8005dee:	4b6c      	ldr	r3, [pc, #432]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005df0:	6818      	ldr	r0, [r3, #0]
 8005df2:	6859      	ldr	r1, [r3, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	4b6b      	ldr	r3, [pc, #428]	; (8005fa4 <Execute_Kalman_Filter+0x3b4>)
 8005df8:	f7fc ff38 	bl	8002c6c <__aeabi_dcmpgt>
 8005dfc:	1e03      	subs	r3, r0, #0
 8005dfe:	d00c      	beq.n	8005e1a <Execute_Kalman_Filter+0x22a>
		kalAngleZ-=360;
 8005e00:	4b67      	ldr	r3, [pc, #412]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	6859      	ldr	r1, [r3, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	4b66      	ldr	r3, [pc, #408]	; (8005fa4 <Execute_Kalman_Filter+0x3b4>)
 8005e0a:	f7fe ff5d 	bl	8004cc8 <__aeabi_dsub>
 8005e0e:	0002      	movs	r2, r0
 8005e10:	000b      	movs	r3, r1
 8005e12:	4963      	ldr	r1, [pc, #396]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005e14:	600a      	str	r2, [r1, #0]
 8005e16:	604b      	str	r3, [r1, #4]
 8005e18:	e014      	b.n	8005e44 <Execute_Kalman_Filter+0x254>
	}
	else if(kalAngleZ<-360){
 8005e1a:	4b61      	ldr	r3, [pc, #388]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005e1c:	6818      	ldr	r0, [r3, #0]
 8005e1e:	6859      	ldr	r1, [r3, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	4b61      	ldr	r3, [pc, #388]	; (8005fa8 <Execute_Kalman_Filter+0x3b8>)
 8005e24:	f7fc ff0e 	bl	8002c44 <__aeabi_dcmplt>
 8005e28:	1e03      	subs	r3, r0, #0
 8005e2a:	d00b      	beq.n	8005e44 <Execute_Kalman_Filter+0x254>
		kalAngleZ+=360;
 8005e2c:	4b5c      	ldr	r3, [pc, #368]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	6859      	ldr	r1, [r3, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	4b5b      	ldr	r3, [pc, #364]	; (8005fa4 <Execute_Kalman_Filter+0x3b4>)
 8005e36:	f7fd fd9d 	bl	8003974 <__aeabi_dadd>
 8005e3a:	0002      	movs	r2, r0
 8005e3c:	000b      	movs	r3, r1
 8005e3e:	4958      	ldr	r1, [pc, #352]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005e40:	600a      	str	r2, [r1, #0]
 8005e42:	604b      	str	r3, [r1, #4]
	}

  #ifdef RESTRICT_PITCH
  /* This fixes the transition problem when the accelerometer angle jumps between -180 and 180 degrees */
  if ((roll < -90 && kalAngleX > 90) || (roll > 90 && kalAngleX < -90)) 
 8005e44:	2200      	movs	r2, #0
 8005e46:	4b59      	ldr	r3, [pc, #356]	; (8005fac <Execute_Kalman_Filter+0x3bc>)
 8005e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e4c:	f7fc fefa 	bl	8002c44 <__aeabi_dcmplt>
 8005e50:	1e03      	subs	r3, r0, #0
 8005e52:	d007      	beq.n	8005e64 <Execute_Kalman_Filter+0x274>
 8005e54:	2200      	movs	r2, #0
 8005e56:	4b56      	ldr	r3, [pc, #344]	; (8005fb0 <Execute_Kalman_Filter+0x3c0>)
 8005e58:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005e5a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005e5c:	f7fc ff06 	bl	8002c6c <__aeabi_dcmpgt>
 8005e60:	1e03      	subs	r3, r0, #0
 8005e62:	d10f      	bne.n	8005e84 <Execute_Kalman_Filter+0x294>
 8005e64:	2200      	movs	r2, #0
 8005e66:	4b52      	ldr	r3, [pc, #328]	; (8005fb0 <Execute_Kalman_Filter+0x3c0>)
 8005e68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e6c:	f7fc fefe 	bl	8002c6c <__aeabi_dcmpgt>
 8005e70:	1e03      	subs	r3, r0, #0
 8005e72:	d013      	beq.n	8005e9c <Execute_Kalman_Filter+0x2ac>
 8005e74:	2200      	movs	r2, #0
 8005e76:	4b4d      	ldr	r3, [pc, #308]	; (8005fac <Execute_Kalman_Filter+0x3bc>)
 8005e78:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005e7a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005e7c:	f7fc fee2 	bl	8002c44 <__aeabi_dcmplt>
 8005e80:	1e03      	subs	r3, r0, #0
 8005e82:	d00b      	beq.n	8005e9c <Execute_Kalman_Filter+0x2ac>
  {
	KalmanX.angle = roll;
 8005e84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e88:	f7ff fba2 	bl	80055d0 <__aeabi_d2f>
 8005e8c:	1c02      	adds	r2, r0, #0
 8005e8e:	4b49      	ldr	r3, [pc, #292]	; (8005fb4 <Execute_Kalman_Filter+0x3c4>)
 8005e90:	60da      	str	r2, [r3, #12]
    kalAngleX = roll;
 8005e92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e96:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e9a:	e01b      	b.n	8005ed4 <Execute_Kalman_Filter+0x2e4>
  } 
  else
  {
    kalAngleX = KalmanX_getAngle(roll, gyroXrate, timing_kalman); /* Calculate the angle using a Kalman filter */
 8005e9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ea0:	f7ff fb96 	bl	80055d0 <__aeabi_d2f>
 8005ea4:	1c06      	adds	r6, r0, #0
 8005ea6:	69b8      	ldr	r0, [r7, #24]
 8005ea8:	69f9      	ldr	r1, [r7, #28]
 8005eaa:	f7ff fb91 	bl	80055d0 <__aeabi_d2f>
 8005eae:	4680      	mov	r8, r0
 8005eb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005eb2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005eb4:	f7ff fb8c 	bl	80055d0 <__aeabi_d2f>
 8005eb8:	1c03      	adds	r3, r0, #0
 8005eba:	1c1a      	adds	r2, r3, #0
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	1c30      	adds	r0, r6, #0
 8005ec0:	f000 f8c4 	bl	800604c <KalmanX_getAngle>
 8005ec4:	1c03      	adds	r3, r0, #0
 8005ec6:	1c18      	adds	r0, r3, #0
 8005ec8:	f7ff fb3a 	bl	8005540 <__aeabi_f2d>
 8005ecc:	0002      	movs	r2, r0
 8005ece:	000b      	movs	r3, r1
 8005ed0:	64ba      	str	r2, [r7, #72]	; 0x48
 8005ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
  } 

  if (abs(kalAngleX) > 90)
 8005ed4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005ed6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005ed8:	f7ff faa6 	bl	8005428 <__aeabi_d2iz>
 8005edc:	0003      	movs	r3, r0
 8005ede:	17da      	asrs	r2, r3, #31
 8005ee0:	189b      	adds	r3, r3, r2
 8005ee2:	4053      	eors	r3, r2
 8005ee4:	2b5a      	cmp	r3, #90	; 0x5a
 8005ee6:	dd08      	ble.n	8005efa <Execute_Kalman_Filter+0x30a>
  {
    gyroYrate = - gyroYrate; /* Invert rate, so it fits the restricted accelerometer reading */
 8005ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005eea:	001c      	movs	r4, r3
 8005eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eee:	2280      	movs	r2, #128	; 0x80
 8005ef0:	0612      	lsls	r2, r2, #24
 8005ef2:	405a      	eors	r2, r3
 8005ef4:	0015      	movs	r5, r2
 8005ef6:	643c      	str	r4, [r7, #64]	; 0x40
 8005ef8:	647d      	str	r5, [r7, #68]	; 0x44
  }
  kalAngleY = KalmanY_getAngle(pitch, gyroYrate, timing_kalman);
 8005efa:	6a38      	ldr	r0, [r7, #32]
 8005efc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005efe:	f7ff fb67 	bl	80055d0 <__aeabi_d2f>
 8005f02:	1c04      	adds	r4, r0, #0
 8005f04:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005f06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f08:	f7ff fb62 	bl	80055d0 <__aeabi_d2f>
 8005f0c:	1c05      	adds	r5, r0, #0
 8005f0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f10:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005f12:	f7ff fb5d 	bl	80055d0 <__aeabi_d2f>
 8005f16:	1c03      	adds	r3, r0, #0
 8005f18:	1c1a      	adds	r2, r3, #0
 8005f1a:	1c29      	adds	r1, r5, #0
 8005f1c:	1c20      	adds	r0, r4, #0
 8005f1e:	f000 f9b3 	bl	8006288 <KalmanY_getAngle>
 8005f22:	1c03      	adds	r3, r0, #0
 8005f24:	1c18      	adds	r0, r3, #0
 8005f26:	f7ff fb0b 	bl	8005540 <__aeabi_f2d>
 8005f2a:	0002      	movs	r2, r0
 8005f2c:	000b      	movs	r3, r1
 8005f2e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005f30:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
      gyroXrate = -gyroXrate; /* Invert rate, so it fits the restriced accelerometer reading */
    }
    kalAngleX = KalmanX_getAngle(roll, gyroXrate, timing_kalman);
  #endif
   Calculated_Roll  =  (float) (kalAngleX);
 8005f32:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005f34:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005f36:	f7ff fb4b 	bl	80055d0 <__aeabi_d2f>
 8005f3a:	1c02      	adds	r2, r0, #0
 8005f3c:	4b1e      	ldr	r3, [pc, #120]	; (8005fb8 <Execute_Kalman_Filter+0x3c8>)
 8005f3e:	601a      	str	r2, [r3, #0]
   Calculated_Pitch  = (float) (kalAngleY);
 8005f40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005f42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f44:	f7ff fb44 	bl	80055d0 <__aeabi_d2f>
 8005f48:	1c02      	adds	r2, r0, #0
 8005f4a:	4b1c      	ldr	r3, [pc, #112]	; (8005fbc <Execute_Kalman_Filter+0x3cc>)
 8005f4c:	601a      	str	r2, [r3, #0]
   Calculated_yaw  = (float) (kalAngleZ);
 8005f4e:	4b14      	ldr	r3, [pc, #80]	; (8005fa0 <Execute_Kalman_Filter+0x3b0>)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	0010      	movs	r0, r2
 8005f56:	0019      	movs	r1, r3
 8005f58:	f7ff fb3a 	bl	80055d0 <__aeabi_d2f>
 8005f5c:	1c02      	adds	r2, r0, #0
 8005f5e:	4b18      	ldr	r3, [pc, #96]	; (8005fc0 <Execute_Kalman_Filter+0x3d0>)
 8005f60:	601a      	str	r2, [r3, #0]
}
 8005f62:	46c0      	nop			; (mov r8, r8)
 8005f64:	46bd      	mov	sp, r7
 8005f66:	b014      	add	sp, #80	; 0x50
 8005f68:	bc80      	pop	{r7}
 8005f6a:	46b8      	mov	r8, r7
 8005f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f6e:	46c0      	nop			; (mov r8, r8)
 8005f70:	200001e8 	.word	0x200001e8
 8005f74:	200001ec 	.word	0x200001ec
 8005f78:	200001b0 	.word	0x200001b0
 8005f7c:	200001b8 	.word	0x200001b8
 8005f80:	200001c0 	.word	0x200001c0
 8005f84:	200001c8 	.word	0x200001c8
 8005f88:	200001d0 	.word	0x200001d0
 8005f8c:	200001d8 	.word	0x200001d8
 8005f90:	200001e0 	.word	0x200001e0
 8005f94:	404ca5dc 	.word	0x404ca5dc
 8005f98:	3f7cac08 	.word	0x3f7cac08
 8005f9c:	20000020 	.word	0x20000020
 8005fa0:	20000190 	.word	0x20000190
 8005fa4:	40768000 	.word	0x40768000
 8005fa8:	c0768000 	.word	0xc0768000
 8005fac:	c0568000 	.word	0xc0568000
 8005fb0:	40568000 	.word	0x40568000
 8005fb4:	2000013c 	.word	0x2000013c
 8005fb8:	200001a8 	.word	0x200001a8
 8005fbc:	200001a4 	.word	0x200001a4
 8005fc0:	200001ac 	.word	0x200001ac

08005fc4 <Kalman_GetPitch>:

float Kalman_GetPitch(void) {
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  return Calculated_Pitch;
 8005fc8:	4b02      	ldr	r3, [pc, #8]	; (8005fd4 <Kalman_GetPitch+0x10>)
 8005fca:	681b      	ldr	r3, [r3, #0]
}
 8005fcc:	1c18      	adds	r0, r3, #0
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	200001a4 	.word	0x200001a4

08005fd8 <Kalman_GetRoll>:

float Kalman_GetRoll(void) {
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  return Calculated_Roll;
 8005fdc:	4b02      	ldr	r3, [pc, #8]	; (8005fe8 <Kalman_GetRoll+0x10>)
 8005fde:	681b      	ldr	r3, [r3, #0]
}
 8005fe0:	1c18      	adds	r0, r3, #0
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	46c0      	nop			; (mov r8, r8)
 8005fe8:	200001a8 	.word	0x200001a8

08005fec <Kalman_Getyaw>:

float Kalman_Getyaw(void) {
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
#if 1
  return Calculated_yaw;
 8005ff0:	4b02      	ldr	r3, [pc, #8]	; (8005ffc <Kalman_Getyaw+0x10>)
 8005ff2:	681b      	ldr	r3, [r3, #0]

  double gyroZrate = (gyroZ-gyroZ_offset) * 0.007f; /* Convert to deg/s */
  	kalAngleZ = kalAngleZ+gyroZrate*timing_kalman;
  	return kalAngleZ;
#endif
}
 8005ff4:	1c18      	adds	r0, r3, #0
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	46c0      	nop			; (mov r8, r8)
 8005ffc:	200001ac 	.word	0x200001ac

08006000 <Kalman_GetTick>:
		ExecuteTicks = 0;
	}
}

uint32_t Kalman_GetTick(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
	//return Kalman_Timer;
	return getMicros();
 8006004:	f001 faac 	bl	8007560 <getMicros>
 8006008:	0003      	movs	r3, r0
}
 800600a:	0018      	movs	r0, r3
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <Kalman_SetFlag>:

void Kalman_SetFlag(void) {
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
	KalmanFlag = 1;
 8006014:	4b02      	ldr	r3, [pc, #8]	; (8006020 <Kalman_SetFlag+0x10>)
 8006016:	2201      	movs	r2, #1
 8006018:	701a      	strb	r2, [r3, #0]
}
 800601a:	46c0      	nop			; (mov r8, r8)
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	200001a0 	.word	0x200001a0

08006024 <Kalman_GetFlag>:

uint8_t Kalman_GetFlag(void) {
 8006024:	b580      	push	{r7, lr}
 8006026:	af00      	add	r7, sp, #0
	return KalmanFlag;
 8006028:	4b02      	ldr	r3, [pc, #8]	; (8006034 <Kalman_GetFlag+0x10>)
 800602a:	781b      	ldrb	r3, [r3, #0]
}
 800602c:	0018      	movs	r0, r3
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	46c0      	nop			; (mov r8, r8)
 8006034:	200001a0 	.word	0x200001a0

08006038 <Kalman_ClearFlag>:

void Kalman_ClearFlag(void) {
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
	KalmanFlag = 0;
 800603c:	4b02      	ldr	r3, [pc, #8]	; (8006048 <Kalman_ClearFlag+0x10>)
 800603e:	2200      	movs	r2, #0
 8006040:	701a      	strb	r2, [r3, #0]
}
 8006042:	46c0      	nop			; (mov r8, r8)
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	200001a0 	.word	0x200001a0

0800604c <KalmanX_getAngle>:

static float KalmanX_getAngle(float newAngle, float newRate, float dt) {
 800604c:	b5b0      	push	{r4, r5, r7, lr}
 800604e:	b08a      	sub	sp, #40	; 0x28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
    KalmanX.rate = newRate - KalmanX.bias;
 8006058:	4b8a      	ldr	r3, [pc, #552]	; (8006284 <KalmanX_getAngle+0x238>)
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	1c19      	adds	r1, r3, #0
 800605e:	68b8      	ldr	r0, [r7, #8]
 8006060:	f7fd fa2a 	bl	80034b8 <__aeabi_fsub>
 8006064:	1c03      	adds	r3, r0, #0
 8006066:	1c1a      	adds	r2, r3, #0
 8006068:	4b86      	ldr	r3, [pc, #536]	; (8006284 <KalmanX_getAngle+0x238>)
 800606a:	615a      	str	r2, [r3, #20]
    KalmanX.angle += dt * KalmanX.rate;
 800606c:	4b85      	ldr	r3, [pc, #532]	; (8006284 <KalmanX_getAngle+0x238>)
 800606e:	68dc      	ldr	r4, [r3, #12]
 8006070:	4b84      	ldr	r3, [pc, #528]	; (8006284 <KalmanX_getAngle+0x238>)
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	1c18      	adds	r0, r3, #0
 8006078:	f7fd f8f8 	bl	800326c <__aeabi_fmul>
 800607c:	1c03      	adds	r3, r0, #0
 800607e:	1c19      	adds	r1, r3, #0
 8006080:	1c20      	adds	r0, r4, #0
 8006082:	f7fc fe3d 	bl	8002d00 <__aeabi_fadd>
 8006086:	1c03      	adds	r3, r0, #0
 8006088:	1c1a      	adds	r2, r3, #0
 800608a:	4b7e      	ldr	r3, [pc, #504]	; (8006284 <KalmanX_getAngle+0x238>)
 800608c:	60da      	str	r2, [r3, #12]

    KalmanX.P[0][0] += dt * (dt*KalmanX.P[1][1] - KalmanX.P[0][1] - KalmanX.P[1][0] + KalmanX.Q_angle);
 800608e:	4b7d      	ldr	r3, [pc, #500]	; (8006284 <KalmanX_getAngle+0x238>)
 8006090:	699c      	ldr	r4, [r3, #24]
 8006092:	4b7c      	ldr	r3, [pc, #496]	; (8006284 <KalmanX_getAngle+0x238>)
 8006094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006096:	6879      	ldr	r1, [r7, #4]
 8006098:	1c18      	adds	r0, r3, #0
 800609a:	f7fd f8e7 	bl	800326c <__aeabi_fmul>
 800609e:	1c03      	adds	r3, r0, #0
 80060a0:	1c1a      	adds	r2, r3, #0
 80060a2:	4b78      	ldr	r3, [pc, #480]	; (8006284 <KalmanX_getAngle+0x238>)
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	1c19      	adds	r1, r3, #0
 80060a8:	1c10      	adds	r0, r2, #0
 80060aa:	f7fd fa05 	bl	80034b8 <__aeabi_fsub>
 80060ae:	1c03      	adds	r3, r0, #0
 80060b0:	1c1a      	adds	r2, r3, #0
 80060b2:	4b74      	ldr	r3, [pc, #464]	; (8006284 <KalmanX_getAngle+0x238>)
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	1c19      	adds	r1, r3, #0
 80060b8:	1c10      	adds	r0, r2, #0
 80060ba:	f7fd f9fd 	bl	80034b8 <__aeabi_fsub>
 80060be:	1c03      	adds	r3, r0, #0
 80060c0:	1c1a      	adds	r2, r3, #0
 80060c2:	4b70      	ldr	r3, [pc, #448]	; (8006284 <KalmanX_getAngle+0x238>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	1c19      	adds	r1, r3, #0
 80060c8:	1c10      	adds	r0, r2, #0
 80060ca:	f7fc fe19 	bl	8002d00 <__aeabi_fadd>
 80060ce:	1c03      	adds	r3, r0, #0
 80060d0:	6879      	ldr	r1, [r7, #4]
 80060d2:	1c18      	adds	r0, r3, #0
 80060d4:	f7fd f8ca 	bl	800326c <__aeabi_fmul>
 80060d8:	1c03      	adds	r3, r0, #0
 80060da:	1c19      	adds	r1, r3, #0
 80060dc:	1c20      	adds	r0, r4, #0
 80060de:	f7fc fe0f 	bl	8002d00 <__aeabi_fadd>
 80060e2:	1c03      	adds	r3, r0, #0
 80060e4:	1c1a      	adds	r2, r3, #0
 80060e6:	4b67      	ldr	r3, [pc, #412]	; (8006284 <KalmanX_getAngle+0x238>)
 80060e8:	619a      	str	r2, [r3, #24]
    KalmanX.P[0][1] -= dt * KalmanX.P[1][1];
 80060ea:	4b66      	ldr	r3, [pc, #408]	; (8006284 <KalmanX_getAngle+0x238>)
 80060ec:	69dc      	ldr	r4, [r3, #28]
 80060ee:	4b65      	ldr	r3, [pc, #404]	; (8006284 <KalmanX_getAngle+0x238>)
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	6879      	ldr	r1, [r7, #4]
 80060f4:	1c18      	adds	r0, r3, #0
 80060f6:	f7fd f8b9 	bl	800326c <__aeabi_fmul>
 80060fa:	1c03      	adds	r3, r0, #0
 80060fc:	1c19      	adds	r1, r3, #0
 80060fe:	1c20      	adds	r0, r4, #0
 8006100:	f7fd f9da 	bl	80034b8 <__aeabi_fsub>
 8006104:	1c03      	adds	r3, r0, #0
 8006106:	1c1a      	adds	r2, r3, #0
 8006108:	4b5e      	ldr	r3, [pc, #376]	; (8006284 <KalmanX_getAngle+0x238>)
 800610a:	61da      	str	r2, [r3, #28]
    KalmanX.P[1][0] -= dt * KalmanX.P[1][1];
 800610c:	4b5d      	ldr	r3, [pc, #372]	; (8006284 <KalmanX_getAngle+0x238>)
 800610e:	6a1c      	ldr	r4, [r3, #32]
 8006110:	4b5c      	ldr	r3, [pc, #368]	; (8006284 <KalmanX_getAngle+0x238>)
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	6879      	ldr	r1, [r7, #4]
 8006116:	1c18      	adds	r0, r3, #0
 8006118:	f7fd f8a8 	bl	800326c <__aeabi_fmul>
 800611c:	1c03      	adds	r3, r0, #0
 800611e:	1c19      	adds	r1, r3, #0
 8006120:	1c20      	adds	r0, r4, #0
 8006122:	f7fd f9c9 	bl	80034b8 <__aeabi_fsub>
 8006126:	1c03      	adds	r3, r0, #0
 8006128:	1c1a      	adds	r2, r3, #0
 800612a:	4b56      	ldr	r3, [pc, #344]	; (8006284 <KalmanX_getAngle+0x238>)
 800612c:	621a      	str	r2, [r3, #32]
    KalmanX.P[1][1] += KalmanX.Q_bias * dt;
 800612e:	4b55      	ldr	r3, [pc, #340]	; (8006284 <KalmanX_getAngle+0x238>)
 8006130:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006132:	4b54      	ldr	r3, [pc, #336]	; (8006284 <KalmanX_getAngle+0x238>)
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	1c18      	adds	r0, r3, #0
 800613a:	f7fd f897 	bl	800326c <__aeabi_fmul>
 800613e:	1c03      	adds	r3, r0, #0
 8006140:	1c19      	adds	r1, r3, #0
 8006142:	1c20      	adds	r0, r4, #0
 8006144:	f7fc fddc 	bl	8002d00 <__aeabi_fadd>
 8006148:	1c03      	adds	r3, r0, #0
 800614a:	1c1a      	adds	r2, r3, #0
 800614c:	4b4d      	ldr	r3, [pc, #308]	; (8006284 <KalmanX_getAngle+0x238>)
 800614e:	625a      	str	r2, [r3, #36]	; 0x24
    
    float S = KalmanX.P[0][0] + KalmanX.R_measure;
 8006150:	4b4c      	ldr	r3, [pc, #304]	; (8006284 <KalmanX_getAngle+0x238>)
 8006152:	699a      	ldr	r2, [r3, #24]
 8006154:	4b4b      	ldr	r3, [pc, #300]	; (8006284 <KalmanX_getAngle+0x238>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	1c19      	adds	r1, r3, #0
 800615a:	1c10      	adds	r0, r2, #0
 800615c:	f7fc fdd0 	bl	8002d00 <__aeabi_fadd>
 8006160:	1c03      	adds	r3, r0, #0
 8006162:	627b      	str	r3, [r7, #36]	; 0x24
    
    float K[2];
    K[0] = KalmanX.P[0][0] / S;
 8006164:	4b47      	ldr	r3, [pc, #284]	; (8006284 <KalmanX_getAngle+0x238>)
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800616a:	1c18      	adds	r0, r3, #0
 800616c:	f7fc ff66 	bl	800303c <__aeabi_fdiv>
 8006170:	1c03      	adds	r3, r0, #0
 8006172:	1c1a      	adds	r2, r3, #0
 8006174:	2510      	movs	r5, #16
 8006176:	197b      	adds	r3, r7, r5
 8006178:	601a      	str	r2, [r3, #0]
    K[1] = KalmanX.P[1][0] / S;
 800617a:	4b42      	ldr	r3, [pc, #264]	; (8006284 <KalmanX_getAngle+0x238>)
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006180:	1c18      	adds	r0, r3, #0
 8006182:	f7fc ff5b 	bl	800303c <__aeabi_fdiv>
 8006186:	1c03      	adds	r3, r0, #0
 8006188:	1c1a      	adds	r2, r3, #0
 800618a:	197b      	adds	r3, r7, r5
 800618c:	605a      	str	r2, [r3, #4]

    float y = newAngle - KalmanX.angle;
 800618e:	4b3d      	ldr	r3, [pc, #244]	; (8006284 <KalmanX_getAngle+0x238>)
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	1c19      	adds	r1, r3, #0
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f7fd f98f 	bl	80034b8 <__aeabi_fsub>
 800619a:	1c03      	adds	r3, r0, #0
 800619c:	623b      	str	r3, [r7, #32]
    KalmanX.angle += K[0] * y;
 800619e:	4b39      	ldr	r3, [pc, #228]	; (8006284 <KalmanX_getAngle+0x238>)
 80061a0:	68dc      	ldr	r4, [r3, #12]
 80061a2:	197b      	adds	r3, r7, r5
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6a39      	ldr	r1, [r7, #32]
 80061a8:	1c18      	adds	r0, r3, #0
 80061aa:	f7fd f85f 	bl	800326c <__aeabi_fmul>
 80061ae:	1c03      	adds	r3, r0, #0
 80061b0:	1c19      	adds	r1, r3, #0
 80061b2:	1c20      	adds	r0, r4, #0
 80061b4:	f7fc fda4 	bl	8002d00 <__aeabi_fadd>
 80061b8:	1c03      	adds	r3, r0, #0
 80061ba:	1c1a      	adds	r2, r3, #0
 80061bc:	4b31      	ldr	r3, [pc, #196]	; (8006284 <KalmanX_getAngle+0x238>)
 80061be:	60da      	str	r2, [r3, #12]
    KalmanX.bias += K[1] * y;
 80061c0:	4b30      	ldr	r3, [pc, #192]	; (8006284 <KalmanX_getAngle+0x238>)
 80061c2:	691c      	ldr	r4, [r3, #16]
 80061c4:	197b      	adds	r3, r7, r5
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	6a39      	ldr	r1, [r7, #32]
 80061ca:	1c18      	adds	r0, r3, #0
 80061cc:	f7fd f84e 	bl	800326c <__aeabi_fmul>
 80061d0:	1c03      	adds	r3, r0, #0
 80061d2:	1c19      	adds	r1, r3, #0
 80061d4:	1c20      	adds	r0, r4, #0
 80061d6:	f7fc fd93 	bl	8002d00 <__aeabi_fadd>
 80061da:	1c03      	adds	r3, r0, #0
 80061dc:	1c1a      	adds	r2, r3, #0
 80061de:	4b29      	ldr	r3, [pc, #164]	; (8006284 <KalmanX_getAngle+0x238>)
 80061e0:	611a      	str	r2, [r3, #16]

    float P00_temp = KalmanX.P[0][0];
 80061e2:	4b28      	ldr	r3, [pc, #160]	; (8006284 <KalmanX_getAngle+0x238>)
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	61fb      	str	r3, [r7, #28]
    float P01_temp = KalmanX.P[0][1];
 80061e8:	4b26      	ldr	r3, [pc, #152]	; (8006284 <KalmanX_getAngle+0x238>)
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	61bb      	str	r3, [r7, #24]

    KalmanX.P[0][0] -= K[0] * P00_temp;
 80061ee:	4b25      	ldr	r3, [pc, #148]	; (8006284 <KalmanX_getAngle+0x238>)
 80061f0:	699c      	ldr	r4, [r3, #24]
 80061f2:	197b      	adds	r3, r7, r5
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69f9      	ldr	r1, [r7, #28]
 80061f8:	1c18      	adds	r0, r3, #0
 80061fa:	f7fd f837 	bl	800326c <__aeabi_fmul>
 80061fe:	1c03      	adds	r3, r0, #0
 8006200:	1c19      	adds	r1, r3, #0
 8006202:	1c20      	adds	r0, r4, #0
 8006204:	f7fd f958 	bl	80034b8 <__aeabi_fsub>
 8006208:	1c03      	adds	r3, r0, #0
 800620a:	1c1a      	adds	r2, r3, #0
 800620c:	4b1d      	ldr	r3, [pc, #116]	; (8006284 <KalmanX_getAngle+0x238>)
 800620e:	619a      	str	r2, [r3, #24]
    KalmanX.P[0][1] -= K[0] * P01_temp;
 8006210:	4b1c      	ldr	r3, [pc, #112]	; (8006284 <KalmanX_getAngle+0x238>)
 8006212:	69dc      	ldr	r4, [r3, #28]
 8006214:	197b      	adds	r3, r7, r5
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	69b9      	ldr	r1, [r7, #24]
 800621a:	1c18      	adds	r0, r3, #0
 800621c:	f7fd f826 	bl	800326c <__aeabi_fmul>
 8006220:	1c03      	adds	r3, r0, #0
 8006222:	1c19      	adds	r1, r3, #0
 8006224:	1c20      	adds	r0, r4, #0
 8006226:	f7fd f947 	bl	80034b8 <__aeabi_fsub>
 800622a:	1c03      	adds	r3, r0, #0
 800622c:	1c1a      	adds	r2, r3, #0
 800622e:	4b15      	ldr	r3, [pc, #84]	; (8006284 <KalmanX_getAngle+0x238>)
 8006230:	61da      	str	r2, [r3, #28]
    KalmanX.P[1][0] -= K[1] * P00_temp;
 8006232:	4b14      	ldr	r3, [pc, #80]	; (8006284 <KalmanX_getAngle+0x238>)
 8006234:	6a1c      	ldr	r4, [r3, #32]
 8006236:	197b      	adds	r3, r7, r5
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	69f9      	ldr	r1, [r7, #28]
 800623c:	1c18      	adds	r0, r3, #0
 800623e:	f7fd f815 	bl	800326c <__aeabi_fmul>
 8006242:	1c03      	adds	r3, r0, #0
 8006244:	1c19      	adds	r1, r3, #0
 8006246:	1c20      	adds	r0, r4, #0
 8006248:	f7fd f936 	bl	80034b8 <__aeabi_fsub>
 800624c:	1c03      	adds	r3, r0, #0
 800624e:	1c1a      	adds	r2, r3, #0
 8006250:	4b0c      	ldr	r3, [pc, #48]	; (8006284 <KalmanX_getAngle+0x238>)
 8006252:	621a      	str	r2, [r3, #32]
    KalmanX.P[1][1] -= K[1] * P01_temp;
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <KalmanX_getAngle+0x238>)
 8006256:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006258:	197b      	adds	r3, r7, r5
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	69b9      	ldr	r1, [r7, #24]
 800625e:	1c18      	adds	r0, r3, #0
 8006260:	f7fd f804 	bl	800326c <__aeabi_fmul>
 8006264:	1c03      	adds	r3, r0, #0
 8006266:	1c19      	adds	r1, r3, #0
 8006268:	1c20      	adds	r0, r4, #0
 800626a:	f7fd f925 	bl	80034b8 <__aeabi_fsub>
 800626e:	1c03      	adds	r3, r0, #0
 8006270:	1c1a      	adds	r2, r3, #0
 8006272:	4b04      	ldr	r3, [pc, #16]	; (8006284 <KalmanX_getAngle+0x238>)
 8006274:	625a      	str	r2, [r3, #36]	; 0x24

    return KalmanX.angle;
 8006276:	4b03      	ldr	r3, [pc, #12]	; (8006284 <KalmanX_getAngle+0x238>)
 8006278:	68db      	ldr	r3, [r3, #12]
}
 800627a:	1c18      	adds	r0, r3, #0
 800627c:	46bd      	mov	sp, r7
 800627e:	b00a      	add	sp, #40	; 0x28
 8006280:	bdb0      	pop	{r4, r5, r7, pc}
 8006282:	46c0      	nop			; (mov r8, r8)
 8006284:	2000013c 	.word	0x2000013c

08006288 <KalmanY_getAngle>:

static float KalmanY_getAngle(float newAngle, float newRate, float dt) {
 8006288:	b5b0      	push	{r4, r5, r7, lr}
 800628a:	b08a      	sub	sp, #40	; 0x28
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
    KalmanY.rate = newRate - KalmanY.bias;
 8006294:	4b8a      	ldr	r3, [pc, #552]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	1c19      	adds	r1, r3, #0
 800629a:	68b8      	ldr	r0, [r7, #8]
 800629c:	f7fd f90c 	bl	80034b8 <__aeabi_fsub>
 80062a0:	1c03      	adds	r3, r0, #0
 80062a2:	1c1a      	adds	r2, r3, #0
 80062a4:	4b86      	ldr	r3, [pc, #536]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062a6:	615a      	str	r2, [r3, #20]
    KalmanY.angle += dt * KalmanY.rate;
 80062a8:	4b85      	ldr	r3, [pc, #532]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062aa:	68dc      	ldr	r4, [r3, #12]
 80062ac:	4b84      	ldr	r3, [pc, #528]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	6879      	ldr	r1, [r7, #4]
 80062b2:	1c18      	adds	r0, r3, #0
 80062b4:	f7fc ffda 	bl	800326c <__aeabi_fmul>
 80062b8:	1c03      	adds	r3, r0, #0
 80062ba:	1c19      	adds	r1, r3, #0
 80062bc:	1c20      	adds	r0, r4, #0
 80062be:	f7fc fd1f 	bl	8002d00 <__aeabi_fadd>
 80062c2:	1c03      	adds	r3, r0, #0
 80062c4:	1c1a      	adds	r2, r3, #0
 80062c6:	4b7e      	ldr	r3, [pc, #504]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062c8:	60da      	str	r2, [r3, #12]

    KalmanY.P[0][0] += dt * (dt*KalmanY.P[1][1] - KalmanY.P[0][1] - KalmanY.P[1][0] + KalmanY.Q_angle);
 80062ca:	4b7d      	ldr	r3, [pc, #500]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062cc:	699c      	ldr	r4, [r3, #24]
 80062ce:	4b7c      	ldr	r3, [pc, #496]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	1c18      	adds	r0, r3, #0
 80062d6:	f7fc ffc9 	bl	800326c <__aeabi_fmul>
 80062da:	1c03      	adds	r3, r0, #0
 80062dc:	1c1a      	adds	r2, r3, #0
 80062de:	4b78      	ldr	r3, [pc, #480]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	1c19      	adds	r1, r3, #0
 80062e4:	1c10      	adds	r0, r2, #0
 80062e6:	f7fd f8e7 	bl	80034b8 <__aeabi_fsub>
 80062ea:	1c03      	adds	r3, r0, #0
 80062ec:	1c1a      	adds	r2, r3, #0
 80062ee:	4b74      	ldr	r3, [pc, #464]	; (80064c0 <KalmanY_getAngle+0x238>)
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	1c19      	adds	r1, r3, #0
 80062f4:	1c10      	adds	r0, r2, #0
 80062f6:	f7fd f8df 	bl	80034b8 <__aeabi_fsub>
 80062fa:	1c03      	adds	r3, r0, #0
 80062fc:	1c1a      	adds	r2, r3, #0
 80062fe:	4b70      	ldr	r3, [pc, #448]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	1c19      	adds	r1, r3, #0
 8006304:	1c10      	adds	r0, r2, #0
 8006306:	f7fc fcfb 	bl	8002d00 <__aeabi_fadd>
 800630a:	1c03      	adds	r3, r0, #0
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	1c18      	adds	r0, r3, #0
 8006310:	f7fc ffac 	bl	800326c <__aeabi_fmul>
 8006314:	1c03      	adds	r3, r0, #0
 8006316:	1c19      	adds	r1, r3, #0
 8006318:	1c20      	adds	r0, r4, #0
 800631a:	f7fc fcf1 	bl	8002d00 <__aeabi_fadd>
 800631e:	1c03      	adds	r3, r0, #0
 8006320:	1c1a      	adds	r2, r3, #0
 8006322:	4b67      	ldr	r3, [pc, #412]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006324:	619a      	str	r2, [r3, #24]
    KalmanY.P[0][1] -= dt * KalmanY.P[1][1];
 8006326:	4b66      	ldr	r3, [pc, #408]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006328:	69dc      	ldr	r4, [r3, #28]
 800632a:	4b65      	ldr	r3, [pc, #404]	; (80064c0 <KalmanY_getAngle+0x238>)
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	1c18      	adds	r0, r3, #0
 8006332:	f7fc ff9b 	bl	800326c <__aeabi_fmul>
 8006336:	1c03      	adds	r3, r0, #0
 8006338:	1c19      	adds	r1, r3, #0
 800633a:	1c20      	adds	r0, r4, #0
 800633c:	f7fd f8bc 	bl	80034b8 <__aeabi_fsub>
 8006340:	1c03      	adds	r3, r0, #0
 8006342:	1c1a      	adds	r2, r3, #0
 8006344:	4b5e      	ldr	r3, [pc, #376]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006346:	61da      	str	r2, [r3, #28]
    KalmanY.P[1][0] -= dt * KalmanY.P[1][1];
 8006348:	4b5d      	ldr	r3, [pc, #372]	; (80064c0 <KalmanY_getAngle+0x238>)
 800634a:	6a1c      	ldr	r4, [r3, #32]
 800634c:	4b5c      	ldr	r3, [pc, #368]	; (80064c0 <KalmanY_getAngle+0x238>)
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	6879      	ldr	r1, [r7, #4]
 8006352:	1c18      	adds	r0, r3, #0
 8006354:	f7fc ff8a 	bl	800326c <__aeabi_fmul>
 8006358:	1c03      	adds	r3, r0, #0
 800635a:	1c19      	adds	r1, r3, #0
 800635c:	1c20      	adds	r0, r4, #0
 800635e:	f7fd f8ab 	bl	80034b8 <__aeabi_fsub>
 8006362:	1c03      	adds	r3, r0, #0
 8006364:	1c1a      	adds	r2, r3, #0
 8006366:	4b56      	ldr	r3, [pc, #344]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006368:	621a      	str	r2, [r3, #32]
    KalmanY.P[1][1] += KalmanY.Q_bias * dt;
 800636a:	4b55      	ldr	r3, [pc, #340]	; (80064c0 <KalmanY_getAngle+0x238>)
 800636c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800636e:	4b54      	ldr	r3, [pc, #336]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	6879      	ldr	r1, [r7, #4]
 8006374:	1c18      	adds	r0, r3, #0
 8006376:	f7fc ff79 	bl	800326c <__aeabi_fmul>
 800637a:	1c03      	adds	r3, r0, #0
 800637c:	1c19      	adds	r1, r3, #0
 800637e:	1c20      	adds	r0, r4, #0
 8006380:	f7fc fcbe 	bl	8002d00 <__aeabi_fadd>
 8006384:	1c03      	adds	r3, r0, #0
 8006386:	1c1a      	adds	r2, r3, #0
 8006388:	4b4d      	ldr	r3, [pc, #308]	; (80064c0 <KalmanY_getAngle+0x238>)
 800638a:	625a      	str	r2, [r3, #36]	; 0x24
    
    float S = KalmanY.P[0][0] + KalmanY.R_measure;
 800638c:	4b4c      	ldr	r3, [pc, #304]	; (80064c0 <KalmanY_getAngle+0x238>)
 800638e:	699a      	ldr	r2, [r3, #24]
 8006390:	4b4b      	ldr	r3, [pc, #300]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	1c19      	adds	r1, r3, #0
 8006396:	1c10      	adds	r0, r2, #0
 8006398:	f7fc fcb2 	bl	8002d00 <__aeabi_fadd>
 800639c:	1c03      	adds	r3, r0, #0
 800639e:	627b      	str	r3, [r7, #36]	; 0x24
    
    float K[2];
    K[0] = KalmanY.P[0][0] / S;
 80063a0:	4b47      	ldr	r3, [pc, #284]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063a6:	1c18      	adds	r0, r3, #0
 80063a8:	f7fc fe48 	bl	800303c <__aeabi_fdiv>
 80063ac:	1c03      	adds	r3, r0, #0
 80063ae:	1c1a      	adds	r2, r3, #0
 80063b0:	2510      	movs	r5, #16
 80063b2:	197b      	adds	r3, r7, r5
 80063b4:	601a      	str	r2, [r3, #0]
    K[1] = KalmanY.P[1][0] / S;
 80063b6:	4b42      	ldr	r3, [pc, #264]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063bc:	1c18      	adds	r0, r3, #0
 80063be:	f7fc fe3d 	bl	800303c <__aeabi_fdiv>
 80063c2:	1c03      	adds	r3, r0, #0
 80063c4:	1c1a      	adds	r2, r3, #0
 80063c6:	197b      	adds	r3, r7, r5
 80063c8:	605a      	str	r2, [r3, #4]


    float y = newAngle - KalmanY.angle;
 80063ca:	4b3d      	ldr	r3, [pc, #244]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	1c19      	adds	r1, r3, #0
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f7fd f871 	bl	80034b8 <__aeabi_fsub>
 80063d6:	1c03      	adds	r3, r0, #0
 80063d8:	623b      	str	r3, [r7, #32]

    KalmanY.angle += K[0] * y;
 80063da:	4b39      	ldr	r3, [pc, #228]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063dc:	68dc      	ldr	r4, [r3, #12]
 80063de:	197b      	adds	r3, r7, r5
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	6a39      	ldr	r1, [r7, #32]
 80063e4:	1c18      	adds	r0, r3, #0
 80063e6:	f7fc ff41 	bl	800326c <__aeabi_fmul>
 80063ea:	1c03      	adds	r3, r0, #0
 80063ec:	1c19      	adds	r1, r3, #0
 80063ee:	1c20      	adds	r0, r4, #0
 80063f0:	f7fc fc86 	bl	8002d00 <__aeabi_fadd>
 80063f4:	1c03      	adds	r3, r0, #0
 80063f6:	1c1a      	adds	r2, r3, #0
 80063f8:	4b31      	ldr	r3, [pc, #196]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063fa:	60da      	str	r2, [r3, #12]
    KalmanY.bias += K[1] * y;
 80063fc:	4b30      	ldr	r3, [pc, #192]	; (80064c0 <KalmanY_getAngle+0x238>)
 80063fe:	691c      	ldr	r4, [r3, #16]
 8006400:	197b      	adds	r3, r7, r5
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	6a39      	ldr	r1, [r7, #32]
 8006406:	1c18      	adds	r0, r3, #0
 8006408:	f7fc ff30 	bl	800326c <__aeabi_fmul>
 800640c:	1c03      	adds	r3, r0, #0
 800640e:	1c19      	adds	r1, r3, #0
 8006410:	1c20      	adds	r0, r4, #0
 8006412:	f7fc fc75 	bl	8002d00 <__aeabi_fadd>
 8006416:	1c03      	adds	r3, r0, #0
 8006418:	1c1a      	adds	r2, r3, #0
 800641a:	4b29      	ldr	r3, [pc, #164]	; (80064c0 <KalmanY_getAngle+0x238>)
 800641c:	611a      	str	r2, [r3, #16]

    float P00_temp = KalmanY.P[0][0];
 800641e:	4b28      	ldr	r3, [pc, #160]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	61fb      	str	r3, [r7, #28]
    float P01_temp = KalmanY.P[0][1];
 8006424:	4b26      	ldr	r3, [pc, #152]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006426:	69db      	ldr	r3, [r3, #28]
 8006428:	61bb      	str	r3, [r7, #24]

    KalmanY.P[0][0] -= K[0] * P00_temp;
 800642a:	4b25      	ldr	r3, [pc, #148]	; (80064c0 <KalmanY_getAngle+0x238>)
 800642c:	699c      	ldr	r4, [r3, #24]
 800642e:	197b      	adds	r3, r7, r5
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69f9      	ldr	r1, [r7, #28]
 8006434:	1c18      	adds	r0, r3, #0
 8006436:	f7fc ff19 	bl	800326c <__aeabi_fmul>
 800643a:	1c03      	adds	r3, r0, #0
 800643c:	1c19      	adds	r1, r3, #0
 800643e:	1c20      	adds	r0, r4, #0
 8006440:	f7fd f83a 	bl	80034b8 <__aeabi_fsub>
 8006444:	1c03      	adds	r3, r0, #0
 8006446:	1c1a      	adds	r2, r3, #0
 8006448:	4b1d      	ldr	r3, [pc, #116]	; (80064c0 <KalmanY_getAngle+0x238>)
 800644a:	619a      	str	r2, [r3, #24]
    KalmanY.P[0][1] -= K[0] * P01_temp;
 800644c:	4b1c      	ldr	r3, [pc, #112]	; (80064c0 <KalmanY_getAngle+0x238>)
 800644e:	69dc      	ldr	r4, [r3, #28]
 8006450:	197b      	adds	r3, r7, r5
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	69b9      	ldr	r1, [r7, #24]
 8006456:	1c18      	adds	r0, r3, #0
 8006458:	f7fc ff08 	bl	800326c <__aeabi_fmul>
 800645c:	1c03      	adds	r3, r0, #0
 800645e:	1c19      	adds	r1, r3, #0
 8006460:	1c20      	adds	r0, r4, #0
 8006462:	f7fd f829 	bl	80034b8 <__aeabi_fsub>
 8006466:	1c03      	adds	r3, r0, #0
 8006468:	1c1a      	adds	r2, r3, #0
 800646a:	4b15      	ldr	r3, [pc, #84]	; (80064c0 <KalmanY_getAngle+0x238>)
 800646c:	61da      	str	r2, [r3, #28]
    KalmanY.P[1][0] -= K[1] * P00_temp;
 800646e:	4b14      	ldr	r3, [pc, #80]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006470:	6a1c      	ldr	r4, [r3, #32]
 8006472:	197b      	adds	r3, r7, r5
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	69f9      	ldr	r1, [r7, #28]
 8006478:	1c18      	adds	r0, r3, #0
 800647a:	f7fc fef7 	bl	800326c <__aeabi_fmul>
 800647e:	1c03      	adds	r3, r0, #0
 8006480:	1c19      	adds	r1, r3, #0
 8006482:	1c20      	adds	r0, r4, #0
 8006484:	f7fd f818 	bl	80034b8 <__aeabi_fsub>
 8006488:	1c03      	adds	r3, r0, #0
 800648a:	1c1a      	adds	r2, r3, #0
 800648c:	4b0c      	ldr	r3, [pc, #48]	; (80064c0 <KalmanY_getAngle+0x238>)
 800648e:	621a      	str	r2, [r3, #32]
    KalmanY.P[1][1] -= K[1] * P01_temp;
 8006490:	4b0b      	ldr	r3, [pc, #44]	; (80064c0 <KalmanY_getAngle+0x238>)
 8006492:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006494:	197b      	adds	r3, r7, r5
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	69b9      	ldr	r1, [r7, #24]
 800649a:	1c18      	adds	r0, r3, #0
 800649c:	f7fc fee6 	bl	800326c <__aeabi_fmul>
 80064a0:	1c03      	adds	r3, r0, #0
 80064a2:	1c19      	adds	r1, r3, #0
 80064a4:	1c20      	adds	r0, r4, #0
 80064a6:	f7fd f807 	bl	80034b8 <__aeabi_fsub>
 80064aa:	1c03      	adds	r3, r0, #0
 80064ac:	1c1a      	adds	r2, r3, #0
 80064ae:	4b04      	ldr	r3, [pc, #16]	; (80064c0 <KalmanY_getAngle+0x238>)
 80064b0:	625a      	str	r2, [r3, #36]	; 0x24

    return KalmanY.angle;
 80064b2:	4b03      	ldr	r3, [pc, #12]	; (80064c0 <KalmanY_getAngle+0x238>)
 80064b4:	68db      	ldr	r3, [r3, #12]
}
 80064b6:	1c18      	adds	r0, r3, #0
 80064b8:	46bd      	mov	sp, r7
 80064ba:	b00a      	add	sp, #40	; 0x28
 80064bc:	bdb0      	pop	{r4, r5, r7, pc}
 80064be:	46c0      	nop			; (mov r8, r8)
 80064c0:	20000164 	.word	0x20000164

080064c4 <LSM6DS3_Initialize>:
 * 			        - LSM6DS3_SA0_HIGH_LEVEL address -> (0x6B << 1)
 * 		   timeout: Set the timeout for the I2C peripheral
 * 		   i2c_channel: Define the selected I2C channel for the IMU
 * @retval None
*/
void LSM6DS3_Initialize(SPI_TypeDef* spi_channel, uint16_t timeout) {
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	000a      	movs	r2, r1
 80064ce:	1cbb      	adds	r3, r7, #2
 80064d0:	801a      	strh	r2, [r3, #0]
	
	SPIx_init(spi_channel);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	0018      	movs	r0, r3
 80064d6:	f003 ff5b 	bl	800a390 <SPIx_init>
	LSM6DS3_parameters.timeout	   = timeout;
 80064da:	4b05      	ldr	r3, [pc, #20]	; (80064f0 <LSM6DS3_Initialize+0x2c>)
 80064dc:	1cba      	adds	r2, r7, #2
 80064de:	8812      	ldrh	r2, [r2, #0]
 80064e0:	809a      	strh	r2, [r3, #4]
	LSM6DS3_parameters.spi_channel = spi_channel;
 80064e2:	4b03      	ldr	r3, [pc, #12]	; (80064f0 <LSM6DS3_Initialize+0x2c>)
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	609a      	str	r2, [r3, #8]
}
 80064e8:	46c0      	nop			; (mov r8, r8)
 80064ea:	46bd      	mov	sp, r7
 80064ec:	b002      	add	sp, #8
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	200001f0 	.word	0x200001f0

080064f4 <LSM6DS3_Detect>:
 * @param  None
 * @retval enum LSM6DS3_Result:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
*/
LSM6DS3_Result LSM6DS3_Detect(uint8_t efforts) {
 80064f4:	b590      	push	{r4, r7, lr}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	0002      	movs	r2, r0
 80064fc:	1dfb      	adds	r3, r7, #7
 80064fe:	701a      	strb	r2, [r3, #0]
	uint8_t byte;

	while(efforts > 0) {
 8006500:	e01f      	b.n	8006542 <LSM6DS3_Detect+0x4e>
		if(LSM6DS3_ReadRegister(LSM6DS3_XL_GS_WHO_AM_I_REG, &byte, sizeof(byte)) == LSM6DS3_OK) {
 8006502:	240f      	movs	r4, #15
 8006504:	193b      	adds	r3, r7, r4
 8006506:	2201      	movs	r2, #1
 8006508:	0019      	movs	r1, r3
 800650a:	200f      	movs	r0, #15
 800650c:	f000 f9c2 	bl	8006894 <LSM6DS3_ReadRegister>
 8006510:	1e03      	subs	r3, r0, #0
 8006512:	d111      	bne.n	8006538 <LSM6DS3_Detect+0x44>
			if(byte == LSM6DS3N_WHO_I_AM_RESPONSE ||
 8006514:	193b      	adds	r3, r7, r4
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b6c      	cmp	r3, #108	; 0x6c
 800651a:	d00b      	beq.n	8006534 <LSM6DS3_Detect+0x40>
					byte == LSM6DS3_WHO_I_AM_RESPONSE ||
 800651c:	193b      	adds	r3, r7, r4
 800651e:	781b      	ldrb	r3, [r3, #0]
			if(byte == LSM6DS3N_WHO_I_AM_RESPONSE ||
 8006520:	2b69      	cmp	r3, #105	; 0x69
 8006522:	d007      	beq.n	8006534 <LSM6DS3_Detect+0x40>
					byte == LSM6DS3TRC_WHO_I_AM_RESPONSE||
 8006524:	193b      	adds	r3, r7, r4
 8006526:	781b      	ldrb	r3, [r3, #0]
					byte == LSM6DS3_WHO_I_AM_RESPONSE ||
 8006528:	2b6a      	cmp	r3, #106	; 0x6a
 800652a:	d003      	beq.n	8006534 <LSM6DS3_Detect+0x40>
					byte == LSM6DS3TR_WHO_I_AM_RESPONSE) {
 800652c:	193b      	adds	r3, r7, r4
 800652e:	781b      	ldrb	r3, [r3, #0]
					byte == LSM6DS3TRC_WHO_I_AM_RESPONSE||
 8006530:	2b6b      	cmp	r3, #107	; 0x6b
 8006532:	d101      	bne.n	8006538 <LSM6DS3_Detect+0x44>

				return LSM6DS3_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	e009      	b.n	800654c <LSM6DS3_Detect+0x58>
			}
		}
		//delay_ms(2);
		efforts--;
 8006538:	1dfb      	adds	r3, r7, #7
 800653a:	781a      	ldrb	r2, [r3, #0]
 800653c:	1dfb      	adds	r3, r7, #7
 800653e:	3a01      	subs	r2, #1
 8006540:	701a      	strb	r2, [r3, #0]
	while(efforts > 0) {
 8006542:	1dfb      	adds	r3, r7, #7
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1db      	bne.n	8006502 <LSM6DS3_Detect+0xe>
	}
	return LSM6DS3_FAIL;
 800654a:	2301      	movs	r3, #1
}
 800654c:	0018      	movs	r0, r3
 800654e:	46bd      	mov	sp, r7
 8006550:	b005      	add	sp, #20
 8006552:	bd90      	pop	{r4, r7, pc}

08006554 <LSM6DS3_XL_Start>:
 * @retval enum LSM6DS3_Result:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
 * 					- LSM6DS3_FAIL_PARAMETERS  = 2,  Failed due to wrong parameters
*/
LSM6DS3_Result LSM6DS3_XL_Start(uint8_t XL_Rate, uint8_t XL_Scale, uint8_t XL_Filter) {
 8006554:	b590      	push	{r4, r7, lr}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	0004      	movs	r4, r0
 800655c:	0008      	movs	r0, r1
 800655e:	0011      	movs	r1, r2
 8006560:	1dfb      	adds	r3, r7, #7
 8006562:	1c22      	adds	r2, r4, #0
 8006564:	701a      	strb	r2, [r3, #0]
 8006566:	1dbb      	adds	r3, r7, #6
 8006568:	1c02      	adds	r2, r0, #0
 800656a:	701a      	strb	r2, [r3, #0]
 800656c:	1d7b      	adds	r3, r7, #5
 800656e:	1c0a      	adds	r2, r1, #0
 8006570:	701a      	strb	r2, [r3, #0]
	uint8_t byte = (XL_Rate << 4) | ((XL_Scale << 2) & 0x0F) | (XL_Filter & 0x03);
 8006572:	1dfb      	adds	r3, r7, #7
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	011b      	lsls	r3, r3, #4
 8006578:	b25a      	sxtb	r2, r3
 800657a:	1dbb      	adds	r3, r7, #6
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	b25b      	sxtb	r3, r3
 8006582:	210f      	movs	r1, #15
 8006584:	400b      	ands	r3, r1
 8006586:	b25b      	sxtb	r3, r3
 8006588:	4313      	orrs	r3, r2
 800658a:	b25a      	sxtb	r2, r3
 800658c:	1d7b      	adds	r3, r7, #5
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	b25b      	sxtb	r3, r3
 8006592:	2103      	movs	r1, #3
 8006594:	400b      	ands	r3, r1
 8006596:	b25b      	sxtb	r3, r3
 8006598:	4313      	orrs	r3, r2
 800659a:	b25b      	sxtb	r3, r3
 800659c:	b2da      	uxtb	r2, r3
 800659e:	230f      	movs	r3, #15
 80065a0:	18fb      	adds	r3, r7, r3
 80065a2:	701a      	strb	r2, [r3, #0]

	if(LSM6DS3_Verify_XL_Settings(XL_Rate, XL_Scale, XL_Filter) !=  LSM6DS3_OK){
 80065a4:	1d7b      	adds	r3, r7, #5
 80065a6:	781a      	ldrb	r2, [r3, #0]
 80065a8:	1dbb      	adds	r3, r7, #6
 80065aa:	7819      	ldrb	r1, [r3, #0]
 80065ac:	1dfb      	adds	r3, r7, #7
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	0018      	movs	r0, r3
 80065b2:	f000 f815 	bl	80065e0 <LSM6DS3_Verify_XL_Settings>
 80065b6:	1e03      	subs	r3, r0, #0
 80065b8:	d001      	beq.n	80065be <LSM6DS3_XL_Start+0x6a>

		return LSM6DS3_FAIL_PARAMETERS;
 80065ba:	2302      	movs	r3, #2
 80065bc:	e00b      	b.n	80065d6 <LSM6DS3_XL_Start+0x82>
		//xprintf("%s-%d\r\n",__func__,__LINE__);
	}

	if(LSM6DS3_WriteAndVerify(LSM6DS3_XL_GS_CTRL1_XL, &byte, sizeof(byte)) !=  LSM6DS3_OK){
 80065be:	230f      	movs	r3, #15
 80065c0:	18fb      	adds	r3, r7, r3
 80065c2:	2201      	movs	r2, #1
 80065c4:	0019      	movs	r1, r3
 80065c6:	2010      	movs	r0, #16
 80065c8:	f000 f988 	bl	80068dc <LSM6DS3_WriteAndVerify>
 80065cc:	1e03      	subs	r3, r0, #0
 80065ce:	d001      	beq.n	80065d4 <LSM6DS3_XL_Start+0x80>

		return LSM6DS3_FAIL;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e000      	b.n	80065d6 <LSM6DS3_XL_Start+0x82>
		//xprintf("%s-%d\r\n",__func__,__LINE__);
	}

	return LSM6DS3_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	0018      	movs	r0, r3
 80065d8:	46bd      	mov	sp, r7
 80065da:	b005      	add	sp, #20
 80065dc:	bd90      	pop	{r4, r7, pc}
	...

080065e0 <LSM6DS3_Verify_XL_Settings>:
 * @param  None
 * @retval enum LSM6DS3_Result:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL_PARAMETERS  = 2,  Failed due to wrong parameters
*/
static LSM6DS3_Result LSM6DS3_Verify_XL_Settings(uint8_t XL_Rate, uint8_t XL_Range, uint8_t XL_Filter) {
 80065e0:	b590      	push	{r4, r7, lr}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	0004      	movs	r4, r0
 80065e8:	0008      	movs	r0, r1
 80065ea:	0011      	movs	r1, r2
 80065ec:	1dfb      	adds	r3, r7, #7
 80065ee:	1c22      	adds	r2, r4, #0
 80065f0:	701a      	strb	r2, [r3, #0]
 80065f2:	1dbb      	adds	r3, r7, #6
 80065f4:	1c02      	adds	r2, r0, #0
 80065f6:	701a      	strb	r2, [r3, #0]
 80065f8:	1d7b      	adds	r3, r7, #5
 80065fa:	1c0a      	adds	r2, r1, #0
 80065fc:	701a      	strb	r2, [r3, #0]
	if((XL_Rate < XL_12_5Hz) || (XL_Rate > XL_6660Hz))
 80065fe:	1dfb      	adds	r3, r7, #7
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <LSM6DS3_Verify_XL_Settings+0x2e>
 8006606:	1dfb      	adds	r3, r7, #7
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	2b0a      	cmp	r3, #10
 800660c:	d901      	bls.n	8006612 <LSM6DS3_Verify_XL_Settings+0x32>
		return LSM6DS3_FAIL_PARAMETERS;
 800660e:	2302      	movs	r3, #2
 8006610:	e010      	b.n	8006634 <LSM6DS3_Verify_XL_Settings+0x54>
	else if((XL_Range < XL_RANGE_2G) || (XL_Range > XL_RANGE_8G))
 8006612:	1dbb      	adds	r3, r7, #6
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	2b03      	cmp	r3, #3
 8006618:	d901      	bls.n	800661e <LSM6DS3_Verify_XL_Settings+0x3e>
		return LSM6DS3_FAIL_PARAMETERS;
 800661a:	2302      	movs	r3, #2
 800661c:	e00a      	b.n	8006634 <LSM6DS3_Verify_XL_Settings+0x54>
	else if((XL_Filter < XL_FILTER_400Hz) || (XL_Filter > XL_FILTER_50Hz))
 800661e:	1d7b      	adds	r3, r7, #5
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	2b03      	cmp	r3, #3
 8006624:	d901      	bls.n	800662a <LSM6DS3_Verify_XL_Settings+0x4a>
		return LSM6DS3_FAIL_PARAMETERS;
 8006626:	2302      	movs	r3, #2
 8006628:	e004      	b.n	8006634 <LSM6DS3_Verify_XL_Settings+0x54>
	LSM6DS3_parameters.XL_range = XL_Range;
 800662a:	4b04      	ldr	r3, [pc, #16]	; (800663c <LSM6DS3_Verify_XL_Settings+0x5c>)
 800662c:	1dba      	adds	r2, r7, #6
 800662e:	7812      	ldrb	r2, [r2, #0]
 8006630:	701a      	strb	r2, [r3, #0]
	return LSM6DS3_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	0018      	movs	r0, r3
 8006636:	46bd      	mov	sp, r7
 8006638:	b003      	add	sp, #12
 800663a:	bd90      	pop	{r4, r7, pc}
 800663c:	200001f0 	.word	0x200001f0

08006640 <LSM6DS3_GS_Start>:
 * @retval enum LSM6DS3_Result:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
 * 					- LSM6DS3_FAIL_PARAMETERS  = 2,  Failed due to wrong parameters
*/
LSM6DS3_Result LSM6DS3_GS_Start(uint8_t GS_Rate, uint8_t GS_Range) {
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	0002      	movs	r2, r0
 8006648:	1dfb      	adds	r3, r7, #7
 800664a:	701a      	strb	r2, [r3, #0]
 800664c:	1dbb      	adds	r3, r7, #6
 800664e:	1c0a      	adds	r2, r1, #0
 8006650:	701a      	strb	r2, [r3, #0]
	uint8_t byte = (GS_Rate << 4) | ((GS_Range << 1) & 0x0F);
 8006652:	1dfb      	adds	r3, r7, #7
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	011b      	lsls	r3, r3, #4
 8006658:	b25a      	sxtb	r2, r3
 800665a:	1dbb      	adds	r3, r7, #6
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	005b      	lsls	r3, r3, #1
 8006660:	b25b      	sxtb	r3, r3
 8006662:	210f      	movs	r1, #15
 8006664:	400b      	ands	r3, r1
 8006666:	b25b      	sxtb	r3, r3
 8006668:	4313      	orrs	r3, r2
 800666a:	b25b      	sxtb	r3, r3
 800666c:	b2da      	uxtb	r2, r3
 800666e:	210f      	movs	r1, #15
 8006670:	187b      	adds	r3, r7, r1
 8006672:	701a      	strb	r2, [r3, #0]

	byte &= 0xFE; /* Always secure the LSB is 0 */
 8006674:	187b      	adds	r3, r7, r1
 8006676:	781b      	ldrb	r3, [r3, #0]
 8006678:	2201      	movs	r2, #1
 800667a:	4393      	bics	r3, r2
 800667c:	b2da      	uxtb	r2, r3
 800667e:	187b      	adds	r3, r7, r1
 8006680:	701a      	strb	r2, [r3, #0]
	if(LSM6DS3_Verify_GS_Settings(GS_Rate, GS_Range) !=  LSM6DS3_OK){
 8006682:	1dbb      	adds	r3, r7, #6
 8006684:	781a      	ldrb	r2, [r3, #0]
 8006686:	1dfb      	adds	r3, r7, #7
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	0011      	movs	r1, r2
 800668c:	0018      	movs	r0, r3
 800668e:	f000 f825 	bl	80066dc <LSM6DS3_Verify_GS_Settings>
 8006692:	1e03      	subs	r3, r0, #0
 8006694:	d007      	beq.n	80066a6 <LSM6DS3_GS_Start+0x66>

		xprintf("%s-%d\r\n",__func__,__LINE__);
 8006696:	490f      	ldr	r1, [pc, #60]	; (80066d4 <LSM6DS3_GS_Start+0x94>)
 8006698:	4b0f      	ldr	r3, [pc, #60]	; (80066d8 <LSM6DS3_GS_Start+0x98>)
 800669a:	22b8      	movs	r2, #184	; 0xb8
 800669c:	0018      	movs	r0, r3
 800669e:	f004 fa9d 	bl	800abdc <xprintf>
		return LSM6DS3_FAIL_PARAMETERS;
 80066a2:	2302      	movs	r3, #2
 80066a4:	e011      	b.n	80066ca <LSM6DS3_GS_Start+0x8a>

	}

	if(LSM6DS3_WriteAndVerify(LSM6DS3_XL_GS_CTRL2_G, &byte, sizeof(byte)) !=  LSM6DS3_OK){
 80066a6:	230f      	movs	r3, #15
 80066a8:	18fb      	adds	r3, r7, r3
 80066aa:	2201      	movs	r2, #1
 80066ac:	0019      	movs	r1, r3
 80066ae:	2011      	movs	r0, #17
 80066b0:	f000 f914 	bl	80068dc <LSM6DS3_WriteAndVerify>
 80066b4:	1e03      	subs	r3, r0, #0
 80066b6:	d007      	beq.n	80066c8 <LSM6DS3_GS_Start+0x88>
		xprintf("%s-%d\r\n",__func__,__LINE__);
 80066b8:	4906      	ldr	r1, [pc, #24]	; (80066d4 <LSM6DS3_GS_Start+0x94>)
 80066ba:	4b07      	ldr	r3, [pc, #28]	; (80066d8 <LSM6DS3_GS_Start+0x98>)
 80066bc:	22be      	movs	r2, #190	; 0xbe
 80066be:	0018      	movs	r0, r3
 80066c0:	f004 fa8c 	bl	800abdc <xprintf>
		return LSM6DS3_FAIL;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e000      	b.n	80066ca <LSM6DS3_GS_Start+0x8a>
	}

	return LSM6DS3_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	0018      	movs	r0, r3
 80066cc:	46bd      	mov	sp, r7
 80066ce:	b004      	add	sp, #16
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	46c0      	nop			; (mov r8, r8)
 80066d4:	0800d3e8 	.word	0x0800d3e8
 80066d8:	0800cf00 	.word	0x0800cf00

080066dc <LSM6DS3_Verify_GS_Settings>:
 * @param  None
 * @retval enum LSM6DS3_Result:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL_PARAMETERS  = 2,  Failed due to wrong parameters
*/
static LSM6DS3_Result LSM6DS3_Verify_GS_Settings(uint8_t GS_Rate, uint8_t GS_Range) {
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	0002      	movs	r2, r0
 80066e4:	1dfb      	adds	r3, r7, #7
 80066e6:	701a      	strb	r2, [r3, #0]
 80066e8:	1dbb      	adds	r3, r7, #6
 80066ea:	1c0a      	adds	r2, r1, #0
 80066ec:	701a      	strb	r2, [r3, #0]
	if((GS_Rate < GS_12_5Hz) || (GS_Rate > GS_1666Hz))
 80066ee:	1dfb      	adds	r3, r7, #7
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <LSM6DS3_Verify_GS_Settings+0x22>
 80066f6:	1dfb      	adds	r3, r7, #7
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	2b08      	cmp	r3, #8
 80066fc:	d901      	bls.n	8006702 <LSM6DS3_Verify_GS_Settings+0x26>
		return LSM6DS3_FAIL_PARAMETERS;
 80066fe:	2302      	movs	r3, #2
 8006700:	e012      	b.n	8006728 <LSM6DS3_Verify_GS_Settings+0x4c>
	else if((GS_Range < GS_RANGE_250dps) || (GS_Range > GS_RANGE_2000dps) || (GS_Range == 3) || (GS_Range == 5))
 8006702:	1dbb      	adds	r3, r7, #6
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b06      	cmp	r3, #6
 8006708:	d807      	bhi.n	800671a <LSM6DS3_Verify_GS_Settings+0x3e>
 800670a:	1dbb      	adds	r3, r7, #6
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	2b03      	cmp	r3, #3
 8006710:	d003      	beq.n	800671a <LSM6DS3_Verify_GS_Settings+0x3e>
 8006712:	1dbb      	adds	r3, r7, #6
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b05      	cmp	r3, #5
 8006718:	d101      	bne.n	800671e <LSM6DS3_Verify_GS_Settings+0x42>
		return LSM6DS3_FAIL_PARAMETERS;
 800671a:	2302      	movs	r3, #2
 800671c:	e004      	b.n	8006728 <LSM6DS3_Verify_GS_Settings+0x4c>
	LSM6DS3_parameters.GS_range = GS_Range;
 800671e:	4b04      	ldr	r3, [pc, #16]	; (8006730 <LSM6DS3_Verify_GS_Settings+0x54>)
 8006720:	1dba      	adds	r2, r7, #6
 8006722:	7812      	ldrb	r2, [r2, #0]
 8006724:	705a      	strb	r2, [r3, #1]
	return LSM6DS3_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	0018      	movs	r0, r3
 800672a:	46bd      	mov	sp, r7
 800672c:	b002      	add	sp, #8
 800672e:	bd80      	pop	{r7, pc}
 8006730:	200001f0 	.word	0x200001f0

08006734 <LSM6DS3_IMU_GetMeasurements>:
 * @param  None
 * @retval enum LSM6DS3_Result:
* 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
*/
LSM6DS3_Result LSM6DS3_IMU_GetMeasurements(void) {
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
	uint8_t bytes[14] = {0};
 800673a:	003b      	movs	r3, r7
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	3304      	adds	r3, #4
 8006742:	220a      	movs	r2, #10
 8006744:	2100      	movs	r1, #0
 8006746:	0018      	movs	r0, r3
 8006748:	f005 fb87 	bl	800be5a <memset>

	if(LSM6DS3_ReadRegister(LSM6DS3_XL_GS_OUT_TEMP_L, bytes, sizeof(bytes)) == LSM6DS3_OK) {
 800674c:	003b      	movs	r3, r7
 800674e:	220e      	movs	r2, #14
 8006750:	0019      	movs	r1, r3
 8006752:	2020      	movs	r0, #32
 8006754:	f000 f89e 	bl	8006894 <LSM6DS3_ReadRegister>
 8006758:	1e03      	subs	r3, r0, #0
 800675a:	d14e      	bne.n	80067fa <LSM6DS3_IMU_GetMeasurements+0xc6>
		LSM6DS3_data.Temperature = (int16_t) (bytes[1]<<8  | bytes[0]);
 800675c:	003b      	movs	r3, r7
 800675e:	785b      	ldrb	r3, [r3, #1]
 8006760:	021b      	lsls	r3, r3, #8
 8006762:	b21a      	sxth	r2, r3
 8006764:	003b      	movs	r3, r7
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	b21b      	sxth	r3, r3
 800676a:	4313      	orrs	r3, r2
 800676c:	b21a      	sxth	r2, r3
 800676e:	4b25      	ldr	r3, [pc, #148]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 8006770:	819a      	strh	r2, [r3, #12]
		LSM6DS3_data.GS_x 		 = (int16_t) (bytes[3]<<8  | bytes[2]);
 8006772:	003b      	movs	r3, r7
 8006774:	78db      	ldrb	r3, [r3, #3]
 8006776:	021b      	lsls	r3, r3, #8
 8006778:	b21a      	sxth	r2, r3
 800677a:	003b      	movs	r3, r7
 800677c:	789b      	ldrb	r3, [r3, #2]
 800677e:	b21b      	sxth	r3, r3
 8006780:	4313      	orrs	r3, r2
 8006782:	b21a      	sxth	r2, r3
 8006784:	4b1f      	ldr	r3, [pc, #124]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 8006786:	80da      	strh	r2, [r3, #6]
		LSM6DS3_data.GS_y 		 = (int16_t) (bytes[5]<<8  | bytes[4]);
 8006788:	003b      	movs	r3, r7
 800678a:	795b      	ldrb	r3, [r3, #5]
 800678c:	021b      	lsls	r3, r3, #8
 800678e:	b21a      	sxth	r2, r3
 8006790:	003b      	movs	r3, r7
 8006792:	791b      	ldrb	r3, [r3, #4]
 8006794:	b21b      	sxth	r3, r3
 8006796:	4313      	orrs	r3, r2
 8006798:	b21a      	sxth	r2, r3
 800679a:	4b1a      	ldr	r3, [pc, #104]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 800679c:	811a      	strh	r2, [r3, #8]
		LSM6DS3_data.GS_z 		 = (int16_t) (bytes[7]<<8  | bytes[6]);
 800679e:	003b      	movs	r3, r7
 80067a0:	79db      	ldrb	r3, [r3, #7]
 80067a2:	021b      	lsls	r3, r3, #8
 80067a4:	b21a      	sxth	r2, r3
 80067a6:	003b      	movs	r3, r7
 80067a8:	799b      	ldrb	r3, [r3, #6]
 80067aa:	b21b      	sxth	r3, r3
 80067ac:	4313      	orrs	r3, r2
 80067ae:	b21a      	sxth	r2, r3
 80067b0:	4b14      	ldr	r3, [pc, #80]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 80067b2:	815a      	strh	r2, [r3, #10]
		LSM6DS3_data.XL_x 		 = (int16_t) (bytes[9]<<8  | bytes[8]);
 80067b4:	003b      	movs	r3, r7
 80067b6:	7a5b      	ldrb	r3, [r3, #9]
 80067b8:	021b      	lsls	r3, r3, #8
 80067ba:	b21a      	sxth	r2, r3
 80067bc:	003b      	movs	r3, r7
 80067be:	7a1b      	ldrb	r3, [r3, #8]
 80067c0:	b21b      	sxth	r3, r3
 80067c2:	4313      	orrs	r3, r2
 80067c4:	b21a      	sxth	r2, r3
 80067c6:	4b0f      	ldr	r3, [pc, #60]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 80067c8:	801a      	strh	r2, [r3, #0]
		LSM6DS3_data.XL_y 		 = (int16_t) (bytes[11]<<8 | bytes[10]);
 80067ca:	003b      	movs	r3, r7
 80067cc:	7adb      	ldrb	r3, [r3, #11]
 80067ce:	021b      	lsls	r3, r3, #8
 80067d0:	b21a      	sxth	r2, r3
 80067d2:	003b      	movs	r3, r7
 80067d4:	7a9b      	ldrb	r3, [r3, #10]
 80067d6:	b21b      	sxth	r3, r3
 80067d8:	4313      	orrs	r3, r2
 80067da:	b21a      	sxth	r2, r3
 80067dc:	4b09      	ldr	r3, [pc, #36]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 80067de:	805a      	strh	r2, [r3, #2]
		LSM6DS3_data.XL_z 		 = (int16_t) (bytes[13]<<8 | bytes[12]);
 80067e0:	003b      	movs	r3, r7
 80067e2:	7b5b      	ldrb	r3, [r3, #13]
 80067e4:	021b      	lsls	r3, r3, #8
 80067e6:	b21a      	sxth	r2, r3
 80067e8:	003b      	movs	r3, r7
 80067ea:	7b1b      	ldrb	r3, [r3, #12]
 80067ec:	b21b      	sxth	r3, r3
 80067ee:	4313      	orrs	r3, r2
 80067f0:	b21a      	sxth	r2, r3
 80067f2:	4b04      	ldr	r3, [pc, #16]	; (8006804 <LSM6DS3_IMU_GetMeasurements+0xd0>)
 80067f4:	809a      	strh	r2, [r3, #4]
		return LSM6DS3_OK;
 80067f6:	2300      	movs	r3, #0
 80067f8:	e000      	b.n	80067fc <LSM6DS3_IMU_GetMeasurements+0xc8>
	}
	return LSM6DS3_FAIL;
 80067fa:	2301      	movs	r3, #1
}
 80067fc:	0018      	movs	r0, r3
 80067fe:	46bd      	mov	sp, r7
 8006800:	b004      	add	sp, #16
 8006802:	bd80      	pop	{r7, pc}
 8006804:	200001fc 	.word	0x200001fc

08006808 <LSM6DS3_GetXL_X_Int16>:
/*
 * @brief  Get the raw data of X axe (Accelerometer)
 * @param  none
 * @retval int16_t: Raw data of X axe
*/
int16_t LSM6DS3_GetXL_X_Int16(void) {
 8006808:	b580      	push	{r7, lr}
 800680a:	af00      	add	r7, sp, #0
	return LSM6DS3_data.XL_x;
 800680c:	4b02      	ldr	r3, [pc, #8]	; (8006818 <LSM6DS3_GetXL_X_Int16+0x10>)
 800680e:	2200      	movs	r2, #0
 8006810:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006812:	0018      	movs	r0, r3
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	200001fc 	.word	0x200001fc

0800681c <LSM6DS3_GetXL_Y_Int16>:
/*
 * @brief  Get the raw data of Y axe (Accelerometer)
 * @param  None
 * @retval int16_t: Raw data of Y axe
*/
int16_t LSM6DS3_GetXL_Y_Int16(void) {
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
	return LSM6DS3_data.XL_y;
 8006820:	4b02      	ldr	r3, [pc, #8]	; (800682c <LSM6DS3_GetXL_Y_Int16+0x10>)
 8006822:	2202      	movs	r2, #2
 8006824:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006826:	0018      	movs	r0, r3
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	200001fc 	.word	0x200001fc

08006830 <LSM6DS3_GetXL_Z_Int16>:
/*
 * @brief  Get the raw data of Z axe (Accelerometer)
 * @param  None
 * @retval int16_t: Raw data of Z axe
*/
int16_t LSM6DS3_GetXL_Z_Int16(void) {
 8006830:	b580      	push	{r7, lr}
 8006832:	af00      	add	r7, sp, #0
	return LSM6DS3_data.XL_z;
 8006834:	4b02      	ldr	r3, [pc, #8]	; (8006840 <LSM6DS3_GetXL_Z_Int16+0x10>)
 8006836:	2204      	movs	r2, #4
 8006838:	5e9b      	ldrsh	r3, [r3, r2]
}
 800683a:	0018      	movs	r0, r3
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	200001fc 	.word	0x200001fc

08006844 <LSM6DS3_GetGS_X_Int16>:
/*
 * @brief  Get the raw data of X axe (Gyroscope)
 * @param  None
 * @retval int16_t: Raw data of X axe
*/
int16_t LSM6DS3_GetGS_X_Int16(void) {
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
	return LSM6DS3_data.GS_x;
 8006848:	4b02      	ldr	r3, [pc, #8]	; (8006854 <LSM6DS3_GetGS_X_Int16+0x10>)
 800684a:	2206      	movs	r2, #6
 800684c:	5e9b      	ldrsh	r3, [r3, r2]
}
 800684e:	0018      	movs	r0, r3
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	200001fc 	.word	0x200001fc

08006858 <LSM6DS3_GetGS_Y_Int16>:
/*
 * @brief  Get the raw data of Y axe (Gyroscope)
 * @param  None
 * @retval int16_t: Raw data of Y axe
*/
int16_t LSM6DS3_GetGS_Y_Int16(void) {
 8006858:	b580      	push	{r7, lr}
 800685a:	af00      	add	r7, sp, #0
	return LSM6DS3_data.GS_y;
 800685c:	4b02      	ldr	r3, [pc, #8]	; (8006868 <LSM6DS3_GetGS_Y_Int16+0x10>)
 800685e:	2208      	movs	r2, #8
 8006860:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006862:	0018      	movs	r0, r3
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	200001fc 	.word	0x200001fc

0800686c <LSM6DS3_GetGS_Z_Int16>:
/*
 * @brief  Get the raw data of Z axe (Gyroscope)
 * @param  None
 * @retval int16_t: Raw data of Z axe
*/
int16_t LSM6DS3_GetGS_Z_Int16(void) {
 800686c:	b580      	push	{r7, lr}
 800686e:	af00      	add	r7, sp, #0
	return LSM6DS3_data.GS_z;
 8006870:	4b02      	ldr	r3, [pc, #8]	; (800687c <LSM6DS3_GetGS_Z_Int16+0x10>)
 8006872:	220a      	movs	r2, #10
 8006874:	5e9b      	ldrsh	r3, [r3, r2]
}
 8006876:	0018      	movs	r0, r3
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	200001fc 	.word	0x200001fc

08006880 <LSM6DS3_Temperature_Int16>:
/*
 * @brief  Get the raw data of temperature
 * @param  None
 * @retval int16_t: Raw data of temperature
*/
int16_t LSM6DS3_Temperature_Int16(void) {
 8006880:	b580      	push	{r7, lr}
 8006882:	af00      	add	r7, sp, #0
	return LSM6DS3_data.Temperature;
 8006884:	4b02      	ldr	r3, [pc, #8]	; (8006890 <LSM6DS3_Temperature_Int16+0x10>)
 8006886:	220c      	movs	r2, #12
 8006888:	5e9b      	ldrsh	r3, [r3, r2]
}
 800688a:	0018      	movs	r0, r3
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	200001fc 	.word	0x200001fc

08006894 <LSM6DS3_ReadRegister>:
 * 		   size: Size of data to be written
 * @retval enum LSM6DS3_Result:
* 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
*/
static LSM6DS3_Result LSM6DS3_ReadRegister(uint8_t reg, uint8_t* data, uint16_t size) {
 8006894:	b5b0      	push	{r4, r5, r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af02      	add	r7, sp, #8
 800689a:	6039      	str	r1, [r7, #0]
 800689c:	0011      	movs	r1, r2
 800689e:	1dfb      	adds	r3, r7, #7
 80068a0:	1c02      	adds	r2, r0, #0
 80068a2:	701a      	strb	r2, [r3, #0]
 80068a4:	1d3b      	adds	r3, r7, #4
 80068a6:	1c0a      	adds	r2, r1, #0
 80068a8:	801a      	strh	r2, [r3, #0]
	if(!SPIx_ReadRegister(LSM6DS3_parameters.spi_channel,reg,data,size,LSM6DS3_parameters.timeout))
 80068aa:	4b0b      	ldr	r3, [pc, #44]	; (80068d8 <LSM6DS3_ReadRegister+0x44>)
 80068ac:	6898      	ldr	r0, [r3, #8]
 80068ae:	4b0a      	ldr	r3, [pc, #40]	; (80068d8 <LSM6DS3_ReadRegister+0x44>)
 80068b0:	889b      	ldrh	r3, [r3, #4]
 80068b2:	1d3a      	adds	r2, r7, #4
 80068b4:	8815      	ldrh	r5, [r2, #0]
 80068b6:	683c      	ldr	r4, [r7, #0]
 80068b8:	1dfa      	adds	r2, r7, #7
 80068ba:	7811      	ldrb	r1, [r2, #0]
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	002b      	movs	r3, r5
 80068c0:	0022      	movs	r2, r4
 80068c2:	f003 fd7d 	bl	800a3c0 <SPIx_ReadRegister>
 80068c6:	1e03      	subs	r3, r0, #0
 80068c8:	d101      	bne.n	80068ce <LSM6DS3_ReadRegister+0x3a>
		return LSM6DS3_FAIL;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e000      	b.n	80068d0 <LSM6DS3_ReadRegister+0x3c>
	return LSM6DS3_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	0018      	movs	r0, r3
 80068d2:	46bd      	mov	sp, r7
 80068d4:	b002      	add	sp, #8
 80068d6:	bdb0      	pop	{r4, r5, r7, pc}
 80068d8:	200001f0 	.word	0x200001f0

080068dc <LSM6DS3_WriteAndVerify>:
 * 					- LSM6DS3_OK    		   = 0,  Success
 * 					- LSM6DS3_FAIL  		   = 1,  Failed due to HAL
 * 					- LSM6DS3_FAIL_PARAMETERS  = 2,  Failed due to wrong parameters
 * 					- LSM6DS3_FAIL_COMPARE 	   = 3,  Failed due to wrong write/read compare
*/
static LSM6DS3_Result LSM6DS3_WriteAndVerify(uint8_t reg, uint8_t* data, uint16_t size) {
 80068dc:	b5b0      	push	{r4, r5, r7, lr}
 80068de:	b08e      	sub	sp, #56	; 0x38
 80068e0:	af02      	add	r7, sp, #8
 80068e2:	6039      	str	r1, [r7, #0]
 80068e4:	0011      	movs	r1, r2
 80068e6:	1dfb      	adds	r3, r7, #7
 80068e8:	1c02      	adds	r2, r0, #0
 80068ea:	701a      	strb	r2, [r3, #0]
 80068ec:	1d3b      	adds	r3, r7, #4
 80068ee:	1c0a      	adds	r2, r1, #0
 80068f0:	801a      	strh	r2, [r3, #0]
	uint8_t compare[32] = {0xFF};
 80068f2:	230c      	movs	r3, #12
 80068f4:	18fb      	adds	r3, r7, r3
 80068f6:	22ff      	movs	r2, #255	; 0xff
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	3304      	adds	r3, #4
 80068fc:	221c      	movs	r2, #28
 80068fe:	2100      	movs	r1, #0
 8006900:	0018      	movs	r0, r3
 8006902:	f005 faaa 	bl	800be5a <memset>

	if(size > sizeof(compare))
 8006906:	1d3b      	adds	r3, r7, #4
 8006908:	881b      	ldrh	r3, [r3, #0]
 800690a:	2b20      	cmp	r3, #32
 800690c:	d901      	bls.n	8006912 <LSM6DS3_WriteAndVerify+0x36>
		return LSM6DS3_FAIL_PARAMETERS;
 800690e:	2302      	movs	r3, #2
 8006910:	e04b      	b.n	80069aa <LSM6DS3_WriteAndVerify+0xce>

	if(!SPIx_WriteRegister(LSM6DS3_parameters.spi_channel,reg,data,size,LSM6DS3_parameters.timeout))
 8006912:	4b28      	ldr	r3, [pc, #160]	; (80069b4 <LSM6DS3_WriteAndVerify+0xd8>)
 8006914:	6898      	ldr	r0, [r3, #8]
 8006916:	4b27      	ldr	r3, [pc, #156]	; (80069b4 <LSM6DS3_WriteAndVerify+0xd8>)
 8006918:	889b      	ldrh	r3, [r3, #4]
 800691a:	1d3a      	adds	r2, r7, #4
 800691c:	8815      	ldrh	r5, [r2, #0]
 800691e:	683c      	ldr	r4, [r7, #0]
 8006920:	1dfa      	adds	r2, r7, #7
 8006922:	7811      	ldrb	r1, [r2, #0]
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	002b      	movs	r3, r5
 8006928:	0022      	movs	r2, r4
 800692a:	f003 fd85 	bl	800a438 <SPIx_WriteRegister>
 800692e:	1e03      	subs	r3, r0, #0
 8006930:	d101      	bne.n	8006936 <LSM6DS3_WriteAndVerify+0x5a>
		return LSM6DS3_FAIL;
 8006932:	2301      	movs	r3, #1
 8006934:	e039      	b.n	80069aa <LSM6DS3_WriteAndVerify+0xce>


	if(!SPIx_ReadRegister(LSM6DS3_parameters.spi_channel,reg,compare,size,LSM6DS3_parameters.timeout))
 8006936:	4b1f      	ldr	r3, [pc, #124]	; (80069b4 <LSM6DS3_WriteAndVerify+0xd8>)
 8006938:	6898      	ldr	r0, [r3, #8]
 800693a:	4b1e      	ldr	r3, [pc, #120]	; (80069b4 <LSM6DS3_WriteAndVerify+0xd8>)
 800693c:	889b      	ldrh	r3, [r3, #4]
 800693e:	1d3a      	adds	r2, r7, #4
 8006940:	8815      	ldrh	r5, [r2, #0]
 8006942:	220c      	movs	r2, #12
 8006944:	18bc      	adds	r4, r7, r2
 8006946:	1dfa      	adds	r2, r7, #7
 8006948:	7811      	ldrb	r1, [r2, #0]
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	002b      	movs	r3, r5
 800694e:	0022      	movs	r2, r4
 8006950:	f003 fd36 	bl	800a3c0 <SPIx_ReadRegister>
 8006954:	1e03      	subs	r3, r0, #0
 8006956:	d101      	bne.n	800695c <LSM6DS3_WriteAndVerify+0x80>
		return LSM6DS3_FAIL;
 8006958:	2301      	movs	r3, #1
 800695a:	e026      	b.n	80069aa <LSM6DS3_WriteAndVerify+0xce>

	for(uint8_t i=0; i < size; i++) {
 800695c:	232f      	movs	r3, #47	; 0x2f
 800695e:	18fb      	adds	r3, r7, r3
 8006960:	2200      	movs	r2, #0
 8006962:	701a      	strb	r2, [r3, #0]
 8006964:	e018      	b.n	8006998 <LSM6DS3_WriteAndVerify+0xbc>
		if(compare[i] != data[i]){
 8006966:	212f      	movs	r1, #47	; 0x2f
 8006968:	187b      	adds	r3, r7, r1
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	220c      	movs	r2, #12
 800696e:	18ba      	adds	r2, r7, r2
 8006970:	5cd2      	ldrb	r2, [r2, r3]
 8006972:	187b      	adds	r3, r7, r1
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	6839      	ldr	r1, [r7, #0]
 8006978:	18cb      	adds	r3, r1, r3
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	429a      	cmp	r2, r3
 800697e:	d005      	beq.n	800698c <LSM6DS3_WriteAndVerify+0xb0>
			xprintf("not equal\r\n");
 8006980:	4b0d      	ldr	r3, [pc, #52]	; (80069b8 <LSM6DS3_WriteAndVerify+0xdc>)
 8006982:	0018      	movs	r0, r3
 8006984:	f004 f92a 	bl	800abdc <xprintf>
			return LSM6DS3_FAIL_COMPARE;
 8006988:	2303      	movs	r3, #3
 800698a:	e00e      	b.n	80069aa <LSM6DS3_WriteAndVerify+0xce>
	for(uint8_t i=0; i < size; i++) {
 800698c:	212f      	movs	r1, #47	; 0x2f
 800698e:	187b      	adds	r3, r7, r1
 8006990:	781a      	ldrb	r2, [r3, #0]
 8006992:	187b      	adds	r3, r7, r1
 8006994:	3201      	adds	r2, #1
 8006996:	701a      	strb	r2, [r3, #0]
 8006998:	232f      	movs	r3, #47	; 0x2f
 800699a:	18fb      	adds	r3, r7, r3
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	1d3a      	adds	r2, r7, #4
 80069a2:	8812      	ldrh	r2, [r2, #0]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d8de      	bhi.n	8006966 <LSM6DS3_WriteAndVerify+0x8a>
		}
	}

	return LSM6DS3_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	0018      	movs	r0, r3
 80069ac:	46bd      	mov	sp, r7
 80069ae:	b00c      	add	sp, #48	; 0x30
 80069b0:	bdb0      	pop	{r4, r5, r7, pc}
 80069b2:	46c0      	nop			; (mov r8, r8)
 80069b4:	200001f0 	.word	0x200001f0
 80069b8:	0800cf08 	.word	0x0800cf08

080069bc <cmd_response>:
	ptr[7] = HexChar[val & 0xF];
	ptr[8] = 0x0;
}

int cmd_response(char* buff, int size, char *cmd, const char *fmt, ...)
{
 80069bc:	b408      	push	{r3}
 80069be:	b590      	push	{r4, r7, lr}
 80069c0:	b08a      	sub	sp, #40	; 0x28
 80069c2:	af02      	add	r7, sp, #8
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	607a      	str	r2, [r7, #4]
	int n = 0;
 80069ca:	2300      	movs	r3, #0
 80069cc:	61fb      	str	r3, [r7, #28]
    va_list ap;
    n = usnprintf(buff, size, "*SS,%s,V9,%s,", g_config.deviceCode, cmd);
 80069ce:	68b9      	ldr	r1, [r7, #8]
 80069d0:	4c1d      	ldr	r4, [pc, #116]	; (8006a48 <cmd_response+0x8c>)
 80069d2:	4a1e      	ldr	r2, [pc, #120]	; (8006a4c <cmd_response+0x90>)
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	0023      	movs	r3, r4
 80069dc:	f003 fcbe 	bl	800a35c <usnprintf>
 80069e0:	0003      	movs	r3, r0
 80069e2:	61fb      	str	r3, [r7, #28]
    va_start(ap, fmt);
 80069e4:	2330      	movs	r3, #48	; 0x30
 80069e6:	18fb      	adds	r3, r7, r3
 80069e8:	617b      	str	r3, [r7, #20]
    char *bufftmp = buff + (n);
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	18d3      	adds	r3, r2, r3
 80069f0:	61bb      	str	r3, [r7, #24]
    n = uvsnprintf(bufftmp, size-(n+1), (char *) fmt, ap );
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	3301      	adds	r3, #1
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	0019      	movs	r1, r3
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a00:	69b8      	ldr	r0, [r7, #24]
 8006a02:	f003 fabd 	bl	8009f80 <uvsnprintf>
 8006a06:	0003      	movs	r3, r0
 8006a08:	61fb      	str	r3, [r7, #28]
    va_end(ap);
    bufftmp[n] = '#';
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	69ba      	ldr	r2, [r7, #24]
 8006a0e:	18d3      	adds	r3, r2, r3
 8006a10:	2223      	movs	r2, #35	; 0x23
 8006a12:	701a      	strb	r2, [r3, #0]
    n++;
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	3301      	adds	r3, #1
 8006a18:	61fb      	str	r3, [r7, #28]
    bufftmp[n] = '\r';
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	18d3      	adds	r3, r2, r3
 8006a20:	220d      	movs	r2, #13
 8006a22:	701a      	strb	r2, [r3, #0]
    n++;
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	3301      	adds	r3, #1
 8006a28:	61fb      	str	r3, [r7, #28]
    bufftmp[n] = '\n';
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	18d3      	adds	r3, r2, r3
 8006a30:	220a      	movs	r2, #10
 8006a32:	701a      	strb	r2, [r3, #0]
    return n+1;
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	3301      	adds	r3, #1
}
 8006a38:	0018      	movs	r0, r3
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	b008      	add	sp, #32
 8006a3e:	bc90      	pop	{r4, r7}
 8006a40:	bc08      	pop	{r3}
 8006a42:	b001      	add	sp, #4
 8006a44:	4718      	bx	r3
 8006a46:	46c0      	nop			; (mov r8, r8)
 8006a48:	2000036a 	.word	0x2000036a
 8006a4c:	0800cf28 	.word	0x0800cf28

08006a50 <next_char>:
	strcat(buff, ",V9,");
	strcat(buff, command);
	return 1;
}

int next_char(char* data, char sep, int max) {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b086      	sub	sp, #24
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	607a      	str	r2, [r7, #4]
 8006a5a:	200b      	movs	r0, #11
 8006a5c:	183b      	adds	r3, r7, r0
 8006a5e:	1c0a      	adds	r2, r1, #0
 8006a60:	701a      	strb	r2, [r3, #0]
	char *ptr = strchr(data, sep);
 8006a62:	183b      	adds	r3, r7, r0
 8006a64:	781a      	ldrb	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	0011      	movs	r1, r2
 8006a6a:	0018      	movs	r0, r3
 8006a6c:	f005 fb12 	bl	800c094 <strchr>
 8006a70:	0003      	movs	r3, r0
 8006a72:	617b      	str	r3, [r7, #20]
	if (ptr) {
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d007      	beq.n	8006a8a <next_char+0x3a>
		return (ptr - data) >= max ? max : (ptr - data);
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	1ad2      	subs	r2, r2, r3
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4293      	cmp	r3, r2
 8006a84:	dd02      	ble.n	8006a8c <next_char+0x3c>
 8006a86:	0013      	movs	r3, r2
 8006a88:	e000      	b.n	8006a8c <next_char+0x3c>
	} else {
		return 0;
 8006a8a:	2300      	movs	r3, #0
	}
}
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	b006      	add	sp, #24
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <sks_cmd_set_debug>:
	}
}

int write_flash = 0;

static int sks_cmd_set_debug(int from, char* command, int argc, char** argv, int size, int total) {
 8006a94:	b5b0      	push	{r4, r5, r7, lr}
 8006a96:	b088      	sub	sp, #32
 8006a98:	af02      	add	r7, sp, #8
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
 8006aa0:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006aa2:	2317      	movs	r3, #23
 8006aa4:	18fb      	adds	r3, r7, r3
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	3310      	adds	r3, #16
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <sks_cmd_set_debug+0x24>
		return size;
 8006ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab6:	e023      	b.n	8006b00 <sks_cmd_set_debug+0x6c>
	set = atoi(argv[4]);
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	3310      	adds	r3, #16
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	0018      	movs	r0, r3
 8006ac0:	f005 f992 	bl	800bde8 <atoi>
 8006ac4:	0002      	movs	r2, r0
 8006ac6:	2117      	movs	r1, #23
 8006ac8:	187b      	adds	r3, r7, r1
 8006aca:	701a      	strb	r2, [r3, #0]

	g_appStats.debugOn = set;
 8006acc:	4b0e      	ldr	r3, [pc, #56]	; (8006b08 <sks_cmd_set_debug+0x74>)
 8006ace:	0008      	movs	r0, r1
 8006ad0:	187a      	adds	r2, r7, r1
 8006ad2:	214d      	movs	r1, #77	; 0x4d
 8006ad4:	7812      	ldrb	r2, [r2, #0]
 8006ad6:	545a      	strb	r2, [r3, r1]

	cmd_response(Response, sizeof(Response), command, "%d,%d", set, g_appStats.debugOn);
 8006ad8:	183b      	adds	r3, r7, r0
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	4a0a      	ldr	r2, [pc, #40]	; (8006b08 <sks_cmd_set_debug+0x74>)
 8006ade:	214d      	movs	r1, #77	; 0x4d
 8006ae0:	5c52      	ldrb	r2, [r2, r1]
 8006ae2:	0015      	movs	r5, r2
 8006ae4:	4c09      	ldr	r4, [pc, #36]	; (8006b0c <sks_cmd_set_debug+0x78>)
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	2180      	movs	r1, #128	; 0x80
 8006aea:	0049      	lsls	r1, r1, #1
 8006aec:	4808      	ldr	r0, [pc, #32]	; (8006b10 <sks_cmd_set_debug+0x7c>)
 8006aee:	9501      	str	r5, [sp, #4]
 8006af0:	9300      	str	r3, [sp, #0]
 8006af2:	0023      	movs	r3, r4
 8006af4:	f7ff ff62 	bl	80069bc <cmd_response>

	response = 1;
 8006af8:	4b06      	ldr	r3, [pc, #24]	; (8006b14 <sks_cmd_set_debug+0x80>)
 8006afa:	2201      	movs	r2, #1
 8006afc:	601a      	str	r2, [r3, #0]

	return size;
 8006afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006b00:	0018      	movs	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b006      	add	sp, #24
 8006b06:	bdb0      	pop	{r4, r5, r7, pc}
 8006b08:	20000384 	.word	0x20000384
 8006b0c:	0800cf5c 	.word	0x0800cf5c
 8006b10:	20000210 	.word	0x20000210
 8006b14:	2000020c 	.word	0x2000020c

08006b18 <sks_cmd_set_full>:

static int sks_cmd_set_full(int from, char* command, int argc, char** argv, int size, int total) {
 8006b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b1a:	b08b      	sub	sp, #44	; 0x2c
 8006b1c:	af04      	add	r7, sp, #16
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006b26:	2317      	movs	r3, #23
 8006b28:	18fb      	adds	r3, r7, r3
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	3310      	adds	r3, #16
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <sks_cmd_set_full+0x24>
		return size;
 8006b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3a:	e044      	b.n	8006bc6 <sks_cmd_set_full+0xae>
	set = atoi(argv[4]);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	3310      	adds	r3, #16
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	0018      	movs	r0, r3
 8006b44:	f005 f950 	bl	800bde8 <atoi>
 8006b48:	0002      	movs	r2, r0
 8006b4a:	2117      	movs	r1, #23
 8006b4c:	187b      	adds	r3, r7, r1
 8006b4e:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006b50:	187b      	adds	r3, r7, r1
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d11e      	bne.n	8006b96 <sks_cmd_set_full+0x7e>
		if(argv[5] != NULL) {
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	3314      	adds	r3, #20
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d012      	beq.n	8006b88 <sks_cmd_set_full+0x70>
			g_config.fullValue = atoi(argv[5]);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	3314      	adds	r3, #20
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f005 f93d 	bl	800bde8 <atoi>
 8006b6e:	0003      	movs	r3, r0
 8006b70:	001a      	movs	r2, r3
 8006b72:	4b17      	ldr	r3, [pc, #92]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006b74:	60da      	str	r2, [r3, #12]
			if(g_config.fullValue == 0) {
 8006b76:	4b16      	ldr	r3, [pc, #88]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d108      	bne.n	8006b90 <sks_cmd_set_full+0x78>
				g_config.fullValue = g_appStats.frequency;
 8006b7e:	4b15      	ldr	r3, [pc, #84]	; (8006bd4 <sks_cmd_set_full+0xbc>)
 8006b80:	6a1a      	ldr	r2, [r3, #32]
 8006b82:	4b13      	ldr	r3, [pc, #76]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006b84:	60da      	str	r2, [r3, #12]
 8006b86:	e003      	b.n	8006b90 <sks_cmd_set_full+0x78>
			}
		} else {
			g_config.fullValue = g_appStats.frequency;
 8006b88:	4b12      	ldr	r3, [pc, #72]	; (8006bd4 <sks_cmd_set_full+0xbc>)
 8006b8a:	6a1a      	ldr	r2, [r3, #32]
 8006b8c:	4b10      	ldr	r3, [pc, #64]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006b8e:	60da      	str	r2, [r3, #12]
		}
		write_flash = 1;
 8006b90:	4b11      	ldr	r3, [pc, #68]	; (8006bd8 <sks_cmd_set_full+0xc0>)
 8006b92:	2201      	movs	r2, #1
 8006b94:	601a      	str	r2, [r3, #0]
	}

	cmd_response(Response, sizeof(Response), command, "%d,%d,%d", set, g_config.emptyValue, g_config.fullValue);
 8006b96:	2317      	movs	r3, #23
 8006b98:	18fb      	adds	r3, r7, r3
 8006b9a:	781a      	ldrb	r2, [r3, #0]
 8006b9c:	4b0c      	ldr	r3, [pc, #48]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006b9e:	6919      	ldr	r1, [r3, #16]
 8006ba0:	4b0b      	ldr	r3, [pc, #44]	; (8006bd0 <sks_cmd_set_full+0xb8>)
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	4e0d      	ldr	r6, [pc, #52]	; (8006bdc <sks_cmd_set_full+0xc4>)
 8006ba6:	68bd      	ldr	r5, [r7, #8]
 8006ba8:	2080      	movs	r0, #128	; 0x80
 8006baa:	0044      	lsls	r4, r0, #1
 8006bac:	480c      	ldr	r0, [pc, #48]	; (8006be0 <sks_cmd_set_full+0xc8>)
 8006bae:	9302      	str	r3, [sp, #8]
 8006bb0:	9101      	str	r1, [sp, #4]
 8006bb2:	9200      	str	r2, [sp, #0]
 8006bb4:	0033      	movs	r3, r6
 8006bb6:	002a      	movs	r2, r5
 8006bb8:	0021      	movs	r1, r4
 8006bba:	f7ff feff 	bl	80069bc <cmd_response>

	//raise_command_coming();

	response = 1;
 8006bbe:	4b09      	ldr	r3, [pc, #36]	; (8006be4 <sks_cmd_set_full+0xcc>)
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	601a      	str	r2, [r3, #0]
	return size;
 8006bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006bc6:	0018      	movs	r0, r3
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	b007      	add	sp, #28
 8006bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bce:	46c0      	nop			; (mov r8, r8)
 8006bd0:	20000368 	.word	0x20000368
 8006bd4:	20000384 	.word	0x20000384
 8006bd8:	20000310 	.word	0x20000310
 8006bdc:	0800cf64 	.word	0x0800cf64
 8006be0:	20000210 	.word	0x20000210
 8006be4:	2000020c 	.word	0x2000020c

08006be8 <sks_cmd_set_empty>:

static int sks_cmd_set_empty(int from, char* command, int argc, char** argv, int size, int total) {
 8006be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bea:	b08b      	sub	sp, #44	; 0x2c
 8006bec:	af04      	add	r7, sp, #16
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006bf6:	2317      	movs	r3, #23
 8006bf8:	18fb      	adds	r3, r7, r3
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	3310      	adds	r3, #16
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <sks_cmd_set_empty+0x24>
		return size;
 8006c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0a:	e044      	b.n	8006c96 <sks_cmd_set_empty+0xae>
	set = atoi(argv[4]);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	3310      	adds	r3, #16
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	0018      	movs	r0, r3
 8006c14:	f005 f8e8 	bl	800bde8 <atoi>
 8006c18:	0002      	movs	r2, r0
 8006c1a:	2117      	movs	r1, #23
 8006c1c:	187b      	adds	r3, r7, r1
 8006c1e:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006c20:	187b      	adds	r3, r7, r1
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d11e      	bne.n	8006c66 <sks_cmd_set_empty+0x7e>
		if(argv[5] != NULL) {
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	3314      	adds	r3, #20
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d012      	beq.n	8006c58 <sks_cmd_set_empty+0x70>
			g_config.emptyValue = atoi(argv[5]);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	3314      	adds	r3, #20
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	0018      	movs	r0, r3
 8006c3a:	f005 f8d5 	bl	800bde8 <atoi>
 8006c3e:	0003      	movs	r3, r0
 8006c40:	001a      	movs	r2, r3
 8006c42:	4b17      	ldr	r3, [pc, #92]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c44:	611a      	str	r2, [r3, #16]
			if(g_config.emptyValue == 0) {
 8006c46:	4b16      	ldr	r3, [pc, #88]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c48:	691b      	ldr	r3, [r3, #16]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d108      	bne.n	8006c60 <sks_cmd_set_empty+0x78>
				g_config.emptyValue = g_appStats.frequency;
 8006c4e:	4b15      	ldr	r3, [pc, #84]	; (8006ca4 <sks_cmd_set_empty+0xbc>)
 8006c50:	6a1a      	ldr	r2, [r3, #32]
 8006c52:	4b13      	ldr	r3, [pc, #76]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c54:	611a      	str	r2, [r3, #16]
 8006c56:	e003      	b.n	8006c60 <sks_cmd_set_empty+0x78>
			}
		} else {
			g_config.emptyValue = g_appStats.frequency;
 8006c58:	4b12      	ldr	r3, [pc, #72]	; (8006ca4 <sks_cmd_set_empty+0xbc>)
 8006c5a:	6a1a      	ldr	r2, [r3, #32]
 8006c5c:	4b10      	ldr	r3, [pc, #64]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c5e:	611a      	str	r2, [r3, #16]
		}
		write_flash = 1;
 8006c60:	4b11      	ldr	r3, [pc, #68]	; (8006ca8 <sks_cmd_set_empty+0xc0>)
 8006c62:	2201      	movs	r2, #1
 8006c64:	601a      	str	r2, [r3, #0]
//	append_number(Response, g_config.emptyValue);
//	strcat(Response, ",");
//	append_number(Response, g_config.fullValue);
//	strcat(Response, "#\r\n");

	cmd_response(Response, sizeof(Response), command, "%d,%d,%d", set, g_config.emptyValue, g_config.fullValue);
 8006c66:	2317      	movs	r3, #23
 8006c68:	18fb      	adds	r3, r7, r3
 8006c6a:	781a      	ldrb	r2, [r3, #0]
 8006c6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c6e:	6919      	ldr	r1, [r3, #16]
 8006c70:	4b0b      	ldr	r3, [pc, #44]	; (8006ca0 <sks_cmd_set_empty+0xb8>)
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	4e0d      	ldr	r6, [pc, #52]	; (8006cac <sks_cmd_set_empty+0xc4>)
 8006c76:	68bd      	ldr	r5, [r7, #8]
 8006c78:	2080      	movs	r0, #128	; 0x80
 8006c7a:	0044      	lsls	r4, r0, #1
 8006c7c:	480c      	ldr	r0, [pc, #48]	; (8006cb0 <sks_cmd_set_empty+0xc8>)
 8006c7e:	9302      	str	r3, [sp, #8]
 8006c80:	9101      	str	r1, [sp, #4]
 8006c82:	9200      	str	r2, [sp, #0]
 8006c84:	0033      	movs	r3, r6
 8006c86:	002a      	movs	r2, r5
 8006c88:	0021      	movs	r1, r4
 8006c8a:	f7ff fe97 	bl	80069bc <cmd_response>

	//raise_command_coming();

	response = 1;
 8006c8e:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <sks_cmd_set_empty+0xcc>)
 8006c90:	2201      	movs	r2, #1
 8006c92:	601a      	str	r2, [r3, #0]
	return size;
 8006c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006c96:	0018      	movs	r0, r3
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	b007      	add	sp, #28
 8006c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c9e:	46c0      	nop			; (mov r8, r8)
 8006ca0:	20000368 	.word	0x20000368
 8006ca4:	20000384 	.word	0x20000384
 8006ca8:	20000310 	.word	0x20000310
 8006cac:	0800cf64 	.word	0x0800cf64
 8006cb0:	20000210 	.word	0x20000210
 8006cb4:	2000020c 	.word	0x2000020c

08006cb8 <sks_cmd_disable_ema>:

static int sks_cmd_disable_ema(int from, char* command, int argc, char** argv, int size, int total) {
 8006cb8:	b5b0      	push	{r4, r5, r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af02      	add	r7, sp, #8
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
 8006cc4:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006cc6:	2317      	movs	r3, #23
 8006cc8:	18fb      	adds	r3, r7, r3
 8006cca:	2200      	movs	r2, #0
 8006ccc:	701a      	strb	r2, [r3, #0]

	if (argv[4] == NULL)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	3310      	adds	r3, #16
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <sks_cmd_disable_ema+0x24>
		return size;
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	e039      	b.n	8006d50 <sks_cmd_disable_ema+0x98>

	set = atoi(argv[4]);
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	3310      	adds	r3, #16
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	f005 f880 	bl	800bde8 <atoi>
 8006ce8:	0002      	movs	r2, r0
 8006cea:	2117      	movs	r1, #23
 8006cec:	187b      	adds	r3, r7, r1
 8006cee:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006cf0:	187b      	adds	r3, r7, r1
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d117      	bne.n	8006d28 <sks_cmd_disable_ema+0x70>
		if(argv[5] != NULL) {
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	3314      	adds	r3, #20
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00f      	beq.n	8006d22 <sks_cmd_disable_ema+0x6a>
			int tmp = atoi(argv[5]);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	3314      	adds	r3, #20
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f005 f86d 	bl	800bde8 <atoi>
 8006d0e:	0003      	movs	r3, r0
 8006d10:	613b      	str	r3, [r7, #16]
			g_config.disableEma = (tmp > 0)?1:0;
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	17da      	asrs	r2, r3, #31
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	0fdb      	lsrs	r3, r3, #31
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	001a      	movs	r2, r3
 8006d1e:	4b0e      	ldr	r3, [pc, #56]	; (8006d58 <sks_cmd_disable_ema+0xa0>)
 8006d20:	76da      	strb	r2, [r3, #27]
		}

		write_flash = 1;
 8006d22:	4b0e      	ldr	r3, [pc, #56]	; (8006d5c <sks_cmd_disable_ema+0xa4>)
 8006d24:	2201      	movs	r2, #1
 8006d26:	601a      	str	r2, [r3, #0]
	}

	cmd_response(Response, sizeof(Response), command, "%d,%d", set, g_config.disableEma);
 8006d28:	2317      	movs	r3, #23
 8006d2a:	18fb      	adds	r3, r7, r3
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	4a0a      	ldr	r2, [pc, #40]	; (8006d58 <sks_cmd_disable_ema+0xa0>)
 8006d30:	7ed2      	ldrb	r2, [r2, #27]
 8006d32:	0015      	movs	r5, r2
 8006d34:	4c0a      	ldr	r4, [pc, #40]	; (8006d60 <sks_cmd_disable_ema+0xa8>)
 8006d36:	68ba      	ldr	r2, [r7, #8]
 8006d38:	2180      	movs	r1, #128	; 0x80
 8006d3a:	0049      	lsls	r1, r1, #1
 8006d3c:	4809      	ldr	r0, [pc, #36]	; (8006d64 <sks_cmd_disable_ema+0xac>)
 8006d3e:	9501      	str	r5, [sp, #4]
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	0023      	movs	r3, r4
 8006d44:	f7ff fe3a 	bl	80069bc <cmd_response>

	//raise_command_coming();

	response = 1;
 8006d48:	4b07      	ldr	r3, [pc, #28]	; (8006d68 <sks_cmd_disable_ema+0xb0>)
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
	return size;
 8006d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006d50:	0018      	movs	r0, r3
 8006d52:	46bd      	mov	sp, r7
 8006d54:	b006      	add	sp, #24
 8006d56:	bdb0      	pop	{r4, r5, r7, pc}
 8006d58:	20000368 	.word	0x20000368
 8006d5c:	20000310 	.word	0x20000310
 8006d60:	0800cf5c 	.word	0x0800cf5c
 8006d64:	20000210 	.word	0x20000210
 8006d68:	2000020c 	.word	0x2000020c

08006d6c <sks_cmd_interval>:

static int sks_cmd_interval(int from, char* command, int argc, char** argv, int size, int total) {
 8006d6c:	b5b0      	push	{r4, r5, r7, lr}
 8006d6e:	b088      	sub	sp, #32
 8006d70:	af02      	add	r7, sp, #8
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006d7a:	2317      	movs	r3, #23
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	2200      	movs	r2, #0
 8006d80:	701a      	strb	r2, [r3, #0]

	if (argv[4] == NULL)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	3310      	adds	r3, #16
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <sks_cmd_interval+0x24>
		return size;
 8006d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8e:	e033      	b.n	8006df8 <sks_cmd_interval+0x8c>

	set = atoi(argv[4]);
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	3310      	adds	r3, #16
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	0018      	movs	r0, r3
 8006d98:	f005 f826 	bl	800bde8 <atoi>
 8006d9c:	0002      	movs	r2, r0
 8006d9e:	2117      	movs	r1, #23
 8006da0:	187b      	adds	r3, r7, r1
 8006da2:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006da4:	187b      	adds	r3, r7, r1
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d111      	bne.n	8006dd0 <sks_cmd_interval+0x64>
		if(argv[5] != NULL) {
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	3314      	adds	r3, #20
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d009      	beq.n	8006dca <sks_cmd_interval+0x5e>
			g_config.interval = atoi(argv[5]);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	3314      	adds	r3, #20
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	f005 f813 	bl	800bde8 <atoi>
 8006dc2:	0003      	movs	r3, r0
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	4b0e      	ldr	r3, [pc, #56]	; (8006e00 <sks_cmd_interval+0x94>)
 8006dc8:	769a      	strb	r2, [r3, #26]
		}

		write_flash = 1;
 8006dca:	4b0e      	ldr	r3, [pc, #56]	; (8006e04 <sks_cmd_interval+0x98>)
 8006dcc:	2201      	movs	r2, #1
 8006dce:	601a      	str	r2, [r3, #0]
	}

	cmd_response(Response, sizeof(Response), command, "%d,%d", set, g_config.interval);
 8006dd0:	2317      	movs	r3, #23
 8006dd2:	18fb      	adds	r3, r7, r3
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	4a0a      	ldr	r2, [pc, #40]	; (8006e00 <sks_cmd_interval+0x94>)
 8006dd8:	7e92      	ldrb	r2, [r2, #26]
 8006dda:	0015      	movs	r5, r2
 8006ddc:	4c0a      	ldr	r4, [pc, #40]	; (8006e08 <sks_cmd_interval+0x9c>)
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	2180      	movs	r1, #128	; 0x80
 8006de2:	0049      	lsls	r1, r1, #1
 8006de4:	4809      	ldr	r0, [pc, #36]	; (8006e0c <sks_cmd_interval+0xa0>)
 8006de6:	9501      	str	r5, [sp, #4]
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	0023      	movs	r3, r4
 8006dec:	f7ff fde6 	bl	80069bc <cmd_response>

	//raise_command_coming();

	response = 1;
 8006df0:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <sks_cmd_interval+0xa4>)
 8006df2:	2201      	movs	r2, #1
 8006df4:	601a      	str	r2, [r3, #0]
	return size;
 8006df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006df8:	0018      	movs	r0, r3
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	b006      	add	sp, #24
 8006dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8006e00:	20000368 	.word	0x20000368
 8006e04:	20000310 	.word	0x20000310
 8006e08:	0800cf5c 	.word	0x0800cf5c
 8006e0c:	20000210 	.word	0x20000210
 8006e10:	2000020c 	.word	0x2000020c

08006e14 <sks_cmd_config>:

static int sks_cmd_config(int from, char* command, int argc, char** argv, int size, int total) {
 8006e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e16:	46ce      	mov	lr, r9
 8006e18:	4647      	mov	r7, r8
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b08f      	sub	sp, #60	; 0x3c
 8006e1e:	af06      	add	r7, sp, #24
 8006e20:	60f8      	str	r0, [r7, #12]
 8006e22:	60b9      	str	r1, [r7, #8]
 8006e24:	607a      	str	r2, [r7, #4]
 8006e26:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006e28:	231f      	movs	r3, #31
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	3310      	adds	r3, #16
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d101      	bne.n	8006e3e <sks_cmd_config+0x2a>
		return size;
 8006e3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e3c:	e080      	b.n	8006f40 <sks_cmd_config+0x12c>

	set = atoi(argv[4]);
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	3310      	adds	r3, #16
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	0018      	movs	r0, r3
 8006e46:	f004 ffcf 	bl	800bde8 <atoi>
 8006e4a:	0002      	movs	r2, r0
 8006e4c:	211f      	movs	r1, #31
 8006e4e:	187b      	adds	r3, r7, r1
 8006e50:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006e52:	187b      	adds	r3, r7, r1
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d14e      	bne.n	8006ef8 <sks_cmd_config+0xe4>
		if(argv[5] != NULL) {
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d009      	beq.n	8006e78 <sks_cmd_config+0x64>
			g_config.timeout3D = atoi(argv[5]);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	3314      	adds	r3, #20
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f004 ffbc 	bl	800bde8 <atoi>
 8006e70:	0003      	movs	r3, r0
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	4b36      	ldr	r3, [pc, #216]	; (8006f50 <sks_cmd_config+0x13c>)
 8006e76:	829a      	strh	r2, [r3, #20]
		}

		if(argv[6] != NULL) {
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	3318      	adds	r3, #24
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d009      	beq.n	8006e96 <sks_cmd_config+0x82>
			g_config.filterMode = atoi(argv[6]);
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	3318      	adds	r3, #24
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	0018      	movs	r0, r3
 8006e8a:	f004 ffad 	bl	800bde8 <atoi>
 8006e8e:	0003      	movs	r3, r0
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	4b2f      	ldr	r3, [pc, #188]	; (8006f50 <sks_cmd_config+0x13c>)
 8006e94:	75da      	strb	r2, [r3, #23]
		}

		if(argv[7] != NULL) {
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	331c      	adds	r3, #28
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d011      	beq.n	8006ec4 <sks_cmd_config+0xb0>
			int diffX = atoi(argv[7]);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	331c      	adds	r3, #28
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	0018      	movs	r0, r3
 8006ea8:	f004 ff9e 	bl	800bde8 <atoi>
 8006eac:	0003      	movs	r3, r0
 8006eae:	61bb      	str	r3, [r7, #24]
			if(diffX >= 3 && diffX <= 30) {
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	dd06      	ble.n	8006ec4 <sks_cmd_config+0xb0>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b1e      	cmp	r3, #30
 8006eba:	dc03      	bgt.n	8006ec4 <sks_cmd_config+0xb0>
				g_config.diffX = diffX;
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	b2da      	uxtb	r2, r3
 8006ec0:	4b23      	ldr	r3, [pc, #140]	; (8006f50 <sks_cmd_config+0x13c>)
 8006ec2:	761a      	strb	r2, [r3, #24]
			}
		}

		if(argv[8] != NULL) {
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	3320      	adds	r3, #32
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d011      	beq.n	8006ef2 <sks_cmd_config+0xde>
			int diffY = atoi(argv[8]);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	3320      	adds	r3, #32
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	0018      	movs	r0, r3
 8006ed6:	f004 ff87 	bl	800bde8 <atoi>
 8006eda:	0003      	movs	r3, r0
 8006edc:	617b      	str	r3, [r7, #20]
			if(diffY >= 3 && diffY <= 30) {
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	dd06      	ble.n	8006ef2 <sks_cmd_config+0xde>
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	2b1e      	cmp	r3, #30
 8006ee8:	dc03      	bgt.n	8006ef2 <sks_cmd_config+0xde>
				g_config.diffY = diffY;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	4b18      	ldr	r3, [pc, #96]	; (8006f50 <sks_cmd_config+0x13c>)
 8006ef0:	765a      	strb	r2, [r3, #25]
			}
		}

		write_flash = 1;
 8006ef2:	4b18      	ldr	r3, [pc, #96]	; (8006f54 <sks_cmd_config+0x140>)
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	601a      	str	r2, [r3, #0]
//	append_int(Response, 2, g_config.diffX);
//	strcat(Response, ",");
//	append_int(Response, 2, g_config.diffY);
//	strcat(Response, "#\r\n");

	cmd_response(Response, sizeof(Response), command, "%d,%d,%d,%d,%d", set, g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY);
 8006ef8:	231f      	movs	r3, #31
 8006efa:	18fb      	adds	r3, r7, r3
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	4699      	mov	r9, r3
 8006f00:	4a13      	ldr	r2, [pc, #76]	; (8006f50 <sks_cmd_config+0x13c>)
 8006f02:	8a92      	ldrh	r2, [r2, #20]
 8006f04:	0015      	movs	r5, r2
 8006f06:	4a12      	ldr	r2, [pc, #72]	; (8006f50 <sks_cmd_config+0x13c>)
 8006f08:	7dd2      	ldrb	r2, [r2, #23]
 8006f0a:	0016      	movs	r6, r2
 8006f0c:	4a10      	ldr	r2, [pc, #64]	; (8006f50 <sks_cmd_config+0x13c>)
 8006f0e:	7e12      	ldrb	r2, [r2, #24]
 8006f10:	4694      	mov	ip, r2
 8006f12:	4a0f      	ldr	r2, [pc, #60]	; (8006f50 <sks_cmd_config+0x13c>)
 8006f14:	7e52      	ldrb	r2, [r2, #25]
 8006f16:	4690      	mov	r8, r2
 8006f18:	4c0f      	ldr	r4, [pc, #60]	; (8006f58 <sks_cmd_config+0x144>)
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	2180      	movs	r1, #128	; 0x80
 8006f1e:	0049      	lsls	r1, r1, #1
 8006f20:	480e      	ldr	r0, [pc, #56]	; (8006f5c <sks_cmd_config+0x148>)
 8006f22:	4643      	mov	r3, r8
 8006f24:	9304      	str	r3, [sp, #16]
 8006f26:	4663      	mov	r3, ip
 8006f28:	9303      	str	r3, [sp, #12]
 8006f2a:	9602      	str	r6, [sp, #8]
 8006f2c:	9501      	str	r5, [sp, #4]
 8006f2e:	464b      	mov	r3, r9
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	0023      	movs	r3, r4
 8006f34:	f7ff fd42 	bl	80069bc <cmd_response>

	response = 1;
 8006f38:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <sks_cmd_config+0x14c>)
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	601a      	str	r2, [r3, #0]
	return size;
 8006f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8006f40:	0018      	movs	r0, r3
 8006f42:	46bd      	mov	sp, r7
 8006f44:	b009      	add	sp, #36	; 0x24
 8006f46:	bcc0      	pop	{r6, r7}
 8006f48:	46b9      	mov	r9, r7
 8006f4a:	46b0      	mov	r8, r6
 8006f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f4e:	46c0      	nop			; (mov r8, r8)
 8006f50:	20000368 	.word	0x20000368
 8006f54:	20000310 	.word	0x20000310
 8006f58:	0800cf70 	.word	0x0800cf70
 8006f5c:	20000210 	.word	0x20000210
 8006f60:	2000020c 	.word	0x2000020c

08006f64 <sks_cmd_serial>:

static int sks_cmd_serial(int from, char* command, int argc, char** argv, int size, int total) {
 8006f64:	b5b0      	push	{r4, r5, r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
 8006f70:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 8006f72:	2317      	movs	r3, #23
 8006f74:	18fb      	adds	r3, r7, r3
 8006f76:	2200      	movs	r2, #0
 8006f78:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	3310      	adds	r3, #16
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <sks_cmd_serial+0x24>
		return size;
 8006f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f86:	e03b      	b.n	8007000 <sks_cmd_serial+0x9c>

	set = atoi(argv[4]);
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	3310      	adds	r3, #16
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	0018      	movs	r0, r3
 8006f90:	f004 ff2a 	bl	800bde8 <atoi>
 8006f94:	0002      	movs	r2, r0
 8006f96:	2117      	movs	r1, #23
 8006f98:	187b      	adds	r3, r7, r1
 8006f9a:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8006f9c:	187b      	adds	r3, r7, r1
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d11a      	bne.n	8006fda <sks_cmd_serial+0x76>
		memset(g_config.deviceCode, 0, sizeof(g_config.deviceCode));
 8006fa4:	4b18      	ldr	r3, [pc, #96]	; (8007008 <sks_cmd_serial+0xa4>)
 8006fa6:	220a      	movs	r2, #10
 8006fa8:	2100      	movs	r1, #0
 8006faa:	0018      	movs	r0, r3
 8006fac:	f004 ff55 	bl	800be5a <memset>
		strncpy(g_config.deviceCode, argv[5], next_char(argv[5], '#', DEVICE_CODE_LEN));
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	3314      	adds	r3, #20
 8006fb4:	681c      	ldr	r4, [r3, #0]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	3314      	adds	r3, #20
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	220a      	movs	r2, #10
 8006fbe:	2123      	movs	r1, #35	; 0x23
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	f7ff fd45 	bl	8006a50 <next_char>
 8006fc6:	0003      	movs	r3, r0
 8006fc8:	001a      	movs	r2, r3
 8006fca:	4b0f      	ldr	r3, [pc, #60]	; (8007008 <sks_cmd_serial+0xa4>)
 8006fcc:	0021      	movs	r1, r4
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f005 f880 	bl	800c0d4 <strncpy>

		write_flash = 1;
 8006fd4:	4b0d      	ldr	r3, [pc, #52]	; (800700c <sks_cmd_serial+0xa8>)
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]
//	append_int(Response, 1, set);
//	strcat(Response, ",");
//	strcat(Response, g_config.deviceCode);
//	strcat(Response, "#\r\n");

	cmd_response(Response, sizeof(Response), command, "%d,%s", set, g_config.deviceCode);
 8006fda:	2317      	movs	r3, #23
 8006fdc:	18fb      	adds	r3, r7, r3
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	4d0b      	ldr	r5, [pc, #44]	; (8007010 <sks_cmd_serial+0xac>)
 8006fe2:	68bc      	ldr	r4, [r7, #8]
 8006fe4:	2280      	movs	r2, #128	; 0x80
 8006fe6:	0051      	lsls	r1, r2, #1
 8006fe8:	480a      	ldr	r0, [pc, #40]	; (8007014 <sks_cmd_serial+0xb0>)
 8006fea:	4a07      	ldr	r2, [pc, #28]	; (8007008 <sks_cmd_serial+0xa4>)
 8006fec:	9201      	str	r2, [sp, #4]
 8006fee:	9300      	str	r3, [sp, #0]
 8006ff0:	002b      	movs	r3, r5
 8006ff2:	0022      	movs	r2, r4
 8006ff4:	f7ff fce2 	bl	80069bc <cmd_response>

	response = 1;
 8006ff8:	4b07      	ldr	r3, [pc, #28]	; (8007018 <sks_cmd_serial+0xb4>)
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]
	return size;
 8006ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007000:	0018      	movs	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	b006      	add	sp, #24
 8007006:	bdb0      	pop	{r4, r5, r7, pc}
 8007008:	2000036a 	.word	0x2000036a
 800700c:	20000310 	.word	0x20000310
 8007010:	0800cf80 	.word	0x0800cf80
 8007014:	20000210 	.word	0x20000210
 8007018:	2000020c 	.word	0x2000020c

0800701c <sks_cmd_reset>:

static int sks_cmd_reset(int from, char* command, int argc, char** argv, int size, int total) {
 800701c:	b590      	push	{r4, r7, lr}
 800701e:	b089      	sub	sp, #36	; 0x24
 8007020:	af02      	add	r7, sp, #8
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 800702a:	2317      	movs	r3, #23
 800702c:	18fb      	adds	r3, r7, r3
 800702e:	2200      	movs	r2, #0
 8007030:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	3310      	adds	r3, #16
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d101      	bne.n	8007040 <sks_cmd_reset+0x24>
		return size;
 800703c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703e:	e021      	b.n	8007084 <sks_cmd_reset+0x68>

	set = atoi(argv[4]);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	3310      	adds	r3, #16
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	0018      	movs	r0, r3
 8007048:	f004 fece 	bl	800bde8 <atoi>
 800704c:	0002      	movs	r2, r0
 800704e:	2117      	movs	r1, #23
 8007050:	187b      	adds	r3, r7, r1
 8007052:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
 8007054:	187b      	adds	r3, r7, r1
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d103      	bne.n	8007064 <sks_cmd_reset+0x48>
		g_appStats.resetNow = ulSecCount;
 800705c:	4b0b      	ldr	r3, [pc, #44]	; (800708c <sks_cmd_reset+0x70>)
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	4b0b      	ldr	r3, [pc, #44]	; (8007090 <sks_cmd_reset+0x74>)
 8007062:	651a      	str	r2, [r3, #80]	; 0x50
	}

	cmd_response(Response, sizeof(Response), command, "%d", set);
 8007064:	2317      	movs	r3, #23
 8007066:	18fb      	adds	r3, r7, r3
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	4c0a      	ldr	r4, [pc, #40]	; (8007094 <sks_cmd_reset+0x78>)
 800706c:	68ba      	ldr	r2, [r7, #8]
 800706e:	2180      	movs	r1, #128	; 0x80
 8007070:	0049      	lsls	r1, r1, #1
 8007072:	4809      	ldr	r0, [pc, #36]	; (8007098 <sks_cmd_reset+0x7c>)
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	0023      	movs	r3, r4
 8007078:	f7ff fca0 	bl	80069bc <cmd_response>

	response = 1;
 800707c:	4b07      	ldr	r3, [pc, #28]	; (800709c <sks_cmd_reset+0x80>)
 800707e:	2201      	movs	r2, #1
 8007080:	601a      	str	r2, [r3, #0]
	return size;
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007084:	0018      	movs	r0, r3
 8007086:	46bd      	mov	sp, r7
 8007088:	b007      	add	sp, #28
 800708a:	bd90      	pop	{r4, r7, pc}
 800708c:	20000360 	.word	0x20000360
 8007090:	20000384 	.word	0x20000384
 8007094:	0800cf88 	.word	0x0800cf88
 8007098:	20000210 	.word	0x20000210
 800709c:	2000020c 	.word	0x2000020c

080070a0 <sks_cmd_info>:

static int sks_cmd_info(int from, char* command, int argc, char** argv, int size, int total) {
 80070a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070a2:	46ce      	mov	lr, r9
 80070a4:	4647      	mov	r7, r8
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b08f      	sub	sp, #60	; 0x3c
 80070aa:	af08      	add	r7, sp, #32
 80070ac:	60f8      	str	r0, [r7, #12]
 80070ae:	60b9      	str	r1, [r7, #8]
 80070b0:	607a      	str	r2, [r7, #4]
 80070b2:	603b      	str	r3, [r7, #0]
	//G9, debug setting
	//*XX,YYYYYYYYYY,SF,HHMMSS,S#
	char set = 0;
 80070b4:	2317      	movs	r3, #23
 80070b6:	18fb      	adds	r3, r7, r3
 80070b8:	2200      	movs	r2, #0
 80070ba:	701a      	strb	r2, [r3, #0]
	if (argv[4] == NULL)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	3310      	adds	r3, #16
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <sks_cmd_info+0x2a>
		return size;
 80070c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c8:	e030      	b.n	800712c <sks_cmd_info+0x8c>
	set = atoi(argv[4]);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	3310      	adds	r3, #16
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	0018      	movs	r0, r3
 80070d2:	f004 fe89 	bl	800bde8 <atoi>
 80070d6:	0002      	movs	r2, r0
 80070d8:	2117      	movs	r1, #23
 80070da:	187b      	adds	r3, r7, r1
 80070dc:	701a      	strb	r2, [r3, #0]

	if(set == 1) {
	}

	cmd_response(Response, sizeof(Response), command, "%d,%d,%d,%d,%d,%s,%s", set, g_config.interval, g_config.filterMode, g_config.emptyValue, g_config.fullValue, g_config.deviceCode, APP_VERSION);
 80070de:	187b      	adds	r3, r7, r1
 80070e0:	781a      	ldrb	r2, [r3, #0]
 80070e2:	4b16      	ldr	r3, [pc, #88]	; (800713c <sks_cmd_info+0x9c>)
 80070e4:	7e9b      	ldrb	r3, [r3, #26]
 80070e6:	4698      	mov	r8, r3
 80070e8:	4b14      	ldr	r3, [pc, #80]	; (800713c <sks_cmd_info+0x9c>)
 80070ea:	7ddb      	ldrb	r3, [r3, #23]
 80070ec:	4699      	mov	r9, r3
 80070ee:	4b13      	ldr	r3, [pc, #76]	; (800713c <sks_cmd_info+0x9c>)
 80070f0:	6919      	ldr	r1, [r3, #16]
 80070f2:	4b12      	ldr	r3, [pc, #72]	; (800713c <sks_cmd_info+0x9c>)
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	4812      	ldr	r0, [pc, #72]	; (8007140 <sks_cmd_info+0xa0>)
 80070f8:	4684      	mov	ip, r0
 80070fa:	68be      	ldr	r6, [r7, #8]
 80070fc:	2080      	movs	r0, #128	; 0x80
 80070fe:	0045      	lsls	r5, r0, #1
 8007100:	4c10      	ldr	r4, [pc, #64]	; (8007144 <sks_cmd_info+0xa4>)
 8007102:	4811      	ldr	r0, [pc, #68]	; (8007148 <sks_cmd_info+0xa8>)
 8007104:	9006      	str	r0, [sp, #24]
 8007106:	4811      	ldr	r0, [pc, #68]	; (800714c <sks_cmd_info+0xac>)
 8007108:	9005      	str	r0, [sp, #20]
 800710a:	9304      	str	r3, [sp, #16]
 800710c:	9103      	str	r1, [sp, #12]
 800710e:	464b      	mov	r3, r9
 8007110:	9302      	str	r3, [sp, #8]
 8007112:	4643      	mov	r3, r8
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	9200      	str	r2, [sp, #0]
 8007118:	4663      	mov	r3, ip
 800711a:	0032      	movs	r2, r6
 800711c:	0029      	movs	r1, r5
 800711e:	0020      	movs	r0, r4
 8007120:	f7ff fc4c 	bl	80069bc <cmd_response>

	//raise_command_coming();

	response = 1;
 8007124:	4b0a      	ldr	r3, [pc, #40]	; (8007150 <sks_cmd_info+0xb0>)
 8007126:	2201      	movs	r2, #1
 8007128:	601a      	str	r2, [r3, #0]
	return size;
 800712a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800712c:	0018      	movs	r0, r3
 800712e:	46bd      	mov	sp, r7
 8007130:	b007      	add	sp, #28
 8007132:	bcc0      	pop	{r6, r7}
 8007134:	46b9      	mov	r9, r7
 8007136:	46b0      	mov	r8, r6
 8007138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800713a:	46c0      	nop			; (mov r8, r8)
 800713c:	20000368 	.word	0x20000368
 8007140:	0800cf8c 	.word	0x0800cf8c
 8007144:	20000210 	.word	0x20000210
 8007148:	0800cfa4 	.word	0x0800cfa4
 800714c:	2000036a 	.word	0x2000036a
 8007150:	2000020c 	.word	0x2000020c

08007154 <server_on_command>:
		{ "SF", sks_cmd_set_full }, //get config
		{ "SE", sks_cmd_set_empty }, //get config
		{ "DEBUG", sks_cmd_set_debug }, //get config
		{ NULL, NULL } };

int server_on_command(int from, char* data, int size) {
 8007154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007156:	b0b1      	sub	sp, #196	; 0xc4
 8007158:	af02      	add	r7, sp, #8
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
	#define SKS_MAX_CMD_LEN 10
	#define SKS_MAX_ARGV 	25
	int result = 0;
 8007160:	2300      	movs	r3, #0
 8007162:	22b4      	movs	r2, #180	; 0xb4
 8007164:	18ba      	adds	r2, r7, r2
 8007166:	6013      	str	r3, [r2, #0]
	int field = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	22b0      	movs	r2, #176	; 0xb0
 800716c:	18ba      	adds	r2, r7, r2
 800716e:	6013      	str	r3, [r2, #0]
	int ftmp;
	int j = 0;
 8007170:	2300      	movs	r3, #0
 8007172:	22ac      	movs	r2, #172	; 0xac
 8007174:	18ba      	adds	r2, r7, r2
 8007176:	6013      	str	r3, [r2, #0]
	char *ptr = data;
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	22a8      	movs	r2, #168	; 0xa8
 800717c:	18ba      	adds	r2, r7, r2
 800717e:	6013      	str	r3, [r2, #0]

	char command[SKS_MAX_CMD_LEN + 1] = { 0 };
 8007180:	238c      	movs	r3, #140	; 0x8c
 8007182:	18fb      	adds	r3, r7, r3
 8007184:	2200      	movs	r2, #0
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	3304      	adds	r3, #4
 800718a:	2207      	movs	r2, #7
 800718c:	2100      	movs	r1, #0
 800718e:	0018      	movs	r0, r3
 8007190:	f004 fe63 	bl	800be5a <memset>

	int endPos = 0;
 8007194:	2300      	movs	r3, #0
 8007196:	22a4      	movs	r2, #164	; 0xa4
 8007198:	18ba      	adds	r2, r7, r2
 800719a:	6013      	str	r3, [r2, #0]
	int i = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	24a0      	movs	r4, #160	; 0xa0
 80071a0:	193a      	adds	r2, r7, r4
 80071a2:	6013      	str	r3, [r2, #0]
	char item_buff[20] = { 0 };
 80071a4:	2378      	movs	r3, #120	; 0x78
 80071a6:	18fb      	adds	r3, r7, r3
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	3304      	adds	r3, #4
 80071ae:	2210      	movs	r2, #16
 80071b0:	2100      	movs	r1, #0
 80071b2:	0018      	movs	r0, r3
 80071b4:	f004 fe51 	bl	800be5a <memset>
	char* arg[SKS_MAX_ARGV];
	for (i = 0; i < size; i++) {
 80071b8:	2300      	movs	r3, #0
 80071ba:	193a      	adds	r2, r7, r4
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	e023      	b.n	8007208 <server_on_command+0xb4>
		if ((data[i] == '#') || (data[i] == '\n') || (data[i] == '\0')) {
 80071c0:	21a0      	movs	r1, #160	; 0xa0
 80071c2:	187b      	adds	r3, r7, r1
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	18d3      	adds	r3, r2, r3
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	2b23      	cmp	r3, #35	; 0x23
 80071ce:	d00d      	beq.n	80071ec <server_on_command+0x98>
 80071d0:	187b      	adds	r3, r7, r1
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	18d3      	adds	r3, r2, r3
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	2b0a      	cmp	r3, #10
 80071dc:	d006      	beq.n	80071ec <server_on_command+0x98>
 80071de:	187b      	adds	r3, r7, r1
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	18d3      	adds	r3, r2, r3
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d107      	bne.n	80071fc <server_on_command+0xa8>
			endPos = i + 1;
 80071ec:	23a0      	movs	r3, #160	; 0xa0
 80071ee:	18fb      	adds	r3, r7, r3
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	3301      	adds	r3, #1
 80071f4:	22a4      	movs	r2, #164	; 0xa4
 80071f6:	18ba      	adds	r2, r7, r2
 80071f8:	6013      	str	r3, [r2, #0]
			break;
 80071fa:	e00b      	b.n	8007214 <server_on_command+0xc0>
	for (i = 0; i < size; i++) {
 80071fc:	22a0      	movs	r2, #160	; 0xa0
 80071fe:	18bb      	adds	r3, r7, r2
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3301      	adds	r3, #1
 8007204:	18ba      	adds	r2, r7, r2
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	23a0      	movs	r3, #160	; 0xa0
 800720a:	18fb      	adds	r3, r7, r3
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	429a      	cmp	r2, r3
 8007212:	dbd5      	blt.n	80071c0 <server_on_command+0x6c>
		}
	}

	//xprintf("come here: %d\r\n", 1);

	if (endPos == 0)
 8007214:	23a4      	movs	r3, #164	; 0xa4
 8007216:	18fb      	adds	r3, r7, r3
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <server_on_command+0xce>
		return 0; //Waiting for end command sign
 800721e:	2300      	movs	r3, #0
 8007220:	e17a      	b.n	8007518 <server_on_command+0x3c4>

	//xprintf("come here: %d, endPos: %d\r\n", 2, endPos);

	for (int i = 0; i < endPos; i++) {
 8007222:	2300      	movs	r3, #0
 8007224:	229c      	movs	r2, #156	; 0x9c
 8007226:	18ba      	adds	r2, r7, r2
 8007228:	6013      	str	r3, [r2, #0]
 800722a:	e0ce      	b.n	80073ca <server_on_command+0x276>
		if ((data[i] == ',') || (data[i] == '\n') || (data[i] == '#') || (data[i] == 0x00)) //complete one item
 800722c:	219c      	movs	r1, #156	; 0x9c
 800722e:	187b      	adds	r3, r7, r1
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	18d3      	adds	r3, r2, r3
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	2b2c      	cmp	r3, #44	; 0x2c
 800723a:	d015      	beq.n	8007268 <server_on_command+0x114>
 800723c:	187b      	adds	r3, r7, r1
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	18d3      	adds	r3, r2, r3
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	2b0a      	cmp	r3, #10
 8007248:	d00e      	beq.n	8007268 <server_on_command+0x114>
 800724a:	187b      	adds	r3, r7, r1
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	18d3      	adds	r3, r2, r3
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b23      	cmp	r3, #35	; 0x23
 8007256:	d007      	beq.n	8007268 <server_on_command+0x114>
 8007258:	187b      	adds	r3, r7, r1
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	18d3      	adds	r3, r2, r3
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d000      	beq.n	8007268 <server_on_command+0x114>
 8007266:	e08d      	b.n	8007384 <server_on_command+0x230>
		{
			//xprintf("FIELD0 %d j=%d DATA %s\r\n", field, j, item_buff);

			if (j > 0) {
 8007268:	23ac      	movs	r3, #172	; 0xac
 800726a:	18fb      	adds	r3, r7, r3
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	dd59      	ble.n	8007326 <server_on_command+0x1d2>
				//xprintf("FIELD1 %d DATA %s, ptr=%s\r\n", field, item_buff, ptr);

				//if(*(uint32_t*)(ptr) == 0x2C53532A) //*SS,
				if(strncmp(ptr, "*SS,", 4) == 0) //*SS,
 8007272:	49ab      	ldr	r1, [pc, #684]	; (8007520 <server_on_command+0x3cc>)
 8007274:	23a8      	movs	r3, #168	; 0xa8
 8007276:	18fb      	adds	r3, r7, r3
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2204      	movs	r2, #4
 800727c:	0018      	movs	r0, r3
 800727e:	f004 ff17 	bl	800c0b0 <strncmp>
 8007282:	1e03      	subs	r3, r0, #0
 8007284:	d103      	bne.n	800728e <server_on_command+0x13a>
				{
					field = 0;
 8007286:	2300      	movs	r3, #0
 8007288:	22b0      	movs	r2, #176	; 0xb0
 800728a:	18ba      	adds	r2, r7, r2
 800728c:	6013      	str	r3, [r2, #0]
				}
				ftmp = field;
 800728e:	22b0      	movs	r2, #176	; 0xb0
 8007290:	18bb      	adds	r3, r7, r2
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2498      	movs	r4, #152	; 0x98
 8007296:	1939      	adds	r1, r7, r4
 8007298:	600b      	str	r3, [r1, #0]

				//xprintf("FIELD %d DATA %s\r\n", field, item_buff);

				arg[field % SKS_MAX_ARGV] = ptr;
 800729a:	18bb      	adds	r3, r7, r2
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2119      	movs	r1, #25
 80072a0:	0018      	movs	r0, r3
 80072a2:	f7fb fcb3 	bl	8002c0c <__aeabi_idivmod>
 80072a6:	000b      	movs	r3, r1
 80072a8:	001a      	movs	r2, r3
 80072aa:	2314      	movs	r3, #20
 80072ac:	18fb      	adds	r3, r7, r3
 80072ae:	0092      	lsls	r2, r2, #2
 80072b0:	21a8      	movs	r1, #168	; 0xa8
 80072b2:	1879      	adds	r1, r7, r1
 80072b4:	6809      	ldr	r1, [r1, #0]
 80072b6:	50d1      	str	r1, [r2, r3]
				switch (ftmp) {
 80072b8:	0022      	movs	r2, r4
 80072ba:	18bb      	adds	r3, r7, r2
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b03      	cmp	r3, #3
 80072c0:	d033      	beq.n	800732a <server_on_command+0x1d6>
 80072c2:	18bb      	adds	r3, r7, r2
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b03      	cmp	r3, #3
 80072c8:	dc31      	bgt.n	800732e <server_on_command+0x1da>
 80072ca:	18bb      	adds	r3, r7, r2
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d019      	beq.n	8007306 <server_on_command+0x1b2>
 80072d2:	18bb      	adds	r3, r7, r2
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	dc29      	bgt.n	800732e <server_on_command+0x1da>
 80072da:	18bb      	adds	r3, r7, r2
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d004      	beq.n	80072ec <server_on_command+0x198>
 80072e2:	18bb      	adds	r3, r7, r2
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d023      	beq.n	8007332 <server_on_command+0x1de>
					memcpy(command, ptr, j < SKS_MAX_CMD_LEN ? j : SKS_MAX_CMD_LEN);
					break;
				case 3:
					break;
				default:
					break;
 80072ea:	e020      	b.n	800732e <server_on_command+0x1da>
					if(strncmp(ptr, "*SS,", 4) != 0) //*SS,
 80072ec:	498c      	ldr	r1, [pc, #560]	; (8007520 <server_on_command+0x3cc>)
 80072ee:	23a8      	movs	r3, #168	; 0xa8
 80072f0:	18fb      	adds	r3, r7, r3
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2204      	movs	r2, #4
 80072f6:	0018      	movs	r0, r3
 80072f8:	f004 feda 	bl	800c0b0 <strncmp>
 80072fc:	1e03      	subs	r3, r0, #0
 80072fe:	d01a      	beq.n	8007336 <server_on_command+0x1e2>
						return -1; //*SS,
 8007300:	2301      	movs	r3, #1
 8007302:	425b      	negs	r3, r3
 8007304:	e108      	b.n	8007518 <server_on_command+0x3c4>
					memcpy(command, ptr, j < SKS_MAX_CMD_LEN ? j : SKS_MAX_CMD_LEN);
 8007306:	23ac      	movs	r3, #172	; 0xac
 8007308:	18fb      	adds	r3, r7, r3
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2b0a      	cmp	r3, #10
 800730e:	dd00      	ble.n	8007312 <server_on_command+0x1be>
 8007310:	230a      	movs	r3, #10
 8007312:	001a      	movs	r2, r3
 8007314:	23a8      	movs	r3, #168	; 0xa8
 8007316:	18fb      	adds	r3, r7, r3
 8007318:	6819      	ldr	r1, [r3, #0]
 800731a:	238c      	movs	r3, #140	; 0x8c
 800731c:	18fb      	adds	r3, r7, r3
 800731e:	0018      	movs	r0, r3
 8007320:	f004 fd92 	bl	800be48 <memcpy>
					break;
 8007324:	e008      	b.n	8007338 <server_on_command+0x1e4>
				}
			}
 8007326:	46c0      	nop			; (mov r8, r8)
 8007328:	e006      	b.n	8007338 <server_on_command+0x1e4>
					break;
 800732a:	46c0      	nop			; (mov r8, r8)
 800732c:	e004      	b.n	8007338 <server_on_command+0x1e4>
					break;
 800732e:	46c0      	nop			; (mov r8, r8)
 8007330:	e002      	b.n	8007338 <server_on_command+0x1e4>
					break;
 8007332:	46c0      	nop			; (mov r8, r8)
 8007334:	e000      	b.n	8007338 <server_on_command+0x1e4>
					break;
 8007336:	46c0      	nop			; (mov r8, r8)

			field++;
 8007338:	21b0      	movs	r1, #176	; 0xb0
 800733a:	187b      	adds	r3, r7, r1
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3301      	adds	r3, #1
 8007340:	187a      	adds	r2, r7, r1
 8007342:	6013      	str	r3, [r2, #0]
			if (field >= SKS_MAX_ARGV)
 8007344:	187b      	adds	r3, r7, r1
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b18      	cmp	r3, #24
 800734a:	dc48      	bgt.n	80073de <server_on_command+0x28a>
				break;

			j = 0; //reset index
 800734c:	2300      	movs	r3, #0
 800734e:	22ac      	movs	r2, #172	; 0xac
 8007350:	18ba      	adds	r2, r7, r2
 8007352:	6013      	str	r3, [r2, #0]
			ptr = data + i + 1;
 8007354:	239c      	movs	r3, #156	; 0x9c
 8007356:	18fb      	adds	r3, r7, r3
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	3301      	adds	r3, #1
 800735c:	68ba      	ldr	r2, [r7, #8]
 800735e:	18d3      	adds	r3, r2, r3
 8007360:	24a8      	movs	r4, #168	; 0xa8
 8007362:	193a      	adds	r2, r7, r4
 8007364:	6013      	str	r3, [r2, #0]
			arg[field % SKS_MAX_ARGV] = ptr;
 8007366:	187b      	adds	r3, r7, r1
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2119      	movs	r1, #25
 800736c:	0018      	movs	r0, r3
 800736e:	f7fb fc4d 	bl	8002c0c <__aeabi_idivmod>
 8007372:	000b      	movs	r3, r1
 8007374:	001a      	movs	r2, r3
 8007376:	2314      	movs	r3, #20
 8007378:	18fb      	adds	r3, r7, r3
 800737a:	0092      	lsls	r2, r2, #2
 800737c:	1939      	adds	r1, r7, r4
 800737e:	6809      	ldr	r1, [r1, #0]
 8007380:	50d1      	str	r1, [r2, r3]
 8007382:	e01c      	b.n	80073be <server_on_command+0x26a>
		} else {
			item_buff[j % sizeof(item_buff)] = data[i];
 8007384:	239c      	movs	r3, #156	; 0x9c
 8007386:	18fb      	adds	r3, r7, r3
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	18d4      	adds	r4, r2, r3
 800738e:	25ac      	movs	r5, #172	; 0xac
 8007390:	197b      	adds	r3, r7, r5
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2114      	movs	r1, #20
 8007396:	0018      	movs	r0, r3
 8007398:	f7fb fb4e 	bl	8002a38 <__aeabi_uidivmod>
 800739c:	000b      	movs	r3, r1
 800739e:	001a      	movs	r2, r3
 80073a0:	7821      	ldrb	r1, [r4, #0]
 80073a2:	2078      	movs	r0, #120	; 0x78
 80073a4:	183b      	adds	r3, r7, r0
 80073a6:	5499      	strb	r1, [r3, r2]
			j++;
 80073a8:	197b      	adds	r3, r7, r5
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	3301      	adds	r3, #1
 80073ae:	197a      	adds	r2, r7, r5
 80073b0:	6013      	str	r3, [r2, #0]
			item_buff[j] = 0x00;
 80073b2:	183a      	adds	r2, r7, r0
 80073b4:	197b      	adds	r3, r7, r5
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	18d3      	adds	r3, r2, r3
 80073ba:	2200      	movs	r2, #0
 80073bc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < endPos; i++) {
 80073be:	229c      	movs	r2, #156	; 0x9c
 80073c0:	18bb      	adds	r3, r7, r2
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3301      	adds	r3, #1
 80073c6:	18ba      	adds	r2, r7, r2
 80073c8:	6013      	str	r3, [r2, #0]
 80073ca:	239c      	movs	r3, #156	; 0x9c
 80073cc:	18fb      	adds	r3, r7, r3
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	23a4      	movs	r3, #164	; 0xa4
 80073d2:	18fb      	adds	r3, r7, r3
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	da00      	bge.n	80073dc <server_on_command+0x288>
 80073da:	e727      	b.n	800722c <server_on_command+0xd8>
 80073dc:	e000      	b.n	80073e0 <server_on_command+0x28c>
				break;
 80073de:	46c0      	nop			; (mov r8, r8)
		}
	}

	//xprintf("come here: %d\r\n", 3);

	if (field > SKS_MAX_ARGV)
 80073e0:	23b0      	movs	r3, #176	; 0xb0
 80073e2:	18fb      	adds	r3, r7, r3
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b19      	cmp	r3, #25
 80073e8:	dd03      	ble.n	80073f2 <server_on_command+0x29e>
		return endPos; //Too many param
 80073ea:	23a4      	movs	r3, #164	; 0xa4
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	e092      	b.n	8007518 <server_on_command+0x3c4>

	//xprintf("come here: %d\r\n", 4);

	if (field <= 3)
 80073f2:	23b0      	movs	r3, #176	; 0xb0
 80073f4:	18fb      	adds	r3, r7, r3
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	dc03      	bgt.n	8007404 <server_on_command+0x2b0>
		return endPos; //Too few param
 80073fc:	23a4      	movs	r3, #164	; 0xa4
 80073fe:	18fb      	adds	r3, r7, r3
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	e089      	b.n	8007518 <server_on_command+0x3c4>

	//xprintf("server_on_command: %s, command: %s \r\n", data, command);

	i = 0;
 8007404:	2300      	movs	r3, #0
 8007406:	22a0      	movs	r2, #160	; 0xa0
 8007408:	18ba      	adds	r2, r7, r2
 800740a:	6013      	str	r3, [r2, #0]
	result = -1;
 800740c:	2301      	movs	r3, #1
 800740e:	425b      	negs	r3, r3
 8007410:	22b4      	movs	r2, #180	; 0xb4
 8007412:	18ba      	adds	r2, r7, r2
 8007414:	6013      	str	r3, [r2, #0]
	response = 0;
 8007416:	4b43      	ldr	r3, [pc, #268]	; (8007524 <server_on_command+0x3d0>)
 8007418:	2200      	movs	r2, #0
 800741a:	601a      	str	r2, [r3, #0]
	while(handlers[i].cmd) {
 800741c:	e051      	b.n	80074c2 <server_on_command+0x36e>
		if (strcmp(command, handlers[i].cmd) == 0) {
 800741e:	4942      	ldr	r1, [pc, #264]	; (8007528 <server_on_command+0x3d4>)
 8007420:	24a0      	movs	r4, #160	; 0xa0
 8007422:	193b      	adds	r3, r7, r4
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	0013      	movs	r3, r2
 8007428:	005b      	lsls	r3, r3, #1
 800742a:	189b      	adds	r3, r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	585a      	ldr	r2, [r3, r1]
 8007430:	268c      	movs	r6, #140	; 0x8c
 8007432:	19bb      	adds	r3, r7, r6
 8007434:	0011      	movs	r1, r2
 8007436:	0018      	movs	r0, r3
 8007438:	f7fb fa64 	bl	8002904 <strcmp>
 800743c:	1e03      	subs	r3, r0, #0
 800743e:	d13a      	bne.n	80074b6 <server_on_command+0x362>
			//sks_log(LOG_INFO, "COMMAND A %s handlers[%d].cmd=%s", command, i, handlers[i].cmd);
			if (!(handlers[i].dis_mask & from)) //Chi cho phep gui lenh tu nguon
 8007440:	4939      	ldr	r1, [pc, #228]	; (8007528 <server_on_command+0x3d4>)
 8007442:	193b      	adds	r3, r7, r4
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	0013      	movs	r3, r2
 8007448:	005b      	lsls	r3, r3, #1
 800744a:	189b      	adds	r3, r3, r2
 800744c:	009b      	lsls	r3, r3, #2
 800744e:	18cb      	adds	r3, r1, r3
 8007450:	3308      	adds	r3, #8
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	001a      	movs	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	4013      	ands	r3, r2
 800745a:	d13e      	bne.n	80074da <server_on_command+0x386>
			{
				write_flash = 0;
 800745c:	4b33      	ldr	r3, [pc, #204]	; (800752c <server_on_command+0x3d8>)
 800745e:	2200      	movs	r2, #0
 8007460:	601a      	str	r2, [r3, #0]
				memset(Response, 0, 200);
 8007462:	4b33      	ldr	r3, [pc, #204]	; (8007530 <server_on_command+0x3dc>)
 8007464:	22c8      	movs	r2, #200	; 0xc8
 8007466:	2100      	movs	r1, #0
 8007468:	0018      	movs	r0, r3
 800746a:	f004 fcf6 	bl	800be5a <memset>

				result = handlers[i].handler(from, command, field, arg, endPos, size);
 800746e:	492e      	ldr	r1, [pc, #184]	; (8007528 <server_on_command+0x3d4>)
 8007470:	193b      	adds	r3, r7, r4
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	0013      	movs	r3, r2
 8007476:	005b      	lsls	r3, r3, #1
 8007478:	189b      	adds	r3, r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	18cb      	adds	r3, r1, r3
 800747e:	3304      	adds	r3, #4
 8007480:	681c      	ldr	r4, [r3, #0]
 8007482:	2314      	movs	r3, #20
 8007484:	18fd      	adds	r5, r7, r3
 8007486:	23b0      	movs	r3, #176	; 0xb0
 8007488:	18fb      	adds	r3, r7, r3
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	19b9      	adds	r1, r7, r6
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	9301      	str	r3, [sp, #4]
 8007494:	23a4      	movs	r3, #164	; 0xa4
 8007496:	18fb      	adds	r3, r7, r3
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	002b      	movs	r3, r5
 800749e:	47a0      	blx	r4
 80074a0:	0003      	movs	r3, r0
 80074a2:	22b4      	movs	r2, #180	; 0xb4
 80074a4:	18ba      	adds	r2, r7, r2
 80074a6:	6013      	str	r3, [r2, #0]
				//sks_log(LOG_INFO, "***********===************COMMAND B%s handlers[%d].cmd=%s, total %d result:%d\r\n", command, i, handlers[i].cmd, size, result);

				if(write_flash) {
 80074a8:	4b20      	ldr	r3, [pc, #128]	; (800752c <server_on_command+0x3d8>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d014      	beq.n	80074da <server_on_command+0x386>
					write_config();
 80074b0:	f000 fd9e 	bl	8007ff0 <write_config>
				}
			}
			break;
 80074b4:	e011      	b.n	80074da <server_on_command+0x386>
		}
		i++;
 80074b6:	22a0      	movs	r2, #160	; 0xa0
 80074b8:	18bb      	adds	r3, r7, r2
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3301      	adds	r3, #1
 80074be:	18ba      	adds	r2, r7, r2
 80074c0:	6013      	str	r3, [r2, #0]
	while(handlers[i].cmd) {
 80074c2:	4919      	ldr	r1, [pc, #100]	; (8007528 <server_on_command+0x3d4>)
 80074c4:	23a0      	movs	r3, #160	; 0xa0
 80074c6:	18fb      	adds	r3, r7, r3
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	0013      	movs	r3, r2
 80074cc:	005b      	lsls	r3, r3, #1
 80074ce:	189b      	adds	r3, r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	585b      	ldr	r3, [r3, r1]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1a2      	bne.n	800741e <server_on_command+0x2ca>
 80074d8:	e000      	b.n	80074dc <server_on_command+0x388>
			break;
 80074da:	46c0      	nop			; (mov r8, r8)
	}

	if (result > 0) {
 80074dc:	23b4      	movs	r3, #180	; 0xb4
 80074de:	18fb      	adds	r3, r7, r3
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	dd0b      	ble.n	80074fe <server_on_command+0x3aa>
		if (response) {
 80074e6:	4b0f      	ldr	r3, [pc, #60]	; (8007524 <server_on_command+0x3d0>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d011      	beq.n	8007512 <server_on_command+0x3be>
			if (from == SKS_CMD_SOURCE_COM1) {
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d10e      	bne.n	8007512 <server_on_command+0x3be>
				xprintf(Response);
 80074f4:	4b0e      	ldr	r3, [pc, #56]	; (8007530 <server_on_command+0x3dc>)
 80074f6:	0018      	movs	r0, r3
 80074f8:	f003 fb70 	bl	800abdc <xprintf>
 80074fc:	e009      	b.n	8007512 <server_on_command+0x3be>
			} else if (from == SKS_CMD_SOURCE_COM2) {
				//ExtSerial_PutString(Response);
			} else {
			}
		}
	} else if (result < 0) {
 80074fe:	22b4      	movs	r2, #180	; 0xb4
 8007500:	18bb      	adds	r3, r7, r2
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	da04      	bge.n	8007512 <server_on_command+0x3be>
		result = endPos;
 8007508:	23a4      	movs	r3, #164	; 0xa4
 800750a:	18fb      	adds	r3, r7, r3
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	18ba      	adds	r2, r7, r2
 8007510:	6013      	str	r3, [r2, #0]
	}

	return result;
 8007512:	23b4      	movs	r3, #180	; 0xb4
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	681b      	ldr	r3, [r3, #0]
}
 8007518:	0018      	movs	r0, r3
 800751a:	46bd      	mov	sp, r7
 800751c:	b02f      	add	sp, #188	; 0xbc
 800751e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007520:	0800cf38 	.word	0x0800cf38
 8007524:	2000020c 	.word	0x2000020c
 8007528:	20000028 	.word	0x20000028
 800752c:	20000310 	.word	0x20000310
 8007530:	20000210 	.word	0x20000210

08007534 <delay_ms>:
	for (i = 0; i < time_us; i++) {
		for (j = 0; j < 7; j++)
			;
	}
}
void delay_ms(unsigned int time_ms) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
	uint32_t next_time = ulMiliCount+ time_ms;
 800753c:	4b07      	ldr	r3, [pc, #28]	; (800755c <delay_ms+0x28>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	18d3      	adds	r3, r2, r3
 8007544:	60fb      	str	r3, [r7, #12]
	while(ulMiliCount<next_time);
 8007546:	46c0      	nop			; (mov r8, r8)
 8007548:	4b04      	ldr	r3, [pc, #16]	; (800755c <delay_ms+0x28>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68fa      	ldr	r2, [r7, #12]
 800754e:	429a      	cmp	r2, r3
 8007550:	d8fa      	bhi.n	8007548 <delay_ms+0x14>
}
 8007552:	46c0      	nop			; (mov r8, r8)
 8007554:	46c0      	nop			; (mov r8, r8)
 8007556:	46bd      	mov	sp, r7
 8007558:	b004      	add	sp, #16
 800755a:	bd80      	pop	{r7, pc}
 800755c:	20000364 	.word	0x20000364

08007560 <getMicros>:

uint32_t getMicros(void) {
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
	uint32_t micros;
	micros = ulMiliCount * 1000 + 1000 - SysTick->VAL / 64;
 8007566:	4b0a      	ldr	r3, [pc, #40]	; (8007590 <getMicros+0x30>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	1c5a      	adds	r2, r3, #1
 800756c:	0013      	movs	r3, r2
 800756e:	015b      	lsls	r3, r3, #5
 8007570:	1a9b      	subs	r3, r3, r2
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	189b      	adds	r3, r3, r2
 8007576:	00db      	lsls	r3, r3, #3
 8007578:	001a      	movs	r2, r3
 800757a:	4b06      	ldr	r3, [pc, #24]	; (8007594 <getMicros+0x34>)
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	099b      	lsrs	r3, r3, #6
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	607b      	str	r3, [r7, #4]

	return micros;
 8007584:	687b      	ldr	r3, [r7, #4]
}
 8007586:	0018      	movs	r0, r3
 8007588:	46bd      	mov	sp, r7
 800758a:	b002      	add	sp, #8
 800758c:	bd80      	pop	{r7, pc}
 800758e:	46c0      	nop			; (mov r8, r8)
 8007590:	20000364 	.word	0x20000364
 8007594:	e000e010 	.word	0xe000e010

08007598 <gpio_clock_init>:


#include "drv_io.h"
#include "stm32g0xx.h"

void gpio_clock_init(void){
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
	RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
 800759c:	4b0d      	ldr	r3, [pc, #52]	; (80075d4 <gpio_clock_init+0x3c>)
 800759e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075a0:	4b0c      	ldr	r3, [pc, #48]	; (80075d4 <gpio_clock_init+0x3c>)
 80075a2:	2101      	movs	r1, #1
 80075a4:	430a      	orrs	r2, r1
 80075a6:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->IOPENR |= RCC_IOPENR_GPIOBEN;
 80075a8:	4b0a      	ldr	r3, [pc, #40]	; (80075d4 <gpio_clock_init+0x3c>)
 80075aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ac:	4b09      	ldr	r3, [pc, #36]	; (80075d4 <gpio_clock_init+0x3c>)
 80075ae:	2102      	movs	r1, #2
 80075b0:	430a      	orrs	r2, r1
 80075b2:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->IOPENR |= RCC_IOPENR_GPIOCEN;
 80075b4:	4b07      	ldr	r3, [pc, #28]	; (80075d4 <gpio_clock_init+0x3c>)
 80075b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075b8:	4b06      	ldr	r3, [pc, #24]	; (80075d4 <gpio_clock_init+0x3c>)
 80075ba:	2104      	movs	r1, #4
 80075bc:	430a      	orrs	r2, r1
 80075be:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->IOPENR |= RCC_IOPENR_GPIODEN;
 80075c0:	4b04      	ldr	r3, [pc, #16]	; (80075d4 <gpio_clock_init+0x3c>)
 80075c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075c4:	4b03      	ldr	r3, [pc, #12]	; (80075d4 <gpio_clock_init+0x3c>)
 80075c6:	2108      	movs	r1, #8
 80075c8:	430a      	orrs	r2, r1
 80075ca:	635a      	str	r2, [r3, #52]	; 0x34
}
 80075cc:	46c0      	nop			; (mov r8, r8)
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	46c0      	nop			; (mov r8, r8)
 80075d4:	40021000 	.word	0x40021000

080075d8 <gpio_pin_int>:

void gpio_pin_int(GPIO_TypeDef *gpio_port, uint16_t gpio_pin, uint8_t gpio_pinMode){
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	0008      	movs	r0, r1
 80075e2:	0011      	movs	r1, r2
 80075e4:	1cbb      	adds	r3, r7, #2
 80075e6:	1c02      	adds	r2, r0, #0
 80075e8:	801a      	strh	r2, [r3, #0]
 80075ea:	1c7b      	adds	r3, r7, #1
 80075ec:	1c0a      	adds	r2, r1, #0
 80075ee:	701a      	strb	r2, [r3, #0]
	if(gpio_pin_outPut == gpio_pinMode){
 80075f0:	1c7b      	adds	r3, r7, #1
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d117      	bne.n	8007628 <gpio_pin_int+0x50>
		gpio_port->MODER &= ~(0x03<<(gpio_pin*2));
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	1cba      	adds	r2, r7, #2
 80075fe:	8812      	ldrh	r2, [r2, #0]
 8007600:	0052      	lsls	r2, r2, #1
 8007602:	2103      	movs	r1, #3
 8007604:	4091      	lsls	r1, r2
 8007606:	000a      	movs	r2, r1
 8007608:	43d2      	mvns	r2, r2
 800760a:	401a      	ands	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	601a      	str	r2, [r3, #0]
		gpio_port->MODER |= (0x01<<(gpio_pin*2));
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	1cba      	adds	r2, r7, #2
 8007616:	8812      	ldrh	r2, [r2, #0]
 8007618:	0052      	lsls	r2, r2, #1
 800761a:	2101      	movs	r1, #1
 800761c:	4091      	lsls	r1, r2
 800761e:	000a      	movs	r2, r1
 8007620:	431a      	orrs	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	601a      	str	r2, [r3, #0]
	}
	else if(gpio_pin_inPut == gpio_pinMode){
		gpio_port->MODER &= ~(0x03<<(gpio_pin*2));

	}
}
 8007626:	e00f      	b.n	8007648 <gpio_pin_int+0x70>
	else if(gpio_pin_inPut == gpio_pinMode){
 8007628:	1c7b      	adds	r3, r7, #1
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d10b      	bne.n	8007648 <gpio_pin_int+0x70>
		gpio_port->MODER &= ~(0x03<<(gpio_pin*2));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	1cba      	adds	r2, r7, #2
 8007636:	8812      	ldrh	r2, [r2, #0]
 8007638:	0052      	lsls	r2, r2, #1
 800763a:	2103      	movs	r1, #3
 800763c:	4091      	lsls	r1, r2
 800763e:	000a      	movs	r2, r1
 8007640:	43d2      	mvns	r2, r2
 8007642:	401a      	ands	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	601a      	str	r2, [r3, #0]
}
 8007648:	46c0      	nop			; (mov r8, r8)
 800764a:	46bd      	mov	sp, r7
 800764c:	b002      	add	sp, #8
 800764e:	bd80      	pop	{r7, pc}

08007650 <gpio_write>:

void GpioInterruptInit(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
}

void gpio_write(GPIO_TypeDef *gpio_port, uint16_t gpio_pin, uint8_t gpio_pinState){
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	0008      	movs	r0, r1
 800765a:	0011      	movs	r1, r2
 800765c:	1cbb      	adds	r3, r7, #2
 800765e:	1c02      	adds	r2, r0, #0
 8007660:	801a      	strh	r2, [r3, #0]
 8007662:	1c7b      	adds	r3, r7, #1
 8007664:	1c0a      	adds	r2, r1, #0
 8007666:	701a      	strb	r2, [r3, #0]
	if (gpio_pin_reset == gpio_pinState) {
 8007668:	1c7b      	adds	r3, r7, #1
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10b      	bne.n	8007688 <gpio_write+0x38>
		gpio_port->ODR &= ~(1 << gpio_pin);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	695b      	ldr	r3, [r3, #20]
 8007674:	1cba      	adds	r2, r7, #2
 8007676:	8812      	ldrh	r2, [r2, #0]
 8007678:	2101      	movs	r1, #1
 800767a:	4091      	lsls	r1, r2
 800767c:	000a      	movs	r2, r1
 800767e:	43d2      	mvns	r2, r2
 8007680:	401a      	ands	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	615a      	str	r2, [r3, #20]
	} else {
		gpio_port->ODR |= 1 << gpio_pin;
	}
}
 8007686:	e009      	b.n	800769c <gpio_write+0x4c>
		gpio_port->ODR |= 1 << gpio_pin;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	1cba      	adds	r2, r7, #2
 800768e:	8812      	ldrh	r2, [r2, #0]
 8007690:	2101      	movs	r1, #1
 8007692:	4091      	lsls	r1, r2
 8007694:	000a      	movs	r2, r1
 8007696:	431a      	orrs	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	615a      	str	r2, [r3, #20]
}
 800769c:	46c0      	nop			; (mov r8, r8)
 800769e:	46bd      	mov	sp, r7
 80076a0:	b002      	add	sp, #8
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <spi2_cs_low>:

}
void spi1_cs_high(void){

}
void spi2_cs_low(void){
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0
	gpio_write(SPI2_CS_PORT, SPI2_CS_PIN, gpio_pin_reset);
 80076a8:	23a0      	movs	r3, #160	; 0xa0
 80076aa:	05db      	lsls	r3, r3, #23
 80076ac:	2200      	movs	r2, #0
 80076ae:	2108      	movs	r1, #8
 80076b0:	0018      	movs	r0, r3
 80076b2:	f7ff ffcd 	bl	8007650 <gpio_write>
}
 80076b6:	46c0      	nop			; (mov r8, r8)
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <spi2_cs_high>:
void spi2_cs_high(void){
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
	gpio_write(SPI2_CS_PORT, SPI2_CS_PIN, gpio_pin_set);
 80076c0:	23a0      	movs	r3, #160	; 0xa0
 80076c2:	05db      	lsls	r3, r3, #23
 80076c4:	2201      	movs	r2, #1
 80076c6:	2108      	movs	r1, #8
 80076c8:	0018      	movs	r0, r3
 80076ca:	f7ff ffc1 	bl	8007650 <gpio_write>
}
 80076ce:	46c0      	nop			; (mov r8, r8)
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <spi1Init>:

void spi1Init(void){
 80076d4:	b580      	push	{r7, lr}
 80076d6:	af00      	add	r7, sp, #0

}
 80076d8:	46c0      	nop			; (mov r8, r8)
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
	...

080076e0 <spi2Init>:
void spi2Init(void){
 80076e0:	b580      	push	{r7, lr}
 80076e2:	af00      	add	r7, sp, #0
	SPI2_LowLevel_Init();
 80076e4:	f000 f810 	bl	8007708 <SPI2_LowLevel_Init>
	SPIx_Init(SPI2);
 80076e8:	4b06      	ldr	r3, [pc, #24]	; (8007704 <spi2Init+0x24>)
 80076ea:	0018      	movs	r0, r3
 80076ec:	f000 f88c 	bl	8007808 <SPIx_Init>
	gpio_pin_int(SPI2_CS_PORT, SPI2_CS_PIN, gpio_pin_outPut);
 80076f0:	23a0      	movs	r3, #160	; 0xa0
 80076f2:	05db      	lsls	r3, r3, #23
 80076f4:	2200      	movs	r2, #0
 80076f6:	2108      	movs	r1, #8
 80076f8:	0018      	movs	r0, r3
 80076fa:	f7ff ff6d 	bl	80075d8 <gpio_pin_int>
}
 80076fe:	46c0      	nop			; (mov r8, r8)
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	40003800 	.word	0x40003800

08007708 <SPI2_LowLevel_Init>:
static void SPI2_LowLevel_Init(void) {
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
	uint32_t temp;
	//MISO
	SPI2_MISO_PORT->MODER &= ~(0x03 << (SPI2_MISO_PIN * 2));
 800770e:	4b36      	ldr	r3, [pc, #216]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b35      	ldr	r3, [pc, #212]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007714:	4935      	ldr	r1, [pc, #212]	; (80077ec <SPI2_LowLevel_Init+0xe4>)
 8007716:	400a      	ands	r2, r1
 8007718:	601a      	str	r2, [r3, #0]
	SPI2_MISO_PORT->MODER |= (0x02 << (SPI2_MISO_PIN * 2)); //mode AF
 800771a:	4b33      	ldr	r3, [pc, #204]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	4b32      	ldr	r3, [pc, #200]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007720:	2180      	movs	r1, #128	; 0x80
 8007722:	0589      	lsls	r1, r1, #22
 8007724:	430a      	orrs	r2, r1
 8007726:	601a      	str	r2, [r3, #0]

	SPI2_MISO_PORT->ODR &= ~(0x01 << SPI2_MISO_PIN); //push pull
 8007728:	4b2f      	ldr	r3, [pc, #188]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800772a:	695a      	ldr	r2, [r3, #20]
 800772c:	4b2e      	ldr	r3, [pc, #184]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800772e:	4930      	ldr	r1, [pc, #192]	; (80077f0 <SPI2_LowLevel_Init+0xe8>)
 8007730:	400a      	ands	r2, r1
 8007732:	615a      	str	r2, [r3, #20]
	SPI2_MISO_PORT->PUPDR &= ~(0x03 << (SPI2_MISO_PIN * 2)); //no pull
 8007734:	4b2c      	ldr	r3, [pc, #176]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	4b2b      	ldr	r3, [pc, #172]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800773a:	492c      	ldr	r1, [pc, #176]	; (80077ec <SPI2_LowLevel_Init+0xe4>)
 800773c:	400a      	ands	r2, r1
 800773e:	60da      	str	r2, [r3, #12]

	//SPI2_MISO_PORT->AFR[1] = 0x00;

	temp = SPI2_MISO_PORT->AFR[SPI2_MISO_PIN >> 3u];
 8007740:	4b29      	ldr	r3, [pc, #164]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007744:	607b      	str	r3, [r7, #4]
	temp &= ~(0xFu << ((SPI2_MISO_PIN & 0x07u) * 4u));
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a2a      	ldr	r2, [pc, #168]	; (80077f4 <SPI2_LowLevel_Init+0xec>)
 800774a:	4013      	ands	r3, r2
 800774c:	607b      	str	r3, [r7, #4]
	temp |= ((0x00) << ((SPI2_MISO_PIN & 0x07u) * 4u));
	SPI2_MISO_PORT->AFR[SPI2_MISO_PIN >> 3u] = temp;
 800774e:	4b26      	ldr	r3, [pc, #152]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	625a      	str	r2, [r3, #36]	; 0x24

	//MOSI
	SPI2_MOSI_PORT->MODER &= ~(0x03 << (SPI2_MOSI_PIN * 2));
 8007754:	4b24      	ldr	r3, [pc, #144]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	4b23      	ldr	r3, [pc, #140]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800775a:	0092      	lsls	r2, r2, #2
 800775c:	0892      	lsrs	r2, r2, #2
 800775e:	601a      	str	r2, [r3, #0]
	SPI2_MOSI_PORT->MODER |= (0x02 << (SPI2_MOSI_PIN * 2)); //mode AF
 8007760:	4b21      	ldr	r3, [pc, #132]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	4b20      	ldr	r3, [pc, #128]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007766:	2180      	movs	r1, #128	; 0x80
 8007768:	0609      	lsls	r1, r1, #24
 800776a:	430a      	orrs	r2, r1
 800776c:	601a      	str	r2, [r3, #0]

	SPI2_MOSI_PORT->ODR &= ~(0x01 << SPI2_MOSI_PIN); //push pull
 800776e:	4b1e      	ldr	r3, [pc, #120]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007770:	695a      	ldr	r2, [r3, #20]
 8007772:	4b1d      	ldr	r3, [pc, #116]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007774:	4920      	ldr	r1, [pc, #128]	; (80077f8 <SPI2_LowLevel_Init+0xf0>)
 8007776:	400a      	ands	r2, r1
 8007778:	615a      	str	r2, [r3, #20]
	SPI2_MOSI_PORT->PUPDR &= ~(0x03 << (SPI2_MOSI_PIN * 2)); //no pull
 800777a:	4b1b      	ldr	r3, [pc, #108]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800777c:	68da      	ldr	r2, [r3, #12]
 800777e:	4b1a      	ldr	r3, [pc, #104]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007780:	0092      	lsls	r2, r2, #2
 8007782:	0892      	lsrs	r2, r2, #2
 8007784:	60da      	str	r2, [r3, #12]

	//SPI2_MOSI_PORT->AFR[1] = 0x00;
	temp = SPI2_MOSI_PORT->AFR[SPI2_MOSI_PIN >> 3u];
 8007786:	4b18      	ldr	r3, [pc, #96]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778a:	607b      	str	r3, [r7, #4]
	temp &= ~(0xFu << ((SPI2_MOSI_PIN & 0x07u) * 4u));
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	011b      	lsls	r3, r3, #4
 8007790:	091b      	lsrs	r3, r3, #4
 8007792:	607b      	str	r3, [r7, #4]
	temp |= ((0x00) << ((SPI2_MOSI_PIN & 0x07u) * 4u));
	SPI2_MOSI_PORT->AFR[SPI2_MOSI_PIN >> 3u] = temp;
 8007794:	4b14      	ldr	r3, [pc, #80]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	625a      	str	r2, [r3, #36]	; 0x24

	//SCK
	SPI2_SCK_PORT->MODER &= ~(0x03 << (SPI2_SCK_PIN * 2));
 800779a:	4b13      	ldr	r3, [pc, #76]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	4b12      	ldr	r3, [pc, #72]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077a0:	4916      	ldr	r1, [pc, #88]	; (80077fc <SPI2_LowLevel_Init+0xf4>)
 80077a2:	400a      	ands	r2, r1
 80077a4:	601a      	str	r2, [r3, #0]
	SPI2_SCK_PORT->MODER |= (0x02 << (SPI2_SCK_PIN * 2)); //mode AF
 80077a6:	4b10      	ldr	r3, [pc, #64]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	4b0f      	ldr	r3, [pc, #60]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077ac:	2180      	movs	r1, #128	; 0x80
 80077ae:	0509      	lsls	r1, r1, #20
 80077b0:	430a      	orrs	r2, r1
 80077b2:	601a      	str	r2, [r3, #0]

	SPI2_SCK_PORT->ODR &= ~(0x01 << SPI2_SCK_PIN); //push pull
 80077b4:	4b0c      	ldr	r3, [pc, #48]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077b6:	695a      	ldr	r2, [r3, #20]
 80077b8:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077ba:	4911      	ldr	r1, [pc, #68]	; (8007800 <SPI2_LowLevel_Init+0xf8>)
 80077bc:	400a      	ands	r2, r1
 80077be:	615a      	str	r2, [r3, #20]
	SPI2_SCK_PORT->PUPDR &= ~(0x03 << (SPI2_SCK_PIN * 2)); //no pull
 80077c0:	4b09      	ldr	r3, [pc, #36]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	4b08      	ldr	r3, [pc, #32]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077c6:	490d      	ldr	r1, [pc, #52]	; (80077fc <SPI2_LowLevel_Init+0xf4>)
 80077c8:	400a      	ands	r2, r1
 80077ca:	60da      	str	r2, [r3, #12]

	//SPI2_SCK_PORT->AFR[1] = 0x00;
	temp = SPI2_SCK_PORT->AFR[SPI2_SCK_PIN >> 3u];
 80077cc:	4b06      	ldr	r3, [pc, #24]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	607b      	str	r3, [r7, #4]
	temp &= ~(0xFu << ((SPI2_SCK_PIN & 0x07u) * 4u));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a0b      	ldr	r2, [pc, #44]	; (8007804 <SPI2_LowLevel_Init+0xfc>)
 80077d6:	4013      	ands	r3, r2
 80077d8:	607b      	str	r3, [r7, #4]
	temp |= ((0x00) << ((SPI2_SCK_PIN & 0x07u) * 4u));
	SPI2_SCK_PORT->AFR[SPI2_SCK_PIN >> 3u] = temp;
 80077da:	4b03      	ldr	r3, [pc, #12]	; (80077e8 <SPI2_LowLevel_Init+0xe0>)
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	625a      	str	r2, [r3, #36]	; 0x24

}
 80077e0:	46c0      	nop			; (mov r8, r8)
 80077e2:	46bd      	mov	sp, r7
 80077e4:	b002      	add	sp, #8
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	50000400 	.word	0x50000400
 80077ec:	cfffffff 	.word	0xcfffffff
 80077f0:	ffffbfff 	.word	0xffffbfff
 80077f4:	f0ffffff 	.word	0xf0ffffff
 80077f8:	ffff7fff 	.word	0xffff7fff
 80077fc:	f3ffffff 	.word	0xf3ffffff
 8007800:	ffffdfff 	.word	0xffffdfff
 8007804:	ff0fffff 	.word	0xff0fffff

08007808 <SPIx_Init>:


static void SPIx_Init(SPI_TypeDef *SPIx){
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
	 RCC->APBENR1 |= RCC_APBENR1_SPI2EN;//clock Enbale
 8007810:	4b3d      	ldr	r3, [pc, #244]	; (8007908 <SPIx_Init+0x100>)
 8007812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007814:	4b3c      	ldr	r3, [pc, #240]	; (8007908 <SPIx_Init+0x100>)
 8007816:	2180      	movs	r1, #128	; 0x80
 8007818:	01c9      	lsls	r1, r1, #7
 800781a:	430a      	orrs	r2, r1
 800781c:	63da      	str	r2, [r3, #60]	; 0x3c

	 SPIx->CR1 |= SPI_CR1_MSTR; //MasterMode
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2204      	movs	r2, #4
 8007824:	431a      	orrs	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 &= ~SPI_CR1_RXONLY;// 2line
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a37      	ldr	r2, [pc, #220]	; (800790c <SPIx_Init+0x104>)
 8007830:	401a      	ands	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	601a      	str	r2, [r3, #0]
	 SPIx->CR2 &= SPI_CR2_DS;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	685a      	ldr	r2, [r3, #4]
 800783a:	23f0      	movs	r3, #240	; 0xf0
 800783c:	011b      	lsls	r3, r3, #4
 800783e:	401a      	ands	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	605a      	str	r2, [r3, #4]
	 SPIx->CR2 &= SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2;//8bit
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	23e0      	movs	r3, #224	; 0xe0
 800784a:	00db      	lsls	r3, r3, #3
 800784c:	401a      	ands	r2, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	605a      	str	r2, [r3, #4]
	 SPIx->CR1 &= ~SPI_CR1_CPHA;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2201      	movs	r2, #1
 8007858:	4393      	bics	r3, r2
 800785a:	001a      	movs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 &= ~SPI_CR1_CPOL;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2202      	movs	r2, #2
 8007866:	4393      	bics	r3, r2
 8007868:	001a      	movs	r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 |= SPI_CR1_SSM;//soff nss
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2280      	movs	r2, #128	; 0x80
 8007874:	0092      	lsls	r2, r2, #2
 8007876:	431a      	orrs	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 |= SPI_CR1_SSI;//soff nss
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2280      	movs	r2, #128	; 0x80
 8007882:	0052      	lsls	r2, r2, #1
 8007884:	431a      	orrs	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 &= ~SPI_CR1_BR;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2238      	movs	r2, #56	; 0x38
 8007890:	4393      	bics	r3, r2
 8007892:	001a      	movs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 |= (SPI_CR1_BR_1 | SPI_CR1_BR_2);   //f/8
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2230      	movs	r2, #48	; 0x30
 800789e:	431a      	orrs	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	601a      	str	r2, [r3, #0]
	 SPIx->CR1 &= ~SPI_CR1_LSBFIRST; //SPI_FIRSTBIT_MSB
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2280      	movs	r2, #128	; 0x80
 80078aa:	4393      	bics	r3, r2
 80078ac:	001a      	movs	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	601a      	str	r2, [r3, #0]
	 SPIx->CR2 &= ~SPI_CR2_FRF;//SPI_TIMODE_DISABLE
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	2210      	movs	r2, #16
 80078b8:	4393      	bics	r3, r2
 80078ba:	001a      	movs	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	605a      	str	r2, [r3, #4]
	 SPIx->CR1 &= ~SPI_CR1_CRCEN;//SPI_CRCCALCULATION_DISABLE
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a12      	ldr	r2, [pc, #72]	; (8007910 <SPIx_Init+0x108>)
 80078c6:	401a      	ands	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	601a      	str	r2, [r3, #0]
	 SPIx->CR2 |= SPI_CR2_NSSP;//SPI_NSS_PULSE_ENABLE
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	2208      	movs	r2, #8
 80078d2:	431a      	orrs	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	605a      	str	r2, [r3, #4]
	 SPIx->CR2 |= SPI_CR2_FRXTH;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	2280      	movs	r2, #128	; 0x80
 80078de:	0152      	lsls	r2, r2, #5
 80078e0:	431a      	orrs	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	605a      	str	r2, [r3, #4]
	 SPIx->I2SCFGR &= ~SPI_I2SCFGR_I2SMOD;//SPI mode is selected
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	4a0a      	ldr	r2, [pc, #40]	; (8007914 <SPIx_Init+0x10c>)
 80078ec:	401a      	ands	r2, r3
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	61da      	str	r2, [r3, #28]
	 SPIx->CR1 |= SPI_CR1_SPE;//enable SPI
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2240      	movs	r2, #64	; 0x40
 80078f8:	431a      	orrs	r2, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	601a      	str	r2, [r3, #0]

}
 80078fe:	46c0      	nop			; (mov r8, r8)
 8007900:	46bd      	mov	sp, r7
 8007902:	b002      	add	sp, #8
 8007904:	bd80      	pop	{r7, pc}
 8007906:	46c0      	nop			; (mov r8, r8)
 8007908:	40021000 	.word	0x40021000
 800790c:	fffffbff 	.word	0xfffffbff
 8007910:	ffffdfff 	.word	0xffffdfff
 8007914:	fffff7ff 	.word	0xfffff7ff

08007918 <SPIx_readWrite>:



uint8_t SPIx_readWrite(SPI_TypeDef *SPIx, uint8_t byte){
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	000a      	movs	r2, r1
 8007922:	1cfb      	adds	r3, r7, #3
 8007924:	701a      	strb	r2, [r3, #0]
	uint8_t ret  = 0;
 8007926:	230f      	movs	r3, #15
 8007928:	18fb      	adds	r3, r7, r3
 800792a:	2200      	movs	r2, #0
 800792c:	701a      	strb	r2, [r3, #0]
	while(!((SPIx->SR) & SPI_SR_TXE));
 800792e:	46c0      	nop			; (mov r8, r8)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	2202      	movs	r2, #2
 8007936:	4013      	ands	r3, r2
 8007938:	d0fa      	beq.n	8007930 <SPIx_readWrite+0x18>
	*((__IO uint8_t *)&SPIx->DR) = byte;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	330c      	adds	r3, #12
 800793e:	1cfa      	adds	r2, r7, #3
 8007940:	7812      	ldrb	r2, [r2, #0]
 8007942:	701a      	strb	r2, [r3, #0]
	while(!((SPIx->SR) & SPI_SR_RXNE));
 8007944:	46c0      	nop			; (mov r8, r8)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	2201      	movs	r2, #1
 800794c:	4013      	ands	r3, r2
 800794e:	d0fa      	beq.n	8007946 <SPIx_readWrite+0x2e>
	ret =  (uint8_t)SPIx->DR;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68da      	ldr	r2, [r3, #12]
 8007954:	210f      	movs	r1, #15
 8007956:	187b      	adds	r3, r7, r1
 8007958:	701a      	strb	r2, [r3, #0]
	return ret;
 800795a:	187b      	adds	r3, r7, r1
 800795c:	781b      	ldrb	r3, [r3, #0]
}
 800795e:	0018      	movs	r0, r3
 8007960:	46bd      	mov	sp, r7
 8007962:	b004      	add	sp, #16
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <FLASH_Lock>:
#include "stm32g031xx.h"
#include "dvr_flash.h"

//#define FLASH_PAGE_SIZE				0x800

void FLASH_Lock(void) {
 8007968:	b580      	push	{r7, lr}
 800796a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800796c:	4b04      	ldr	r3, [pc, #16]	; (8007980 <FLASH_Lock+0x18>)
 800796e:	695a      	ldr	r2, [r3, #20]
 8007970:	4b03      	ldr	r3, [pc, #12]	; (8007980 <FLASH_Lock+0x18>)
 8007972:	2180      	movs	r1, #128	; 0x80
 8007974:	0609      	lsls	r1, r1, #24
 8007976:	430a      	orrs	r2, r1
 8007978:	615a      	str	r2, [r3, #20]
}
 800797a:	46c0      	nop			; (mov r8, r8)
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	40022000 	.word	0x40022000

08007984 <FLASH_Unlock>:

void FLASH_Unlock(void) {
 8007984:	b580      	push	{r7, lr}
 8007986:	af00      	add	r7, sp, #0
	if (FLASH->CR & FLASH_CR_LOCK) {
 8007988:	4b06      	ldr	r3, [pc, #24]	; (80079a4 <FLASH_Unlock+0x20>)
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	da05      	bge.n	800799c <FLASH_Unlock+0x18>
		FLASH->KEYR = FLASH_KEY1;
 8007990:	4b04      	ldr	r3, [pc, #16]	; (80079a4 <FLASH_Unlock+0x20>)
 8007992:	4a05      	ldr	r2, [pc, #20]	; (80079a8 <FLASH_Unlock+0x24>)
 8007994:	609a      	str	r2, [r3, #8]
		FLASH->KEYR = FLASH_KEY2;
 8007996:	4b03      	ldr	r3, [pc, #12]	; (80079a4 <FLASH_Unlock+0x20>)
 8007998:	4a04      	ldr	r2, [pc, #16]	; (80079ac <FLASH_Unlock+0x28>)
 800799a:	609a      	str	r2, [r3, #8]
	}
}
 800799c:	46c0      	nop			; (mov r8, r8)
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	40022000 	.word	0x40022000
 80079a8:	45670123 	.word	0x45670123
 80079ac:	cdef89ab 	.word	0xcdef89ab

080079b0 <FLASH_GetBank1Status>:

	return flashstatus;
}


FLASH_Status FLASH_GetBank1Status(void) {
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0

	FLASH_Status flashstatus = FLASH_COMPLETE1;
 80079b6:	1dfb      	adds	r3, r7, #7
 80079b8:	2204      	movs	r2, #4
 80079ba:	701a      	strb	r2, [r3, #0]

	if ((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) {
 80079bc:	4b13      	ldr	r3, [pc, #76]	; (8007a0c <FLASH_GetBank1Status+0x5c>)
 80079be:	691a      	ldr	r2, [r3, #16]
 80079c0:	2380      	movs	r3, #128	; 0x80
 80079c2:	025b      	lsls	r3, r3, #9
 80079c4:	401a      	ands	r2, r3
 80079c6:	2380      	movs	r3, #128	; 0x80
 80079c8:	025b      	lsls	r3, r3, #9
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d103      	bne.n	80079d6 <FLASH_GetBank1Status+0x26>
		flashstatus = FLASH_BUSY;
 80079ce:	1dfb      	adds	r3, r7, #7
 80079d0:	2201      	movs	r2, #1
 80079d2:	701a      	strb	r2, [r3, #0]
 80079d4:	e014      	b.n	8007a00 <FLASH_GetBank1Status+0x50>
	} else {
		if ((FLASH->SR & FLASH_FLAG_BANK1_PROGERR) != 0) {
 80079d6:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <FLASH_GetBank1Status+0x5c>)
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	2208      	movs	r2, #8
 80079dc:	4013      	ands	r3, r2
 80079de:	d003      	beq.n	80079e8 <FLASH_GetBank1Status+0x38>
			flashstatus = FLASH_ERROR_PG1;
 80079e0:	1dfb      	adds	r3, r7, #7
 80079e2:	2202      	movs	r2, #2
 80079e4:	701a      	strb	r2, [r3, #0]
 80079e6:	e00b      	b.n	8007a00 <FLASH_GetBank1Status+0x50>
		} else {
			if ((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0) {
 80079e8:	4b08      	ldr	r3, [pc, #32]	; (8007a0c <FLASH_GetBank1Status+0x5c>)
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	2210      	movs	r2, #16
 80079ee:	4013      	ands	r3, r2
 80079f0:	d003      	beq.n	80079fa <FLASH_GetBank1Status+0x4a>
				flashstatus = FLASH_ERROR_WRP1;
 80079f2:	1dfb      	adds	r3, r7, #7
 80079f4:	2203      	movs	r2, #3
 80079f6:	701a      	strb	r2, [r3, #0]
 80079f8:	e002      	b.n	8007a00 <FLASH_GetBank1Status+0x50>
			} else {
				flashstatus = FLASH_COMPLETE1;
 80079fa:	1dfb      	adds	r3, r7, #7
 80079fc:	2204      	movs	r2, #4
 80079fe:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return flashstatus;
 8007a00:	1dfb      	adds	r3, r7, #7
 8007a02:	781b      	ldrb	r3, [r3, #0]
}
 8007a04:	0018      	movs	r0, r3
 8007a06:	46bd      	mov	sp, r7
 8007a08:	b002      	add	sp, #8
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	40022000 	.word	0x40022000

08007a10 <FLASH_WaitForLastBank1Operation>:

FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout) {
 8007a10:	b5b0      	push	{r4, r5, r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	FLASH_Status status = FLASH_COMPLETE1;
 8007a18:	250f      	movs	r5, #15
 8007a1a:	197b      	adds	r3, r7, r5
 8007a1c:	2204      	movs	r2, #4
 8007a1e:	701a      	strb	r2, [r3, #0]

	/* Check for the Flash Status */
	status = FLASH_GetBank1Status();
 8007a20:	197c      	adds	r4, r7, r5
 8007a22:	f7ff ffc5 	bl	80079b0 <FLASH_GetBank1Status>
 8007a26:	0003      	movs	r3, r0
 8007a28:	7023      	strb	r3, [r4, #0]
	/* Wait for a Flash operation to complete or a TIMEOUT to occur */
	while ((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00)) {
 8007a2a:	46c0      	nop			; (mov r8, r8)
		status = FLASH_GetBank1Status();
		Timeout--;
	}
	if (Timeout == 0x00) {
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d102      	bne.n	8007a38 <FLASH_WaitForLastBank1Operation+0x28>
		status = FLASH_TIMEOUT;
 8007a32:	197b      	adds	r3, r7, r5
 8007a34:	2205      	movs	r2, #5
 8007a36:	701a      	strb	r2, [r3, #0]
	}
	/* Return the operation status */
	return status;
 8007a38:	230f      	movs	r3, #15
 8007a3a:	18fb      	adds	r3, r7, r3
 8007a3c:	781b      	ldrb	r3, [r3, #0]
}
 8007a3e:	0018      	movs	r0, r3
 8007a40:	46bd      	mov	sp, r7
 8007a42:	b004      	add	sp, #16
 8007a44:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007a48 <FLASH_ErasePage>:
	/* Return the operation status */
	return status;

}

FLASH_Status FLASH_ErasePage(uint32_t Page_Address) {
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
	FLASH_Status status = FLASH_COMPLETE1;
 8007a50:	230f      	movs	r3, #15
 8007a52:	18fb      	adds	r3, r7, r3
 8007a54:	2204      	movs	r2, #4
 8007a56:	701a      	strb	r2, [r3, #0]
	//uint32_t page = (Page_Address - BASE_ADDR) / FLASH_PAGE_SIZE;
	uint32_t page = (Page_Address - BASE_ADDR) / 0x800;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	22f8      	movs	r2, #248	; 0xf8
 8007a5c:	0612      	lsls	r2, r2, #24
 8007a5e:	4694      	mov	ip, r2
 8007a60:	4463      	add	r3, ip
 8007a62:	0adb      	lsrs	r3, r3, #11
 8007a64:	60bb      	str	r3, [r7, #8]
	while ((FLASH->SR & FLASH_SR_BSY1));
 8007a66:	46c0      	nop			; (mov r8, r8)
 8007a68:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a6a:	691a      	ldr	r2, [r3, #16]
 8007a6c:	2380      	movs	r3, #128	; 0x80
 8007a6e:	025b      	lsls	r3, r3, #9
 8007a70:	4013      	ands	r3, r2
 8007a72:	d1f9      	bne.n	8007a68 <FLASH_ErasePage+0x20>
	FLASH->CR |= FLASH_CR_PER; //Page Erase Set
 8007a74:	4b1a      	ldr	r3, [pc, #104]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a76:	695a      	ldr	r2, [r3, #20]
 8007a78:	4b19      	ldr	r3, [pc, #100]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a7a:	2102      	movs	r1, #2
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	615a      	str	r2, [r3, #20]
	FLASH->CR &= ~FLASH_CR_PNB;
 8007a80:	4b17      	ldr	r3, [pc, #92]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a82:	695a      	ldr	r2, [r3, #20]
 8007a84:	4b16      	ldr	r3, [pc, #88]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a86:	4917      	ldr	r1, [pc, #92]	; (8007ae4 <FLASH_ErasePage+0x9c>)
 8007a88:	400a      	ands	r2, r1
 8007a8a:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page << 3));
 8007a8c:	4b14      	ldr	r3, [pc, #80]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a8e:	6959      	ldr	r1, [r3, #20]
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	00db      	lsls	r3, r3, #3
 8007a94:	4a14      	ldr	r2, [pc, #80]	; (8007ae8 <FLASH_ErasePage+0xa0>)
 8007a96:	401a      	ands	r2, r3
 8007a98:	4b11      	ldr	r3, [pc, #68]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_STRT; //Start Page Erase
 8007a9e:	4b10      	ldr	r3, [pc, #64]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007aa0:	695a      	ldr	r2, [r3, #20]
 8007aa2:	4b0f      	ldr	r3, [pc, #60]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007aa4:	2180      	movs	r1, #128	; 0x80
 8007aa6:	0249      	lsls	r1, r1, #9
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	615a      	str	r2, [r3, #20]
	while ((FLASH->SR & FLASH_SR_BSY1));
 8007aac:	46c0      	nop			; (mov r8, r8)
 8007aae:	4b0c      	ldr	r3, [pc, #48]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007ab0:	691a      	ldr	r2, [r3, #16]
 8007ab2:	2380      	movs	r3, #128	; 0x80
 8007ab4:	025b      	lsls	r3, r3, #9
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	d1f9      	bne.n	8007aae <FLASH_ErasePage+0x66>
	FLASH->CR &= ~FLASH_SR_BSY1;
 8007aba:	4b09      	ldr	r3, [pc, #36]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007abc:	695a      	ldr	r2, [r3, #20]
 8007abe:	4b08      	ldr	r3, [pc, #32]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007ac0:	490a      	ldr	r1, [pc, #40]	; (8007aec <FLASH_ErasePage+0xa4>)
 8007ac2:	400a      	ands	r2, r1
 8007ac4:	615a      	str	r2, [r3, #20]
	FLASH->CR &= ~FLASH_CR_PER; //Page Erase Clear
 8007ac6:	4b06      	ldr	r3, [pc, #24]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007ac8:	695a      	ldr	r2, [r3, #20]
 8007aca:	4b05      	ldr	r3, [pc, #20]	; (8007ae0 <FLASH_ErasePage+0x98>)
 8007acc:	2102      	movs	r1, #2
 8007ace:	438a      	bics	r2, r1
 8007ad0:	615a      	str	r2, [r3, #20]
	return status;
 8007ad2:	230f      	movs	r3, #15
 8007ad4:	18fb      	adds	r3, r7, r3
 8007ad6:	781b      	ldrb	r3, [r3, #0]
}
 8007ad8:	0018      	movs	r0, r3
 8007ada:	46bd      	mov	sp, r7
 8007adc:	b004      	add	sp, #16
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	40022000 	.word	0x40022000
 8007ae4:	ffffe007 	.word	0xffffe007
 8007ae8:	00001ff8 	.word	0x00001ff8
 8007aec:	fffeffff 	.word	0xfffeffff

08007af0 <FLASH_ProgramDoubleWord>:


void flashProgramDoubleWorld(uint32_t addr, uint64_t data) {
}

FLASH_Status FLASH_ProgramDoubleWord(uint32_t addr, uint64_t data) {
 8007af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007af2:	b087      	sub	sp, #28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	603a      	str	r2, [r7, #0]
 8007afa:	607b      	str	r3, [r7, #4]

	FLASH_Status status = FLASH_COMPLETE1;
 8007afc:	2117      	movs	r1, #23
 8007afe:	187b      	adds	r3, r7, r1
 8007b00:	2204      	movs	r2, #4
 8007b02:	701a      	strb	r2, [r3, #0]
	status = FLASH_WaitForLastBank1Operation(ProgramTimeout);
 8007b04:	187e      	adds	r6, r7, r1
 8007b06:	2380      	movs	r3, #128	; 0x80
 8007b08:	019b      	lsls	r3, r3, #6
 8007b0a:	0018      	movs	r0, r3
 8007b0c:	f7ff ff80 	bl	8007a10 <FLASH_WaitForLastBank1Operation>
 8007b10:	0003      	movs	r3, r0
 8007b12:	7033      	strb	r3, [r6, #0]

	FLASH->CR |= FLASH_CR_PG;/*!< Programming */
 8007b14:	4b14      	ldr	r3, [pc, #80]	; (8007b68 <FLASH_ProgramDoubleWord+0x78>)
 8007b16:	695a      	ldr	r2, [r3, #20]
 8007b18:	4b13      	ldr	r3, [pc, #76]	; (8007b68 <FLASH_ProgramDoubleWord+0x78>)
 8007b1a:	2101      	movs	r1, #1
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	615a      	str	r2, [r3, #20]
	*(uint32_t*) addr = (uint32_t) data;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8007b26:	f3bf 8f6f 	isb	sy
}
 8007b2a:	46c0      	nop			; (mov r8, r8)
	__ISB();
	*(uint32_t*) (addr + 4U) = (uint32_t) (data >> 32U);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	001c      	movs	r4, r3
 8007b30:	2300      	movs	r3, #0
 8007b32:	001d      	movs	r5, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	3304      	adds	r3, #4
 8007b38:	0022      	movs	r2, r4
 8007b3a:	601a      	str	r2, [r3, #0]

	status = FLASH_WaitForLastBank1Operation(ProgramTimeout);
 8007b3c:	2517      	movs	r5, #23
 8007b3e:	197c      	adds	r4, r7, r5
 8007b40:	2380      	movs	r3, #128	; 0x80
 8007b42:	019b      	lsls	r3, r3, #6
 8007b44:	0018      	movs	r0, r3
 8007b46:	f7ff ff63 	bl	8007a10 <FLASH_WaitForLastBank1Operation>
 8007b4a:	0003      	movs	r3, r0
 8007b4c:	7023      	strb	r3, [r4, #0]

	FLASH->CR &= ~FLASH_CR_PG;
 8007b4e:	4b06      	ldr	r3, [pc, #24]	; (8007b68 <FLASH_ProgramDoubleWord+0x78>)
 8007b50:	695a      	ldr	r2, [r3, #20]
 8007b52:	4b05      	ldr	r3, [pc, #20]	; (8007b68 <FLASH_ProgramDoubleWord+0x78>)
 8007b54:	2101      	movs	r1, #1
 8007b56:	438a      	bics	r2, r1
 8007b58:	615a      	str	r2, [r3, #20]

	return status;
 8007b5a:	197b      	adds	r3, r7, r5
 8007b5c:	781b      	ldrb	r3, [r3, #0]
}
 8007b5e:	0018      	movs	r0, r3
 8007b60:	46bd      	mov	sp, r7
 8007b62:	b007      	add	sp, #28
 8007b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b66:	46c0      	nop			; (mov r8, r8)
 8007b68:	40022000 	.word	0x40022000

08007b6c <FLASH_ClearFlag>:


void FLASH_ClearFlag(uint32_t FLASH_FLAG) {
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
	FLASH->SR = FLASH_FLAG;
 8007b74:	4b03      	ldr	r3, [pc, #12]	; (8007b84 <FLASH_ClearFlag+0x18>)
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	611a      	str	r2, [r3, #16]
}
 8007b7a:	46c0      	nop			; (mov r8, r8)
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	b002      	add	sp, #8
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	46c0      	nop			; (mov r8, r8)
 8007b84:	40022000 	.word	0x40022000

08007b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	0002      	movs	r2, r0
 8007b90:	1dfb      	adds	r3, r7, #7
 8007b92:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007b94:	1dfb      	adds	r3, r7, #7
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	2b7f      	cmp	r3, #127	; 0x7f
 8007b9a:	d809      	bhi.n	8007bb0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007b9c:	1dfb      	adds	r3, r7, #7
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	001a      	movs	r2, r3
 8007ba2:	231f      	movs	r3, #31
 8007ba4:	401a      	ands	r2, r3
 8007ba6:	4b04      	ldr	r3, [pc, #16]	; (8007bb8 <__NVIC_EnableIRQ+0x30>)
 8007ba8:	2101      	movs	r1, #1
 8007baa:	4091      	lsls	r1, r2
 8007bac:	000a      	movs	r2, r1
 8007bae:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8007bb0:	46c0      	nop			; (mov r8, r8)
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	b002      	add	sp, #8
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	e000e100 	.word	0xe000e100

08007bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007bbc:	b590      	push	{r4, r7, lr}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	0002      	movs	r2, r0
 8007bc4:	6039      	str	r1, [r7, #0]
 8007bc6:	1dfb      	adds	r3, r7, #7
 8007bc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007bca:	1dfb      	adds	r3, r7, #7
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	2b7f      	cmp	r3, #127	; 0x7f
 8007bd0:	d828      	bhi.n	8007c24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007bd2:	4a2f      	ldr	r2, [pc, #188]	; (8007c90 <__NVIC_SetPriority+0xd4>)
 8007bd4:	1dfb      	adds	r3, r7, #7
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	b25b      	sxtb	r3, r3
 8007bda:	089b      	lsrs	r3, r3, #2
 8007bdc:	33c0      	adds	r3, #192	; 0xc0
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	589b      	ldr	r3, [r3, r2]
 8007be2:	1dfa      	adds	r2, r7, #7
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	0011      	movs	r1, r2
 8007be8:	2203      	movs	r2, #3
 8007bea:	400a      	ands	r2, r1
 8007bec:	00d2      	lsls	r2, r2, #3
 8007bee:	21ff      	movs	r1, #255	; 0xff
 8007bf0:	4091      	lsls	r1, r2
 8007bf2:	000a      	movs	r2, r1
 8007bf4:	43d2      	mvns	r2, r2
 8007bf6:	401a      	ands	r2, r3
 8007bf8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	019b      	lsls	r3, r3, #6
 8007bfe:	22ff      	movs	r2, #255	; 0xff
 8007c00:	401a      	ands	r2, r3
 8007c02:	1dfb      	adds	r3, r7, #7
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	0018      	movs	r0, r3
 8007c08:	2303      	movs	r3, #3
 8007c0a:	4003      	ands	r3, r0
 8007c0c:	00db      	lsls	r3, r3, #3
 8007c0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007c10:	481f      	ldr	r0, [pc, #124]	; (8007c90 <__NVIC_SetPriority+0xd4>)
 8007c12:	1dfb      	adds	r3, r7, #7
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	b25b      	sxtb	r3, r3
 8007c18:	089b      	lsrs	r3, r3, #2
 8007c1a:	430a      	orrs	r2, r1
 8007c1c:	33c0      	adds	r3, #192	; 0xc0
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007c22:	e031      	b.n	8007c88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007c24:	4a1b      	ldr	r2, [pc, #108]	; (8007c94 <__NVIC_SetPriority+0xd8>)
 8007c26:	1dfb      	adds	r3, r7, #7
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	0019      	movs	r1, r3
 8007c2c:	230f      	movs	r3, #15
 8007c2e:	400b      	ands	r3, r1
 8007c30:	3b08      	subs	r3, #8
 8007c32:	089b      	lsrs	r3, r3, #2
 8007c34:	3306      	adds	r3, #6
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	18d3      	adds	r3, r2, r3
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	1dfa      	adds	r2, r7, #7
 8007c40:	7812      	ldrb	r2, [r2, #0]
 8007c42:	0011      	movs	r1, r2
 8007c44:	2203      	movs	r2, #3
 8007c46:	400a      	ands	r2, r1
 8007c48:	00d2      	lsls	r2, r2, #3
 8007c4a:	21ff      	movs	r1, #255	; 0xff
 8007c4c:	4091      	lsls	r1, r2
 8007c4e:	000a      	movs	r2, r1
 8007c50:	43d2      	mvns	r2, r2
 8007c52:	401a      	ands	r2, r3
 8007c54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	019b      	lsls	r3, r3, #6
 8007c5a:	22ff      	movs	r2, #255	; 0xff
 8007c5c:	401a      	ands	r2, r3
 8007c5e:	1dfb      	adds	r3, r7, #7
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	0018      	movs	r0, r3
 8007c64:	2303      	movs	r3, #3
 8007c66:	4003      	ands	r3, r0
 8007c68:	00db      	lsls	r3, r3, #3
 8007c6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007c6c:	4809      	ldr	r0, [pc, #36]	; (8007c94 <__NVIC_SetPriority+0xd8>)
 8007c6e:	1dfb      	adds	r3, r7, #7
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	001c      	movs	r4, r3
 8007c74:	230f      	movs	r3, #15
 8007c76:	4023      	ands	r3, r4
 8007c78:	3b08      	subs	r3, #8
 8007c7a:	089b      	lsrs	r3, r3, #2
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	3306      	adds	r3, #6
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	18c3      	adds	r3, r0, r3
 8007c84:	3304      	adds	r3, #4
 8007c86:	601a      	str	r2, [r3, #0]
}
 8007c88:	46c0      	nop			; (mov r8, r8)
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	b003      	add	sp, #12
 8007c8e:	bd90      	pop	{r4, r7, pc}
 8007c90:	e000e100 	.word	0xe000e100
 8007c94:	e000ed00 	.word	0xe000ed00

08007c98 <usart_x0_init>:

static void COMX0_pin_init(void) ;
static void uartx_init(USART_TypeDef *UARTx, uint32_t baudrate) ;


void usart_x0_init(uint32_t baudrate) {
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]

	COMX0_pin_init();
 8007ca0:	f000 f832 	bl	8007d08 <COMX0_pin_init>
	uartx_init(COMX0, baudrate);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a0b      	ldr	r2, [pc, #44]	; (8007cd4 <usart_x0_init+0x3c>)
 8007ca8:	0019      	movs	r1, r3
 8007caa:	0010      	movs	r0, r2
 8007cac:	f000 f8c2 	bl	8007e34 <uartx_init>
	COMX0->CR1 |= USART_CR1_RXNEIE_RXFNEIE;//enable RX interrupt
 8007cb0:	4b08      	ldr	r3, [pc, #32]	; (8007cd4 <usart_x0_init+0x3c>)
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	4b07      	ldr	r3, [pc, #28]	; (8007cd4 <usart_x0_init+0x3c>)
 8007cb6:	2120      	movs	r1, #32
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(COMX0_IRQn, 1);
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	201b      	movs	r0, #27
 8007cc0:	f7ff ff7c 	bl	8007bbc <__NVIC_SetPriority>
	NVIC_EnableIRQ(COMX0_IRQn);
 8007cc4:	201b      	movs	r0, #27
 8007cc6:	f7ff ff5f 	bl	8007b88 <__NVIC_EnableIRQ>
}
 8007cca:	46c0      	nop			; (mov r8, r8)
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	b002      	add	sp, #8
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	46c0      	nop			; (mov r8, r8)
 8007cd4:	40013800 	.word	0x40013800

08007cd8 <usart_x0_send>:

void usart_x0_send(uint8_t c){
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	0002      	movs	r2, r0
 8007ce0:	1dfb      	adds	r3, r7, #7
 8007ce2:	701a      	strb	r2, [r3, #0]
	while ((COMX0->ISR & USART_ISR_TXE_TXFNF) != USART_ISR_TXE_TXFNF);
 8007ce4:	46c0      	nop			; (mov r8, r8)
 8007ce6:	4b07      	ldr	r3, [pc, #28]	; (8007d04 <usart_x0_send+0x2c>)
 8007ce8:	69db      	ldr	r3, [r3, #28]
 8007cea:	2280      	movs	r2, #128	; 0x80
 8007cec:	4013      	ands	r3, r2
 8007cee:	2b80      	cmp	r3, #128	; 0x80
 8007cf0:	d1f9      	bne.n	8007ce6 <usart_x0_send+0xe>
	COMX0->TDR = c;
 8007cf2:	4b04      	ldr	r3, [pc, #16]	; (8007d04 <usart_x0_send+0x2c>)
 8007cf4:	1dfa      	adds	r2, r7, #7
 8007cf6:	7812      	ldrb	r2, [r2, #0]
 8007cf8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007cfa:	46c0      	nop			; (mov r8, r8)
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	b002      	add	sp, #8
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	46c0      	nop			; (mov r8, r8)
 8007d04:	40013800 	.word	0x40013800

08007d08 <COMX0_pin_init>:

static void COMX0_pin_init(void) {
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
	uint32_t temp = 0;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	607b      	str	r3, [r7, #4]
	RCC->IOPENR |= (COMX0_TX_GPIO_CLK | COMX0_TX_GPIO_CLK);
 8007d12:	4b42      	ldr	r3, [pc, #264]	; (8007e1c <COMX0_pin_init+0x114>)
 8007d14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d16:	4b41      	ldr	r3, [pc, #260]	; (8007e1c <COMX0_pin_init+0x114>)
 8007d18:	2101      	movs	r1, #1
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->COMX0_APB_CLK |= COMX0_CLK;
 8007d1e:	4b3f      	ldr	r3, [pc, #252]	; (8007e1c <COMX0_pin_init+0x114>)
 8007d20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d22:	4b3e      	ldr	r3, [pc, #248]	; (8007e1c <COMX0_pin_init+0x114>)
 8007d24:	2180      	movs	r1, #128	; 0x80
 8007d26:	01c9      	lsls	r1, r1, #7
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	641a      	str	r2, [r3, #64]	; 0x40

	COMX0_RX_GPIO_PORT->MODER &= ~(0x03 << (COMX0_RX_PIN * 2));
 8007d2c:	23a0      	movs	r3, #160	; 0xa0
 8007d2e:	05db      	lsls	r3, r3, #23
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	23a0      	movs	r3, #160	; 0xa0
 8007d34:	05db      	lsls	r3, r3, #23
 8007d36:	493a      	ldr	r1, [pc, #232]	; (8007e20 <COMX0_pin_init+0x118>)
 8007d38:	400a      	ands	r2, r1
 8007d3a:	601a      	str	r2, [r3, #0]
	COMX0_RX_GPIO_PORT->MODER |= (0x02 << (COMX0_RX_PIN * 2)); //mode AF
 8007d3c:	23a0      	movs	r3, #160	; 0xa0
 8007d3e:	05db      	lsls	r3, r3, #23
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	23a0      	movs	r3, #160	; 0xa0
 8007d44:	05db      	lsls	r3, r3, #23
 8007d46:	2180      	movs	r1, #128	; 0x80
 8007d48:	0389      	lsls	r1, r1, #14
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	601a      	str	r2, [r3, #0]
	COMX0_RX_GPIO_PORT->ODR &= ~(0x01 << COMX0_RX_PIN); //push pull
 8007d4e:	23a0      	movs	r3, #160	; 0xa0
 8007d50:	05db      	lsls	r3, r3, #23
 8007d52:	695a      	ldr	r2, [r3, #20]
 8007d54:	23a0      	movs	r3, #160	; 0xa0
 8007d56:	05db      	lsls	r3, r3, #23
 8007d58:	4932      	ldr	r1, [pc, #200]	; (8007e24 <COMX0_pin_init+0x11c>)
 8007d5a:	400a      	ands	r2, r1
 8007d5c:	615a      	str	r2, [r3, #20]
	COMX0_RX_GPIO_PORT->PUPDR &= ~(0x03 << (COMX0_RX_PIN * 2)); //no pull
 8007d5e:	23a0      	movs	r3, #160	; 0xa0
 8007d60:	05db      	lsls	r3, r3, #23
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	23a0      	movs	r3, #160	; 0xa0
 8007d66:	05db      	lsls	r3, r3, #23
 8007d68:	492d      	ldr	r1, [pc, #180]	; (8007e20 <COMX0_pin_init+0x118>)
 8007d6a:	400a      	ands	r2, r1
 8007d6c:	60da      	str	r2, [r3, #12]
	COMX0_RX_GPIO_PORT->OSPEEDR &= ~(0x01 << COMX0_RX_PIN); ////speed low
 8007d6e:	23a0      	movs	r3, #160	; 0xa0
 8007d70:	05db      	lsls	r3, r3, #23
 8007d72:	689a      	ldr	r2, [r3, #8]
 8007d74:	23a0      	movs	r3, #160	; 0xa0
 8007d76:	05db      	lsls	r3, r3, #23
 8007d78:	492a      	ldr	r1, [pc, #168]	; (8007e24 <COMX0_pin_init+0x11c>)
 8007d7a:	400a      	ands	r2, r1
 8007d7c:	609a      	str	r2, [r3, #8]

	COMX0_TX_GPIO_PORT->MODER &= ~(0x03 << (COMX0_TX_PIN * 2));
 8007d7e:	23a0      	movs	r3, #160	; 0xa0
 8007d80:	05db      	lsls	r3, r3, #23
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	23a0      	movs	r3, #160	; 0xa0
 8007d86:	05db      	lsls	r3, r3, #23
 8007d88:	4927      	ldr	r1, [pc, #156]	; (8007e28 <COMX0_pin_init+0x120>)
 8007d8a:	400a      	ands	r2, r1
 8007d8c:	601a      	str	r2, [r3, #0]
	COMX0_TX_GPIO_PORT->MODER |= (0x02 << (COMX0_TX_PIN * 2)); //mode AF
 8007d8e:	23a0      	movs	r3, #160	; 0xa0
 8007d90:	05db      	lsls	r3, r3, #23
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	23a0      	movs	r3, #160	; 0xa0
 8007d96:	05db      	lsls	r3, r3, #23
 8007d98:	2180      	movs	r1, #128	; 0x80
 8007d9a:	0309      	lsls	r1, r1, #12
 8007d9c:	430a      	orrs	r2, r1
 8007d9e:	601a      	str	r2, [r3, #0]
	COMX0_TX_GPIO_PORT->ODR &= ~(0x01 << COMX0_TX_PIN); //push pull
 8007da0:	23a0      	movs	r3, #160	; 0xa0
 8007da2:	05db      	lsls	r3, r3, #23
 8007da4:	695a      	ldr	r2, [r3, #20]
 8007da6:	23a0      	movs	r3, #160	; 0xa0
 8007da8:	05db      	lsls	r3, r3, #23
 8007daa:	4920      	ldr	r1, [pc, #128]	; (8007e2c <COMX0_pin_init+0x124>)
 8007dac:	400a      	ands	r2, r1
 8007dae:	615a      	str	r2, [r3, #20]
	COMX0_TX_GPIO_PORT->PUPDR &= ~(0x03 << (COMX0_TX_PIN * 2)); //no pull
 8007db0:	23a0      	movs	r3, #160	; 0xa0
 8007db2:	05db      	lsls	r3, r3, #23
 8007db4:	68da      	ldr	r2, [r3, #12]
 8007db6:	23a0      	movs	r3, #160	; 0xa0
 8007db8:	05db      	lsls	r3, r3, #23
 8007dba:	491b      	ldr	r1, [pc, #108]	; (8007e28 <COMX0_pin_init+0x120>)
 8007dbc:	400a      	ands	r2, r1
 8007dbe:	60da      	str	r2, [r3, #12]
	COMX0_TX_GPIO_PORT->OSPEEDR &= ~(0x01 << COMX0_TX_PIN); ////speed low
 8007dc0:	23a0      	movs	r3, #160	; 0xa0
 8007dc2:	05db      	lsls	r3, r3, #23
 8007dc4:	689a      	ldr	r2, [r3, #8]
 8007dc6:	23a0      	movs	r3, #160	; 0xa0
 8007dc8:	05db      	lsls	r3, r3, #23
 8007dca:	4918      	ldr	r1, [pc, #96]	; (8007e2c <COMX0_pin_init+0x124>)
 8007dcc:	400a      	ands	r2, r1
 8007dce:	609a      	str	r2, [r3, #8]

	temp = COMX0_RX_GPIO_PORT->AFR[COMX0_RX_PIN >> 3u];
 8007dd0:	23a0      	movs	r3, #160	; 0xa0
 8007dd2:	05db      	lsls	r3, r3, #23
 8007dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd6:	607b      	str	r3, [r7, #4]
	temp &= ~(0xful << ((COMX0_RX_PIN & 0x07u) * 4ul));
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a15      	ldr	r2, [pc, #84]	; (8007e30 <COMX0_pin_init+0x128>)
 8007ddc:	4013      	ands	r3, r2
 8007dde:	607b      	str	r3, [r7, #4]
	temp |= (COMX0_RX_PIN_AF << ((COMX0_RX_PIN & 0x07u) * 4ul));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2280      	movs	r2, #128	; 0x80
 8007de4:	0052      	lsls	r2, r2, #1
 8007de6:	4313      	orrs	r3, r2
 8007de8:	607b      	str	r3, [r7, #4]
	COMX0_RX_GPIO_PORT->AFR[COMX0_RX_PIN >> 3ul] = temp;
 8007dea:	23a0      	movs	r3, #160	; 0xa0
 8007dec:	05db      	lsls	r3, r3, #23
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	625a      	str	r2, [r3, #36]	; 0x24

	temp = COMX0_TX_GPIO_PORT->AFR[COMX0_TX_PIN >> 3u];
 8007df2:	23a0      	movs	r3, #160	; 0xa0
 8007df4:	05db      	lsls	r3, r3, #23
 8007df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df8:	607b      	str	r3, [r7, #4]
	temp &= ~(0xful << ((COMX0_TX_PIN & 0x07u) * 4ul));
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	22f0      	movs	r2, #240	; 0xf0
 8007dfe:	4393      	bics	r3, r2
 8007e00:	607b      	str	r3, [r7, #4]
	temp |= (COMX0_TX_PIN_AF << ((COMX0_TX_PIN & 0x07u) * 4ul));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2210      	movs	r2, #16
 8007e06:	4313      	orrs	r3, r2
 8007e08:	607b      	str	r3, [r7, #4]
	COMX0_TX_GPIO_PORT->AFR[COMX0_TX_PIN >> 3ul] = temp;
 8007e0a:	23a0      	movs	r3, #160	; 0xa0
 8007e0c:	05db      	lsls	r3, r3, #23
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007e12:	46c0      	nop			; (mov r8, r8)
 8007e14:	46bd      	mov	sp, r7
 8007e16:	b002      	add	sp, #8
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	46c0      	nop			; (mov r8, r8)
 8007e1c:	40021000 	.word	0x40021000
 8007e20:	ffcfffff 	.word	0xffcfffff
 8007e24:	fffffbff 	.word	0xfffffbff
 8007e28:	fff3ffff 	.word	0xfff3ffff
 8007e2c:	fffffdff 	.word	0xfffffdff
 8007e30:	fffff0ff 	.word	0xfffff0ff

08007e34 <uartx_init>:



static void uartx_init(USART_TypeDef *UARTx, uint32_t baudrate) {
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
	uint32_t BRR_value = SYS_CLOCK / baudrate;
 8007e3e:	6839      	ldr	r1, [r7, #0]
 8007e40:	4819      	ldr	r0, [pc, #100]	; (8007ea8 <uartx_init+0x74>)
 8007e42:	f7fa fd73 	bl	800292c <__udivsi3>
 8007e46:	0003      	movs	r3, r0
 8007e48:	60fb      	str	r3, [r7, #12]

	UARTx->CR1 = 0;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]
	// Word length 8n1
	UARTx->CR1 &= ~USART_CR1_M1;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a15      	ldr	r2, [pc, #84]	; (8007eac <uartx_init+0x78>)
 8007e56:	401a      	ands	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	601a      	str	r2, [r3, #0]
	//Parity disable
	UARTx->CR1 &= ~USART_CR1_PCE;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a13      	ldr	r2, [pc, #76]	; (8007eb0 <uartx_init+0x7c>)
 8007e62:	401a      	ands	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	601a      	str	r2, [r3, #0]
	//mode Tx_Rx
	UARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	220c      	movs	r2, #12
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]
	//OverSampling 16bit
	UARTx->CR1 &= ~USART_CR1_OVER8;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a0e      	ldr	r2, [pc, #56]	; (8007eb4 <uartx_init+0x80>)
 8007e7a:	401a      	ands	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	601a      	str	r2, [r3, #0]
	//ClockPrescaler no div
	UARTx->PRESC &= USART_PRESC_PRESCALER;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e84:	220f      	movs	r2, #15
 8007e86:	401a      	ands	r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	62da      	str	r2, [r3, #44]	; 0x2c
	//set baudrate 115200
	UARTx->BRR = BRR_value;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	60da      	str	r2, [r3, #12]
	//rx interupt enable
	//UARTx->CR1 |= USART_CR1_RXNEIE_RXFNEIE;
	UARTx->CR1 |= USART_CR1_UE;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2201      	movs	r2, #1
 8007e98:	431a      	orrs	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	601a      	str	r2, [r3, #0]
}
 8007e9e:	46c0      	nop			; (mov r8, r8)
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	b004      	add	sp, #16
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	46c0      	nop			; (mov r8, r8)
 8007ea8:	03d09000 	.word	0x03d09000
 8007eac:	efffffff 	.word	0xefffffff
 8007eb0:	fffffbff 	.word	0xfffffbff
 8007eb4:	ffff7fff 	.word	0xffff7fff

08007eb8 <NMEAChecksum>:
#include "config.h"
#include "flash.h"

volatile FLASH_Status FLASHStatus = FLASH_TIMEOUT;

char NMEAChecksum(char *data, int len) {
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
	char checksum_value = 0;
 8007ec2:	2317      	movs	r3, #23
 8007ec4:	18fb      	adds	r3, r7, r3
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	701a      	strb	r2, [r3, #0]

	int string_length = len;
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	60fb      	str	r3, [r7, #12]
	int index = 1; // Skip over the $ at the begining of the sentence
 8007ece:	2301      	movs	r3, #1
 8007ed0:	613b      	str	r3, [r7, #16]
	while (index < string_length) {
 8007ed2:	e00c      	b.n	8007eee <NMEAChecksum+0x36>
		checksum_value ^= data[index];
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	18d3      	adds	r3, r2, r3
 8007eda:	7819      	ldrb	r1, [r3, #0]
 8007edc:	2217      	movs	r2, #23
 8007ede:	18bb      	adds	r3, r7, r2
 8007ee0:	18ba      	adds	r2, r7, r2
 8007ee2:	7812      	ldrb	r2, [r2, #0]
 8007ee4:	404a      	eors	r2, r1
 8007ee6:	701a      	strb	r2, [r3, #0]
		index++;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	3301      	adds	r3, #1
 8007eec:	613b      	str	r3, [r7, #16]
	while (index < string_length) {
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	dbee      	blt.n	8007ed4 <NMEAChecksum+0x1c>
	}
	return (checksum_value);
 8007ef6:	2317      	movs	r3, #23
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	781b      	ldrb	r3, [r3, #0]
}
 8007efc:	0018      	movs	r0, r3
 8007efe:	46bd      	mov	sp, r7
 8007f00:	b006      	add	sp, #24
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <flash_write_config>:

int flash_write_config(uint32_t address, char *pdata, int len) {
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b088      	sub	sp, #32
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
	uint64_t *pRecord = pdata;
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	61fb      	str	r3, [r7, #28]
	uint32_t flash_address = address;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	61bb      	str	r3, [r7, #24]
	FLASH_Unlock();
 8007f18:	f7ff fd34 	bl	8007984 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PROGERR | FLASH_FLAG_WRPRTERR);
 8007f1c:	2019      	movs	r0, #25
 8007f1e:	f7ff fe25 	bl	8007b6c <FLASH_ClearFlag>
	if (FLASH_ErasePage(flash_address) != FLASH_COMPLETE1)
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	0018      	movs	r0, r3
 8007f26:	f7ff fd8f 	bl	8007a48 <FLASH_ErasePage>
 8007f2a:	0003      	movs	r3, r0
 8007f2c:	2b04      	cmp	r3, #4
 8007f2e:	d003      	beq.n	8007f38 <flash_write_config+0x34>
		xprintf("erase flash fail\r\n");
 8007f30:	4b1b      	ldr	r3, [pc, #108]	; (8007fa0 <flash_write_config+0x9c>)
 8007f32:	0018      	movs	r0, r3
 8007f34:	f002 fe52 	bl	800abdc <xprintf>

	for (int i = 0; i < len; i += 8, pRecord++, flash_address += 8) {
 8007f38:	2300      	movs	r3, #0
 8007f3a:	617b      	str	r3, [r7, #20]
 8007f3c:	e025      	b.n	8007f8a <flash_write_config+0x86>
		if (!FLASH_ProgramDoubleWord(flash_address, *pRecord)) {
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	69b9      	ldr	r1, [r7, #24]
 8007f46:	0008      	movs	r0, r1
 8007f48:	f7ff fdd2 	bl	8007af0 <FLASH_ProgramDoubleWord>
 8007f4c:	1e03      	subs	r3, r0, #0
 8007f4e:	d103      	bne.n	8007f58 <flash_write_config+0x54>
			FLASH_Lock();
 8007f50:	f7ff fd0a 	bl	8007968 <FLASH_Lock>
			return 0;
 8007f54:	2300      	movs	r3, #0
 8007f56:	e01f      	b.n	8007f98 <flash_write_config+0x94>
		}
		if (*(uint64_t*) flash_address != *pRecord) {
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	6818      	ldr	r0, [r3, #0]
 8007f5c:	6859      	ldr	r1, [r3, #4]
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	4290      	cmp	r0, r2
 8007f66:	d101      	bne.n	8007f6c <flash_write_config+0x68>
 8007f68:	4299      	cmp	r1, r3
 8007f6a:	d005      	beq.n	8007f78 <flash_write_config+0x74>
			xprintf("flash write fail\r\n");
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	; (8007fa4 <flash_write_config+0xa0>)
 8007f6e:	0018      	movs	r0, r3
 8007f70:	f002 fe34 	bl	800abdc <xprintf>

			return 0;
 8007f74:	2300      	movs	r3, #0
 8007f76:	e00f      	b.n	8007f98 <flash_write_config+0x94>
	for (int i = 0; i < len; i += 8, pRecord++, flash_address += 8) {
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	3308      	adds	r3, #8
 8007f7c:	617b      	str	r3, [r7, #20]
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	3308      	adds	r3, #8
 8007f82:	61fb      	str	r3, [r7, #28]
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	3308      	adds	r3, #8
 8007f88:	61bb      	str	r3, [r7, #24]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	dbd5      	blt.n	8007f3e <flash_write_config+0x3a>
		}
	}
	FLASH_Lock();
 8007f92:	f7ff fce9 	bl	8007968 <FLASH_Lock>
	return 1;
 8007f96:	2301      	movs	r3, #1
}
 8007f98:	0018      	movs	r0, r3
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	b008      	add	sp, #32
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	0800cff4 	.word	0x0800cff4
 8007fa4:	0800d008 	.word	0x0800d008

08007fa8 <flash_read_config>:

void flash_read_config(uint32_t address, char *pdata, int len) {
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b088      	sub	sp, #32
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]
#if 1
	int i;
	uint32_t flash_address = address;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	61bb      	str	r3, [r7, #24]
	uint32_t *ptr = (uint32_t*)pdata;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i+=4,ptr++,flash_address+=4) {
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	61fb      	str	r3, [r7, #28]
 8007fc0:	e00c      	b.n	8007fdc <flash_read_config+0x34>

		*ptr=*(uint32_t *)flash_address;
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < len; i+=4,ptr++,flash_address+=4) {
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	3304      	adds	r3, #4
 8007fce:	61fb      	str	r3, [r7, #28]
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	617b      	str	r3, [r7, #20]
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	3304      	adds	r3, #4
 8007fda:	61bb      	str	r3, [r7, #24]
 8007fdc:	69fa      	ldr	r2, [r7, #28]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	dbee      	blt.n	8007fc2 <flash_read_config+0x1a>
			FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_PROGERR | FLASH_FLAG_WRPRTERR);
			//flash_clearflag();
			pDest[i] = pInt[i];
		}
#endif
}
 8007fe4:	46c0      	nop			; (mov r8, r8)
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	b008      	add	sp, #32
 8007fec:	bd80      	pop	{r7, pc}
	...

08007ff0 <write_config>:

void write_config(void) {
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b0c2      	sub	sp, #264	; 0x108
 8007ff4:	af00      	add	r7, sp, #0
	xprintf("write_config\r\n");
 8007ff6:	4b24      	ldr	r3, [pc, #144]	; (8008088 <write_config+0x98>)
 8007ff8:	0018      	movs	r0, r3
 8007ffa:	f002 fdef 	bl	800abdc <xprintf>
	g_config.sign = SF_CONFIG_SIGN;
 8007ffe:	4b23      	ldr	r3, [pc, #140]	; (800808c <write_config+0x9c>)
 8008000:	2244      	movs	r2, #68	; 0x44
 8008002:	701a      	strb	r2, [r3, #0]
	g_config.configState = 2;
 8008004:	4b21      	ldr	r3, [pc, #132]	; (800808c <write_config+0x9c>)
 8008006:	2202      	movs	r2, #2
 8008008:	705a      	strb	r2, [r3, #1]
	char buffConfig[SKS_CONFIG_RECORD_SIZE] = { 0 };
 800800a:	4b21      	ldr	r3, [pc, #132]	; (8008090 <write_config+0xa0>)
 800800c:	2284      	movs	r2, #132	; 0x84
 800800e:	0052      	lsls	r2, r2, #1
 8008010:	189b      	adds	r3, r3, r2
 8008012:	19db      	adds	r3, r3, r7
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	3304      	adds	r3, #4
 800801a:	22fc      	movs	r2, #252	; 0xfc
 800801c:	2100      	movs	r1, #0
 800801e:	0018      	movs	r0, r3
 8008020:	f003 ff1b 	bl	800be5a <memset>
	int pointerSize = sizeof(DEVICE_CONFIG);
 8008024:	231c      	movs	r3, #28
 8008026:	1d7a      	adds	r2, r7, #5
 8008028:	32ff      	adds	r2, #255	; 0xff
 800802a:	6013      	str	r3, [r2, #0]
	int size =
 800802c:	1d7b      	adds	r3, r7, #5
 800802e:	33ff      	adds	r3, #255	; 0xff
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	2280      	movs	r2, #128	; 0x80
 8008034:	0052      	lsls	r2, r2, #1
 8008036:	4293      	cmp	r3, r2
 8008038:	dd01      	ble.n	800803e <write_config+0x4e>
 800803a:	2380      	movs	r3, #128	; 0x80
 800803c:	005b      	lsls	r3, r3, #1
 800803e:	1c7a      	adds	r2, r7, #1
 8008040:	32ff      	adds	r2, #255	; 0xff
 8008042:	6013      	str	r3, [r2, #0]
			pointerSize < SKS_CONFIG_RECORD_SIZE ?
					pointerSize : SKS_CONFIG_RECORD_SIZE;
	memcpy(buffConfig, &g_config, size);
 8008044:	1c7b      	adds	r3, r7, #1
 8008046:	33ff      	adds	r3, #255	; 0xff
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	4910      	ldr	r1, [pc, #64]	; (800808c <write_config+0x9c>)
 800804c:	003b      	movs	r3, r7
 800804e:	0018      	movs	r0, r3
 8008050:	f003 fefa 	bl	800be48 <memcpy>
	buffConfig[SKS_CONFIG_RECORD_SIZE - 1] = NMEAChecksum(buffConfig, SKS_CONFIG_RECORD_SIZE - 1);
 8008054:	003b      	movs	r3, r7
 8008056:	21ff      	movs	r1, #255	; 0xff
 8008058:	0018      	movs	r0, r3
 800805a:	f7ff ff2d 	bl	8007eb8 <NMEAChecksum>
 800805e:	0003      	movs	r3, r0
 8008060:	0019      	movs	r1, r3
 8008062:	4b0b      	ldr	r3, [pc, #44]	; (8008090 <write_config+0xa0>)
 8008064:	2284      	movs	r2, #132	; 0x84
 8008066:	0052      	lsls	r2, r2, #1
 8008068:	189b      	adds	r3, r3, r2
 800806a:	19db      	adds	r3, r3, r7
 800806c:	22ff      	movs	r2, #255	; 0xff
 800806e:	5499      	strb	r1, [r3, r2]
	flash_write_config(BANK1_CONFIG_START_ADDR, buffConfig,	SKS_CONFIG_RECORD_SIZE);
 8008070:	2380      	movs	r3, #128	; 0x80
 8008072:	005a      	lsls	r2, r3, #1
 8008074:	003b      	movs	r3, r7
 8008076:	4807      	ldr	r0, [pc, #28]	; (8008094 <write_config+0xa4>)
 8008078:	0019      	movs	r1, r3
 800807a:	f7ff ff43 	bl	8007f04 <flash_write_config>
}
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	46bd      	mov	sp, r7
 8008082:	b042      	add	sp, #264	; 0x108
 8008084:	bd80      	pop	{r7, pc}
 8008086:	46c0      	nop			; (mov r8, r8)
 8008088:	0800d01c 	.word	0x0800d01c
 800808c:	20000368 	.word	0x20000368
 8008090:	fffffef8 	.word	0xfffffef8
 8008094:	0800f800 	.word	0x0800f800

08008098 <make_default_config>:

void make_default_config() {
 8008098:	b580      	push	{r7, lr}
 800809a:	af00      	add	r7, sp, #0
	if(g_config.configState != 2) {
 800809c:	4b16      	ldr	r3, [pc, #88]	; (80080f8 <make_default_config+0x60>)
 800809e:	785b      	ldrb	r3, [r3, #1]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d026      	beq.n	80080f2 <make_default_config+0x5a>
		//xprintf(, "1234567890");
		sprintf(g_config.deviceCode, "%s", "1234567890");
 80080a4:	4a15      	ldr	r2, [pc, #84]	; (80080fc <make_default_config+0x64>)
 80080a6:	4916      	ldr	r1, [pc, #88]	; (8008100 <make_default_config+0x68>)
 80080a8:	4b16      	ldr	r3, [pc, #88]	; (8008104 <make_default_config+0x6c>)
 80080aa:	0018      	movs	r0, r3
 80080ac:	f003 ffd2 	bl	800c054 <siprintf>
		g_config.emptyValue = 0;
 80080b0:	4b11      	ldr	r3, [pc, #68]	; (80080f8 <make_default_config+0x60>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	611a      	str	r2, [r3, #16]
		g_config.fullValue = 0;
 80080b6:	4b10      	ldr	r3, [pc, #64]	; (80080f8 <make_default_config+0x60>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	60da      	str	r2, [r3, #12]
		g_config.timeout3D = 3; //3 minutes
 80080bc:	4b0e      	ldr	r3, [pc, #56]	; (80080f8 <make_default_config+0x60>)
 80080be:	2203      	movs	r2, #3
 80080c0:	829a      	strh	r2, [r3, #20]
		g_config.outputMode = 0;
 80080c2:	4b0d      	ldr	r3, [pc, #52]	; (80080f8 <make_default_config+0x60>)
 80080c4:	2200      	movs	r2, #0
 80080c6:	759a      	strb	r2, [r3, #22]
		g_config.diffX = 6;
 80080c8:	4b0b      	ldr	r3, [pc, #44]	; (80080f8 <make_default_config+0x60>)
 80080ca:	2206      	movs	r2, #6
 80080cc:	761a      	strb	r2, [r3, #24]
		g_config.diffY = 6;
 80080ce:	4b0a      	ldr	r3, [pc, #40]	; (80080f8 <make_default_config+0x60>)
 80080d0:	2206      	movs	r2, #6
 80080d2:	765a      	strb	r2, [r3, #25]
		g_config.interval = 1;
 80080d4:	4b08      	ldr	r3, [pc, #32]	; (80080f8 <make_default_config+0x60>)
 80080d6:	2201      	movs	r2, #1
 80080d8:	769a      	strb	r2, [r3, #26]

		g_config.configState = 2;
 80080da:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <make_default_config+0x60>)
 80080dc:	2202      	movs	r2, #2
 80080de:	705a      	strb	r2, [r3, #1]

		g_config.sign = SF_CONFIG_SIGN;
 80080e0:	4b05      	ldr	r3, [pc, #20]	; (80080f8 <make_default_config+0x60>)
 80080e2:	2244      	movs	r2, #68	; 0x44
 80080e4:	701a      	strb	r2, [r3, #0]

		write_config();
 80080e6:	f7ff ff83 	bl	8007ff0 <write_config>

		xprintf("\r\nWrite default config.\r\n\r\n");
 80080ea:	4b07      	ldr	r3, [pc, #28]	; (8008108 <make_default_config+0x70>)
 80080ec:	0018      	movs	r0, r3
 80080ee:	f002 fd75 	bl	800abdc <xprintf>
	} else {
	}
}
 80080f2:	46c0      	nop			; (mov r8, r8)
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	20000368 	.word	0x20000368
 80080fc:	0800d02c 	.word	0x0800d02c
 8008100:	0800d038 	.word	0x0800d038
 8008104:	2000036a 	.word	0x2000036a
 8008108:	0800d03c 	.word	0x0800d03c

0800810c <load_config>:

void load_config(void) {
 800810c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800810e:	b0c5      	sub	sp, #276	; 0x114
 8008110:	af00      	add	r7, sp, #0
	xprintf("load_config\r\n");
 8008112:	4b3f      	ldr	r3, [pc, #252]	; (8008210 <load_config+0x104>)
 8008114:	0018      	movs	r0, r3
 8008116:	f002 fd61 	bl	800abdc <xprintf>
	char buffConfig[SKS_CONFIG_RECORD_SIZE] = { 0 };
 800811a:	4b3e      	ldr	r3, [pc, #248]	; (8008214 <load_config+0x108>)
 800811c:	2588      	movs	r5, #136	; 0x88
 800811e:	006d      	lsls	r5, r5, #1
 8008120:	195b      	adds	r3, r3, r5
 8008122:	19db      	adds	r3, r3, r7
 8008124:	2200      	movs	r2, #0
 8008126:	601a      	str	r2, [r3, #0]
 8008128:	3304      	adds	r3, #4
 800812a:	22fc      	movs	r2, #252	; 0xfc
 800812c:	2100      	movs	r1, #0
 800812e:	0018      	movs	r0, r3
 8008130:	f003 fe93 	bl	800be5a <memset>

	flash_read_config(BANK1_CONFIG_START_ADDR, buffConfig,
 8008134:	2380      	movs	r3, #128	; 0x80
 8008136:	005a      	lsls	r2, r3, #1
 8008138:	1d3b      	adds	r3, r7, #4
 800813a:	4837      	ldr	r0, [pc, #220]	; (8008218 <load_config+0x10c>)
 800813c:	0019      	movs	r1, r3
 800813e:	f7ff ff33 	bl	8007fa8 <flash_read_config>
	SKS_CONFIG_RECORD_SIZE);
	char crc = NMEAChecksum(buffConfig, SKS_CONFIG_RECORD_SIZE - 1);
 8008142:	2610      	movs	r6, #16
 8008144:	36ff      	adds	r6, #255	; 0xff
 8008146:	19bc      	adds	r4, r7, r6
 8008148:	1d3b      	adds	r3, r7, #4
 800814a:	21ff      	movs	r1, #255	; 0xff
 800814c:	0018      	movs	r0, r3
 800814e:	f7ff feb3 	bl	8007eb8 <NMEAChecksum>
 8008152:	0003      	movs	r3, r0
 8008154:	7023      	strb	r3, [r4, #0]
	if (buffConfig[0] == SF_CONFIG_SIGN)
 8008156:	4b2f      	ldr	r3, [pc, #188]	; (8008214 <load_config+0x108>)
 8008158:	195b      	adds	r3, r3, r5
 800815a:	19db      	adds	r3, r3, r7
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	2b44      	cmp	r3, #68	; 0x44
 8008160:	d126      	bne.n	80081b0 <load_config+0xa4>
	if ((buffConfig[0] == SF_CONFIG_SIGN) && (crc == buffConfig[SKS_CONFIG_RECORD_SIZE - 1]))
 8008162:	4b2c      	ldr	r3, [pc, #176]	; (8008214 <load_config+0x108>)
 8008164:	195b      	adds	r3, r3, r5
 8008166:	19db      	adds	r3, r3, r7
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	2b44      	cmp	r3, #68	; 0x44
 800816c:	d120      	bne.n	80081b0 <load_config+0xa4>
 800816e:	4b29      	ldr	r3, [pc, #164]	; (8008214 <load_config+0x108>)
 8008170:	195b      	adds	r3, r3, r5
 8008172:	19db      	adds	r3, r3, r7
 8008174:	22ff      	movs	r2, #255	; 0xff
 8008176:	5c9b      	ldrb	r3, [r3, r2]
 8008178:	19ba      	adds	r2, r7, r6
 800817a:	7812      	ldrb	r2, [r2, #0]
 800817c:	429a      	cmp	r2, r3
 800817e:	d117      	bne.n	80081b0 <load_config+0xa4>
	{
		int pointerSize = sizeof(DEVICE_CONFIG);
 8008180:	231c      	movs	r3, #28
 8008182:	2284      	movs	r2, #132	; 0x84
 8008184:	0052      	lsls	r2, r2, #1
 8008186:	18b9      	adds	r1, r7, r2
 8008188:	600b      	str	r3, [r1, #0]
		int size =
 800818a:	18bb      	adds	r3, r7, r2
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2280      	movs	r2, #128	; 0x80
 8008190:	0052      	lsls	r2, r2, #1
 8008192:	4293      	cmp	r3, r2
 8008194:	dd01      	ble.n	800819a <load_config+0x8e>
 8008196:	2380      	movs	r3, #128	; 0x80
 8008198:	005b      	lsls	r3, r3, #1
 800819a:	1d7a      	adds	r2, r7, #5
 800819c:	32ff      	adds	r2, #255	; 0xff
 800819e:	6013      	str	r3, [r2, #0]
				pointerSize < SKS_CONFIG_RECORD_SIZE ?
						pointerSize : SKS_CONFIG_RECORD_SIZE;
		memcpy(&g_config, buffConfig, size);
 80081a0:	1d7b      	adds	r3, r7, #5
 80081a2:	33ff      	adds	r3, #255	; 0xff
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	1d39      	adds	r1, r7, #4
 80081a8:	4b1c      	ldr	r3, [pc, #112]	; (800821c <load_config+0x110>)
 80081aa:	0018      	movs	r0, r3
 80081ac:	f003 fe4c 	bl	800be48 <memcpy>
	}

	//check and make default config
	make_default_config();
 80081b0:	f7ff ff72 	bl	8008098 <make_default_config>

	if(g_config.diffX < 3) {
 80081b4:	4b19      	ldr	r3, [pc, #100]	; (800821c <load_config+0x110>)
 80081b6:	7e1b      	ldrb	r3, [r3, #24]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d809      	bhi.n	80081d0 <load_config+0xc4>
		g_config.diffX = 5;
 80081bc:	4b17      	ldr	r3, [pc, #92]	; (800821c <load_config+0x110>)
 80081be:	2205      	movs	r2, #5
 80081c0:	761a      	strb	r2, [r3, #24]

		if(g_config.timeout3D <= 1) {
 80081c2:	4b16      	ldr	r3, [pc, #88]	; (800821c <load_config+0x110>)
 80081c4:	8a9b      	ldrh	r3, [r3, #20]
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d802      	bhi.n	80081d0 <load_config+0xc4>
			g_config.timeout3D = 3;
 80081ca:	4b14      	ldr	r3, [pc, #80]	; (800821c <load_config+0x110>)
 80081cc:	2203      	movs	r2, #3
 80081ce:	829a      	strh	r2, [r3, #20]
		}
	}

	if(g_config.diffY < 3) {
 80081d0:	4b12      	ldr	r3, [pc, #72]	; (800821c <load_config+0x110>)
 80081d2:	7e5b      	ldrb	r3, [r3, #25]
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d809      	bhi.n	80081ec <load_config+0xe0>
		g_config.diffY = 5;
 80081d8:	4b10      	ldr	r3, [pc, #64]	; (800821c <load_config+0x110>)
 80081da:	2205      	movs	r2, #5
 80081dc:	765a      	strb	r2, [r3, #25]

		if(g_config.timeout3D <= 1) {
 80081de:	4b0f      	ldr	r3, [pc, #60]	; (800821c <load_config+0x110>)
 80081e0:	8a9b      	ldrh	r3, [r3, #20]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d802      	bhi.n	80081ec <load_config+0xe0>
			g_config.timeout3D = 3;
 80081e6:	4b0d      	ldr	r3, [pc, #52]	; (800821c <load_config+0x110>)
 80081e8:	2203      	movs	r2, #3
 80081ea:	829a      	strh	r2, [r3, #20]
		}
	}

	if(g_config.diffX > 30) {
 80081ec:	4b0b      	ldr	r3, [pc, #44]	; (800821c <load_config+0x110>)
 80081ee:	7e1b      	ldrb	r3, [r3, #24]
 80081f0:	2b1e      	cmp	r3, #30
 80081f2:	d902      	bls.n	80081fa <load_config+0xee>
		g_config.diffX = 5;
 80081f4:	4b09      	ldr	r3, [pc, #36]	; (800821c <load_config+0x110>)
 80081f6:	2205      	movs	r2, #5
 80081f8:	761a      	strb	r2, [r3, #24]
	}

	if(g_config.diffY > 30) {
 80081fa:	4b08      	ldr	r3, [pc, #32]	; (800821c <load_config+0x110>)
 80081fc:	7e5b      	ldrb	r3, [r3, #25]
 80081fe:	2b1e      	cmp	r3, #30
 8008200:	d902      	bls.n	8008208 <load_config+0xfc>
		g_config.diffY = 5;
 8008202:	4b06      	ldr	r3, [pc, #24]	; (800821c <load_config+0x110>)
 8008204:	2205      	movs	r2, #5
 8008206:	765a      	strb	r2, [r3, #25]
	}
}
 8008208:	46c0      	nop			; (mov r8, r8)
 800820a:	46bd      	mov	sp, r7
 800820c:	b045      	add	sp, #276	; 0x114
 800820e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008210:	0800d058 	.word	0x0800d058
 8008214:	fffffef4 	.word	0xfffffef4
 8008218:	0800f800 	.word	0x0800f800
 800821c:	20000368 	.word	0x20000368

08008220 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008224:	f3bf 8f4f 	dsb	sy
}
 8008228:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800822a:	4b04      	ldr	r3, [pc, #16]	; (800823c <__NVIC_SystemReset+0x1c>)
 800822c:	4a04      	ldr	r2, [pc, #16]	; (8008240 <__NVIC_SystemReset+0x20>)
 800822e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008230:	f3bf 8f4f 	dsb	sy
}
 8008234:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008236:	46c0      	nop			; (mov r8, r8)
 8008238:	e7fd      	b.n	8008236 <__NVIC_SystemReset+0x16>
 800823a:	46c0      	nop			; (mov r8, r8)
 800823c:	e000ed00 	.word	0xe000ed00
 8008240:	05fa0004 	.word	0x05fa0004

08008244 <main>:
static void process_command_from_pc(void);
static void handlerSensorData(void);
void calc_fuel_level(void);
static void output_data(void);
static void LSM6DS3_get_angle(void);
int main(void) {
 8008244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008246:	46c6      	mov	lr, r8
 8008248:	b500      	push	{lr}
 800824a:	b086      	sub	sp, #24
 800824c:	af06      	add	r7, sp, #24
#ifdef USING_BOOTLOADER
	SCB->VTOR = (uint32_t) APPLICATION_ADDRESS;
 800824e:	4b30      	ldr	r3, [pc, #192]	; (8008310 <main+0xcc>)
 8008250:	4a30      	ldr	r2, [pc, #192]	; (8008314 <main+0xd0>)
 8008252:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8008254:	f3bf 8f4f 	dsb	sy
}
 8008258:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 800825a:	b662      	cpsie	i
}
 800825c:	46c0      	nop			; (mov r8, r8)
#endif

#if SKS_DEBUG_NOW
	g_appStats.debugOn = 1;
#else
	g_appStats.debugOn = 0;
 800825e:	4b2e      	ldr	r3, [pc, #184]	; (8008318 <main+0xd4>)
 8008260:	224d      	movs	r2, #77	; 0x4d
 8008262:	2100      	movs	r1, #0
 8008264:	5499      	strb	r1, [r3, r2]
#endif

	setup();
 8008266:	f000 f867 	bl	8008338 <setup>

	xprintf("\r\nSystem ready (%s)\r\n", APP_VERSION);
 800826a:	4a2c      	ldr	r2, [pc, #176]	; (800831c <main+0xd8>)
 800826c:	4b2c      	ldr	r3, [pc, #176]	; (8008320 <main+0xdc>)
 800826e:	0011      	movs	r1, r2
 8008270:	0018      	movs	r0, r3
 8008272:	f002 fcb3 	bl	800abdc <xprintf>
	xprintf("\r\nFULL=%u EMPTY=%u timeout=%d fM=%d interval=%d dX=%d dY=%d DeviceID=%s\r\n\r\n", g_config.fullValue, g_config.emptyValue, g_config.timeout3D,
 8008276:	4b2b      	ldr	r3, [pc, #172]	; (8008324 <main+0xe0>)
 8008278:	68d9      	ldr	r1, [r3, #12]
 800827a:	4b2a      	ldr	r3, [pc, #168]	; (8008324 <main+0xe0>)
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	4b29      	ldr	r3, [pc, #164]	; (8008324 <main+0xe0>)
 8008280:	8a9b      	ldrh	r3, [r3, #20]
 8008282:	4698      	mov	r8, r3
			g_config.filterMode, g_config.interval, g_config.diffX, g_config.diffY, g_config.deviceCode);
 8008284:	4b27      	ldr	r3, [pc, #156]	; (8008324 <main+0xe0>)
 8008286:	7ddb      	ldrb	r3, [r3, #23]
	xprintf("\r\nFULL=%u EMPTY=%u timeout=%d fM=%d interval=%d dX=%d dY=%d DeviceID=%s\r\n\r\n", g_config.fullValue, g_config.emptyValue, g_config.timeout3D,
 8008288:	001c      	movs	r4, r3
			g_config.filterMode, g_config.interval, g_config.diffX, g_config.diffY, g_config.deviceCode);
 800828a:	4b26      	ldr	r3, [pc, #152]	; (8008324 <main+0xe0>)
 800828c:	7e9b      	ldrb	r3, [r3, #26]
	xprintf("\r\nFULL=%u EMPTY=%u timeout=%d fM=%d interval=%d dX=%d dY=%d DeviceID=%s\r\n\r\n", g_config.fullValue, g_config.emptyValue, g_config.timeout3D,
 800828e:	001d      	movs	r5, r3
			g_config.filterMode, g_config.interval, g_config.diffX, g_config.diffY, g_config.deviceCode);
 8008290:	4b24      	ldr	r3, [pc, #144]	; (8008324 <main+0xe0>)
 8008292:	7e1b      	ldrb	r3, [r3, #24]
	xprintf("\r\nFULL=%u EMPTY=%u timeout=%d fM=%d interval=%d dX=%d dY=%d DeviceID=%s\r\n\r\n", g_config.fullValue, g_config.emptyValue, g_config.timeout3D,
 8008294:	001e      	movs	r6, r3
			g_config.filterMode, g_config.interval, g_config.diffX, g_config.diffY, g_config.deviceCode);
 8008296:	4b23      	ldr	r3, [pc, #140]	; (8008324 <main+0xe0>)
 8008298:	7e5b      	ldrb	r3, [r3, #25]
	xprintf("\r\nFULL=%u EMPTY=%u timeout=%d fM=%d interval=%d dX=%d dY=%d DeviceID=%s\r\n\r\n", g_config.fullValue, g_config.emptyValue, g_config.timeout3D,
 800829a:	469c      	mov	ip, r3
 800829c:	4822      	ldr	r0, [pc, #136]	; (8008328 <main+0xe4>)
 800829e:	4b23      	ldr	r3, [pc, #140]	; (800832c <main+0xe8>)
 80082a0:	9304      	str	r3, [sp, #16]
 80082a2:	4663      	mov	r3, ip
 80082a4:	9303      	str	r3, [sp, #12]
 80082a6:	9602      	str	r6, [sp, #8]
 80082a8:	9501      	str	r5, [sp, #4]
 80082aa:	9400      	str	r4, [sp, #0]
 80082ac:	4643      	mov	r3, r8
 80082ae:	f002 fc95 	bl	800abdc <xprintf>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 80082b2:	4b1f      	ldr	r3, [pc, #124]	; (8008330 <main+0xec>)
 80082b4:	210c      	movs	r1, #12
 80082b6:	0018      	movs	r0, r3
 80082b8:	f002 ff4a 	bl	800b150 <HAL_TIM_IC_Start_IT>
	while (1) {
		if (g_appStats.resetNow) {
 80082bc:	4b16      	ldr	r3, [pc, #88]	; (8008318 <main+0xd4>)
 80082be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d008      	beq.n	80082d6 <main+0x92>
			if (ulSecCount - g_appStats.resetNow >= 3) {
 80082c4:	4b1b      	ldr	r3, [pc, #108]	; (8008334 <main+0xf0>)
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	4b13      	ldr	r3, [pc, #76]	; (8008318 <main+0xd4>)
 80082ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d901      	bls.n	80082d6 <main+0x92>
				NVIC_SystemReset();
 80082d2:	f7ff ffa5 	bl	8008220 <__NVIC_SystemReset>
				return 0;
			}
		}

		Kalman_SetFlag();
 80082d6:	f7fd fe9b 	bl	8006010 <Kalman_SetFlag>
		LSM6DS3_get_angle();
 80082da:	f001 fca5 	bl	8009c28 <LSM6DS3_get_angle>

		if (g_appStats.processPcCommand) {
 80082de:	4b0e      	ldr	r3, [pc, #56]	; (8008318 <main+0xd4>)
 80082e0:	2266      	movs	r2, #102	; 0x66
 80082e2:	5c9b      	ldrb	r3, [r3, r2]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <main+0xb0>
			process_command_from_pc();
 80082e8:	f000 f84e 	bl	8008388 <process_command_from_pc>
			g_appStats.processPcCommand = 0;
 80082ec:	4b0a      	ldr	r3, [pc, #40]	; (8008318 <main+0xd4>)
 80082ee:	2266      	movs	r2, #102	; 0x66
 80082f0:	2100      	movs	r1, #0
 80082f2:	5499      	strb	r1, [r3, r2]
		}

		// cleanWDT();

		if (g_appStats.freqUpdated) {
 80082f4:	4b08      	ldr	r3, [pc, #32]	; (8008318 <main+0xd4>)
 80082f6:	2264      	movs	r2, #100	; 0x64
 80082f8:	5c9b      	ldrb	r3, [r3, r2]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <main+0xc6>
			handlerSensorData();
 80082fe:	f000 f87b 	bl	80083f8 <handlerSensorData>
			g_appStats.freqUpdated = 0;
 8008302:	4b05      	ldr	r3, [pc, #20]	; (8008318 <main+0xd4>)
 8008304:	2264      	movs	r2, #100	; 0x64
 8008306:	2100      	movs	r1, #0
 8008308:	5499      	strb	r1, [r3, r2]
		}

		output_data();
 800830a:	f000 fb19 	bl	8008940 <output_data>
		if (g_appStats.resetNow) {
 800830e:	e7d5      	b.n	80082bc <main+0x78>
 8008310:	e000ed00 	.word	0xe000ed00
 8008314:	08002800 	.word	0x08002800
 8008318:	20000384 	.word	0x20000384
 800831c:	0800d068 	.word	0x0800d068
 8008320:	0800d080 	.word	0x0800d080
 8008324:	20000368 	.word	0x20000368
 8008328:	0800d098 	.word	0x0800d098
 800832c:	2000036a 	.word	0x2000036a
 8008330:	20000314 	.word	0x20000314
 8008334:	20000360 	.word	0x20000360

08008338 <setup>:

	}
	return 0;
}

static void setup(void) {
 8008338:	b580      	push	{r7, lr}
 800833a:	af00      	add	r7, sp, #0
	systemInit();
 800833c:	f002 fa02 	bl	800a744 <systemInit>
	MX_TIM2_Init();
 8008340:	f001 fcc2 	bl	8009cc8 <MX_TIM2_Init>
	gpio_clock_init();
 8008344:	f7ff f928 	bl	8007598 <gpio_clock_init>
	spi2Init();
 8008348:	f7ff f9ca 	bl	80076e0 <spi2Init>
	usart_x0_init(19200);
 800834c:	2396      	movs	r3, #150	; 0x96
 800834e:	01db      	lsls	r3, r3, #7
 8008350:	0018      	movs	r0, r3
 8008352:	f7ff fca1 	bl	8007c98 <usart_x0_init>
	xdev_out(usart_x0_send);
 8008356:	4b08      	ldr	r3, [pc, #32]	; (8008378 <setup+0x40>)
 8008358:	4a08      	ldr	r2, [pc, #32]	; (800837c <setup+0x44>)
 800835a:	601a      	str	r2, [r3, #0]
	load_config();
 800835c:	f7ff fed6 	bl	800810c <load_config>
	LSM6DS3_init();
 8008360:	f000 f826 	bl	80083b0 <LSM6DS3_init>
	Start_Kalman_Algorithm(10, 1000000.0f);
 8008364:	4a06      	ldr	r2, [pc, #24]	; (8008380 <setup+0x48>)
 8008366:	4b07      	ldr	r3, [pc, #28]	; (8008384 <setup+0x4c>)
 8008368:	1c11      	adds	r1, r2, #0
 800836a:	1c18      	adds	r0, r3, #0
 800836c:	f7fd fb6e 	bl	8005a4c <Start_Kalman_Algorithm>
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
}
 8008370:	46c0      	nop			; (mov r8, r8)
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	46c0      	nop			; (mov r8, r8)
 8008378:	20001034 	.word	0x20001034
 800837c:	08007cd9 	.word	0x08007cd9
 8008380:	49742400 	.word	0x49742400
 8008384:	41200000 	.word	0x41200000

08008388 <process_command_from_pc>:

static void process_command_from_pc(void) {
 8008388:	b580      	push	{r7, lr}
 800838a:	af00      	add	r7, sp, #0
	if (buff_cmd[0] == '*') {
 800838c:	4b07      	ldr	r3, [pc, #28]	; (80083ac <process_command_from_pc+0x24>)
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b2a      	cmp	r3, #42	; 0x2a
 8008394:	d106      	bne.n	80083a4 <process_command_from_pc+0x1c>
		server_on_command(SKS_CMD_SOURCE_COM1, buff_cmd, sizeof(buff_cmd));
 8008396:	2380      	movs	r3, #128	; 0x80
 8008398:	005a      	lsls	r2, r3, #1
 800839a:	4b04      	ldr	r3, [pc, #16]	; (80083ac <process_command_from_pc+0x24>)
 800839c:	0019      	movs	r1, r3
 800839e:	2001      	movs	r0, #1
 80083a0:	f7fe fed8 	bl	8007154 <server_on_command>
	}

}
 80083a4:	46c0      	nop			; (mov r8, r8)
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	46c0      	nop			; (mov r8, r8)
 80083ac:	20000e28 	.word	0x20000e28

080083b0 <LSM6DS3_init>:

static void LSM6DS3_init(void) {
 80083b0:	b580      	push	{r7, lr}
 80083b2:	af00      	add	r7, sp, #0
	LSM6DS3_Initialize(LSM6DS3_SPI, LSM6DS3_DEFAULT_TIMEOUT);
 80083b4:	4b0f      	ldr	r3, [pc, #60]	; (80083f4 <LSM6DS3_init+0x44>)
 80083b6:	2164      	movs	r1, #100	; 0x64
 80083b8:	0018      	movs	r0, r3
 80083ba:	f7fe f883 	bl	80064c4 <LSM6DS3_Initialize>
	delay_ms(200);
 80083be:	20c8      	movs	r0, #200	; 0xc8
 80083c0:	f7ff f8b8 	bl	8007534 <delay_ms>

	if (LSM6DS3_Detect(10) == LSM6DS3_OK) {
 80083c4:	200a      	movs	r0, #10
 80083c6:	f7fe f895 	bl	80064f4 <LSM6DS3_Detect>
 80083ca:	1e03      	subs	r3, r0, #0
 80083cc:	d10e      	bne.n	80083ec <LSM6DS3_init+0x3c>
		if (SKS_MEM_DEBUG)
			xprintf("LSM6DS3 found\r\n");
		if (LSM6DS3_XL_Start(XL_1666Hz, XL_RANGE_16G, XL_FILTER_400Hz) == LSM6DS3_FAIL) {
 80083ce:	2200      	movs	r2, #0
 80083d0:	2101      	movs	r1, #1
 80083d2:	2008      	movs	r0, #8
 80083d4:	f7fe f8be 	bl	8006554 <LSM6DS3_XL_Start>
				xprintf("LSM6DS3_XL_Start fail\r\n");
		} else {
			if (SKS_MEM_DEBUG)
				xprintf("LSM6DS3_XL_Start ok\r\n");
		}
		delay_ms(10);
 80083d8:	200a      	movs	r0, #10
 80083da:	f7ff f8ab 	bl	8007534 <delay_ms>

		if (LSM6DS3_GS_Start(GS_1666Hz, GS_RANGE_2000dps) != LSM6DS3_OK) {
 80083de:	2106      	movs	r1, #6
 80083e0:	2008      	movs	r0, #8
 80083e2:	f7fe f92d 	bl	8006640 <LSM6DS3_GS_Start>
				xprintf("LSM6DS3_GS_Start fail\r\n");
		} else {
			if (SKS_MEM_DEBUG)
				xprintf("LSM6DS3_GS_Start ok\r\n");
		}
		delay_ms(10);
 80083e6:	200a      	movs	r0, #10
 80083e8:	f7ff f8a4 	bl	8007534 <delay_ms>
	} else {
		if (SKS_MEM_DEBUG)
			xprintf("LSM6DS3 not found\r\n");
		/* Handle the error */
	}
}
 80083ec:	46c0      	nop			; (mov r8, r8)
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	46c0      	nop			; (mov r8, r8)
 80083f4:	40003800 	.word	0x40003800

080083f8 <handlerSensorData>:

static void handlerSensorData(void) {
 80083f8:	b5b0      	push	{r4, r5, r7, lr}
 80083fa:	b086      	sub	sp, #24
 80083fc:	af00      	add	r7, sp, #0
	if (freqIdx < MAX_FREQ_AVERAGE && g_appStats.tim15Freq) {
 80083fe:	4b98      	ldr	r3, [pc, #608]	; (8008660 <handlerSensorData+0x268>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2b04      	cmp	r3, #4
 8008404:	dc10      	bgt.n	8008428 <handlerSensorData+0x30>
 8008406:	4b97      	ldr	r3, [pc, #604]	; (8008664 <handlerSensorData+0x26c>)
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00c      	beq.n	8008428 <handlerSensorData+0x30>
		avrTimFreq[freqIdx] = g_appStats.tim15Freq;
 800840e:	4b94      	ldr	r3, [pc, #592]	; (8008660 <handlerSensorData+0x268>)
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	4b94      	ldr	r3, [pc, #592]	; (8008664 <handlerSensorData+0x26c>)
 8008414:	69d9      	ldr	r1, [r3, #28]
 8008416:	4b94      	ldr	r3, [pc, #592]	; (8008668 <handlerSensorData+0x270>)
 8008418:	0092      	lsls	r2, r2, #2
 800841a:	50d1      	str	r1, [r2, r3]
		freqIdx++;
 800841c:	4b90      	ldr	r3, [pc, #576]	; (8008660 <handlerSensorData+0x268>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	1c5a      	adds	r2, r3, #1
 8008422:	4b8f      	ldr	r3, [pc, #572]	; (8008660 <handlerSensorData+0x268>)
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	e002      	b.n	800842e <handlerSensorData+0x36>
	} else {
		freqIdx = 0;
 8008428:	4b8d      	ldr	r3, [pc, #564]	; (8008660 <handlerSensorData+0x268>)
 800842a:	2200      	movs	r2, #0
 800842c:	601a      	str	r2, [r3, #0]
	}

	if (freqIdx >= MAX_FREQ_AVERAGE) {
 800842e:	4b8c      	ldr	r3, [pc, #560]	; (8008660 <handlerSensorData+0x268>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2b04      	cmp	r3, #4
 8008434:	dd02      	ble.n	800843c <handlerSensorData+0x44>
		freqIdx = 0;
 8008436:	4b8a      	ldr	r3, [pc, #552]	; (8008660 <handlerSensorData+0x268>)
 8008438:	2200      	movs	r2, #0
 800843a:	601a      	str	r2, [r3, #0]
	}

	uint32_t sumFreq = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	617b      	str	r3, [r7, #20]
	uint32_t avrFreq = 0;
 8008440:	2300      	movs	r3, #0
 8008442:	613b      	str	r3, [r7, #16]
	int count = 0;
 8008444:	2300      	movs	r3, #0
 8008446:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < MAX_FREQ_AVERAGE; i++) {
 8008448:	2300      	movs	r3, #0
 800844a:	60bb      	str	r3, [r7, #8]
 800844c:	e012      	b.n	8008474 <handlerSensorData+0x7c>
		if (avrTimFreq[i]) {
 800844e:	4b86      	ldr	r3, [pc, #536]	; (8008668 <handlerSensorData+0x270>)
 8008450:	68ba      	ldr	r2, [r7, #8]
 8008452:	0092      	lsls	r2, r2, #2
 8008454:	58d3      	ldr	r3, [r2, r3]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d009      	beq.n	800846e <handlerSensorData+0x76>
			sumFreq += avrTimFreq[i];
 800845a:	4b83      	ldr	r3, [pc, #524]	; (8008668 <handlerSensorData+0x270>)
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	0092      	lsls	r2, r2, #2
 8008460:	58d3      	ldr	r3, [r2, r3]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	18d3      	adds	r3, r2, r3
 8008466:	617b      	str	r3, [r7, #20]
			count++;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3301      	adds	r3, #1
 800846c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < MAX_FREQ_AVERAGE; i++) {
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	3301      	adds	r3, #1
 8008472:	60bb      	str	r3, [r7, #8]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	2b04      	cmp	r3, #4
 8008478:	dde9      	ble.n	800844e <handlerSensorData+0x56>
		}
	}

	if (count > 0) {
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	dd06      	ble.n	800848e <handlerSensorData+0x96>
		avrFreq = sumFreq / count;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	0019      	movs	r1, r3
 8008484:	6978      	ldr	r0, [r7, #20]
 8008486:	f7fa fa51 	bl	800292c <__udivsi3>
 800848a:	0003      	movs	r3, r0
 800848c:	613b      	str	r3, [r7, #16]

#if SKS_DEBUG_AVG_FREQUENCY
		xprintf("avrFeq: %d, sumFeq: %d, count:%d, currentFrequency: %d, \r\n",avrFreq, sumFreq, count,  g_appStats.tim15Freq);
	#endif

	if (avrFreq && g_appStats.tim15Freq) {
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d01e      	beq.n	80084d2 <handlerSensorData+0xda>
 8008494:	4b73      	ldr	r3, [pc, #460]	; (8008664 <handlerSensorData+0x26c>)
 8008496:	69db      	ldr	r3, [r3, #28]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d01a      	beq.n	80084d2 <handlerSensorData+0xda>
		if (!g_config.disableEma) {
 800849c:	4b73      	ldr	r3, [pc, #460]	; (800866c <handlerSensorData+0x274>)
 800849e:	7edb      	ldrb	r3, [r3, #27]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d113      	bne.n	80084cc <handlerSensorData+0xd4>
			addStock((float) avrFreq, &SensorEMA10);
 80084a4:	6938      	ldr	r0, [r7, #16]
 80084a6:	f7fb fa23 	bl	80038f0 <__aeabi_ui2f>
 80084aa:	1c03      	adds	r3, r0, #0
 80084ac:	1c18      	adds	r0, r3, #0
 80084ae:	f7fd f847 	bl	8005540 <__aeabi_f2d>
 80084b2:	4b6f      	ldr	r3, [pc, #444]	; (8008670 <handlerSensorData+0x278>)
 80084b4:	001a      	movs	r2, r3
 80084b6:	f7fd fa8f 	bl	80059d8 <addStock>
			avrFreq = SensorEMA10.lastEMA;
 80084ba:	4b6d      	ldr	r3, [pc, #436]	; (8008670 <handlerSensorData+0x278>)
 80084bc:	689a      	ldr	r2, [r3, #8]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	0010      	movs	r0, r2
 80084c2:	0019      	movs	r1, r3
 80084c4:	f7fa fbfe 	bl	8002cc4 <__aeabi_d2uiz>
 80084c8:	0003      	movs	r3, r0
 80084ca:	613b      	str	r3, [r7, #16]
			;
		}
		g_appStats.frequency = avrFreq; //use for set FULL and EMPTY this Frequency
 80084cc:	4b65      	ldr	r3, [pc, #404]	; (8008664 <handlerSensorData+0x26c>)
 80084ce:	693a      	ldr	r2, [r7, #16]
 80084d0:	621a      	str	r2, [r3, #32]
	}

	ERROR_STATE error = ERROR_STATE_NORMAL;
 80084d2:	1dfb      	adds	r3, r7, #7
 80084d4:	2200      	movs	r2, #0
 80084d6:	701a      	strb	r2, [r3, #0]

	if (!g_appStats.tim15Freq) {
 80084d8:	4b62      	ldr	r3, [pc, #392]	; (8008664 <handlerSensorData+0x26c>)
 80084da:	69db      	ldr	r3, [r3, #28]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d103      	bne.n	80084e8 <handlerSensorData+0xf0>
		error = ERROR_STATE_ZERO;
 80084e0:	1dfb      	adds	r3, r7, #7
 80084e2:	2201      	movs	r2, #1
 80084e4:	701a      	strb	r2, [r3, #0]
 80084e6:	e046      	b.n	8008576 <handlerSensorData+0x17e>
	} else if (g_config.emptyValue && avrFreq > (g_config.emptyValue * 1.1)) {
 80084e8:	4b60      	ldr	r3, [pc, #384]	; (800866c <handlerSensorData+0x274>)
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d019      	beq.n	8008524 <handlerSensorData+0x12c>
 80084f0:	6938      	ldr	r0, [r7, #16]
 80084f2:	f7fc ffff 	bl	80054f4 <__aeabi_ui2d>
 80084f6:	0004      	movs	r4, r0
 80084f8:	000d      	movs	r5, r1
 80084fa:	4b5c      	ldr	r3, [pc, #368]	; (800866c <handlerSensorData+0x274>)
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	0018      	movs	r0, r3
 8008500:	f7fc fff8 	bl	80054f4 <__aeabi_ui2d>
 8008504:	4a5b      	ldr	r2, [pc, #364]	; (8008674 <handlerSensorData+0x27c>)
 8008506:	4b5c      	ldr	r3, [pc, #368]	; (8008678 <handlerSensorData+0x280>)
 8008508:	f7fc f972 	bl	80047f0 <__aeabi_dmul>
 800850c:	0002      	movs	r2, r0
 800850e:	000b      	movs	r3, r1
 8008510:	0020      	movs	r0, r4
 8008512:	0029      	movs	r1, r5
 8008514:	f7fa fbaa 	bl	8002c6c <__aeabi_dcmpgt>
 8008518:	1e03      	subs	r3, r0, #0
 800851a:	d003      	beq.n	8008524 <handlerSensorData+0x12c>
		error = ERROR_STATE_OVER_EMPTY;
 800851c:	1dfb      	adds	r3, r7, #7
 800851e:	2202      	movs	r2, #2
 8008520:	701a      	strb	r2, [r3, #0]
 8008522:	e028      	b.n	8008576 <handlerSensorData+0x17e>
	} else if (g_config.fullValue && avrFreq < (g_config.fullValue * 0.9)) {
 8008524:	4b51      	ldr	r3, [pc, #324]	; (800866c <handlerSensorData+0x274>)
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d019      	beq.n	8008560 <handlerSensorData+0x168>
 800852c:	6938      	ldr	r0, [r7, #16]
 800852e:	f7fc ffe1 	bl	80054f4 <__aeabi_ui2d>
 8008532:	0004      	movs	r4, r0
 8008534:	000d      	movs	r5, r1
 8008536:	4b4d      	ldr	r3, [pc, #308]	; (800866c <handlerSensorData+0x274>)
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	0018      	movs	r0, r3
 800853c:	f7fc ffda 	bl	80054f4 <__aeabi_ui2d>
 8008540:	4a4e      	ldr	r2, [pc, #312]	; (800867c <handlerSensorData+0x284>)
 8008542:	4b4f      	ldr	r3, [pc, #316]	; (8008680 <handlerSensorData+0x288>)
 8008544:	f7fc f954 	bl	80047f0 <__aeabi_dmul>
 8008548:	0002      	movs	r2, r0
 800854a:	000b      	movs	r3, r1
 800854c:	0020      	movs	r0, r4
 800854e:	0029      	movs	r1, r5
 8008550:	f7fa fb78 	bl	8002c44 <__aeabi_dcmplt>
 8008554:	1e03      	subs	r3, r0, #0
 8008556:	d003      	beq.n	8008560 <handlerSensorData+0x168>
		error = ERROR_STATE_BELOW_FULL;
 8008558:	1dfb      	adds	r3, r7, #7
 800855a:	2203      	movs	r2, #3
 800855c:	701a      	strb	r2, [r3, #0]
 800855e:	e00a      	b.n	8008576 <handlerSensorData+0x17e>
	} else if (!g_config.fullValue && !g_config.emptyValue) {
 8008560:	4b42      	ldr	r3, [pc, #264]	; (800866c <handlerSensorData+0x274>)
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d106      	bne.n	8008576 <handlerSensorData+0x17e>
 8008568:	4b40      	ldr	r3, [pc, #256]	; (800866c <handlerSensorData+0x274>)
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d102      	bne.n	8008576 <handlerSensorData+0x17e>
		error = ERROR_STATE_NOT_SET_FULL_EMTY;
 8008570:	1dfb      	adds	r3, r7, #7
 8008572:	2204      	movs	r2, #4
 8008574:	701a      	strb	r2, [r3, #0]
	}

	g_appStats.errorState = error;
 8008576:	4b3b      	ldr	r3, [pc, #236]	; (8008664 <handlerSensorData+0x26c>)
 8008578:	1dfa      	adds	r2, r7, #7
 800857a:	2165      	movs	r1, #101	; 0x65
 800857c:	7812      	ldrb	r2, [r2, #0]
 800857e:	545a      	strb	r2, [r3, r1]

	if (error == ERROR_STATE_NORMAL) {
 8008580:	1dfb      	adds	r3, r7, #7
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d166      	bne.n	8008656 <handlerSensorData+0x25e>
		if (avrFreq > g_config.emptyValue) {
 8008588:	4b38      	ldr	r3, [pc, #224]	; (800866c <handlerSensorData+0x274>)
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	429a      	cmp	r2, r3
 8008590:	d903      	bls.n	800859a <handlerSensorData+0x1a2>
			avrFreq = g_config.emptyValue;
 8008592:	4b36      	ldr	r3, [pc, #216]	; (800866c <handlerSensorData+0x274>)
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	613b      	str	r3, [r7, #16]
 8008598:	e007      	b.n	80085aa <handlerSensorData+0x1b2>
		} else if (avrFreq < g_config.fullValue) {
 800859a:	4b34      	ldr	r3, [pc, #208]	; (800866c <handlerSensorData+0x274>)
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d202      	bcs.n	80085aa <handlerSensorData+0x1b2>
			avrFreq = g_config.fullValue;
 80085a4:	4b31      	ldr	r3, [pc, #196]	; (800866c <handlerSensorData+0x274>)
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	613b      	str	r3, [r7, #16]
		}

		if (lastFreg) {
 80085aa:	4b36      	ldr	r3, [pc, #216]	; (8008684 <handlerSensorData+0x28c>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d037      	beq.n	8008622 <handlerSensorData+0x22a>
			uint32_t diff = abs(avrFreq - lastFreg);
 80085b2:	4b34      	ldr	r3, [pc, #208]	; (8008684 <handlerSensorData+0x28c>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	17da      	asrs	r2, r3, #31
 80085bc:	189b      	adds	r3, r3, r2
 80085be:	4053      	eors	r3, r2
 80085c0:	603b      	str	r3, [r7, #0]
			if (diff > (lastFreg / 10) && cutOff < 10) {
 80085c2:	4b30      	ldr	r3, [pc, #192]	; (8008684 <handlerSensorData+0x28c>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	210a      	movs	r1, #10
 80085c8:	0018      	movs	r0, r3
 80085ca:	f7fa f9af 	bl	800292c <__udivsi3>
 80085ce:	0003      	movs	r3, r0
 80085d0:	001a      	movs	r2, r3
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d909      	bls.n	80085ec <handlerSensorData+0x1f4>
 80085d8:	4b2b      	ldr	r3, [pc, #172]	; (8008688 <handlerSensorData+0x290>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b09      	cmp	r3, #9
 80085de:	dc05      	bgt.n	80085ec <handlerSensorData+0x1f4>
				cutOff++;
 80085e0:	4b29      	ldr	r3, [pc, #164]	; (8008688 <handlerSensorData+0x290>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	1c5a      	adds	r2, r3, #1
 80085e6:	4b28      	ldr	r3, [pc, #160]	; (8008688 <handlerSensorData+0x290>)
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	e031      	b.n	8008650 <handlerSensorData+0x258>
			} else {
				if (!g_config.disableEma) {
 80085ec:	4b1f      	ldr	r3, [pc, #124]	; (800866c <handlerSensorData+0x274>)
 80085ee:	7edb      	ldrb	r3, [r3, #27]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d10f      	bne.n	8008614 <handlerSensorData+0x21c>
					addStock(avrFreq, &SensorEMA5);
 80085f4:	6938      	ldr	r0, [r7, #16]
 80085f6:	f7fc ff7d 	bl	80054f4 <__aeabi_ui2d>
 80085fa:	4b24      	ldr	r3, [pc, #144]	; (800868c <handlerSensorData+0x294>)
 80085fc:	001a      	movs	r2, r3
 80085fe:	f7fd f9eb 	bl	80059d8 <addStock>
					avrFreq = SensorEMA5.lastEMA;
 8008602:	4b22      	ldr	r3, [pc, #136]	; (800868c <handlerSensorData+0x294>)
 8008604:	689a      	ldr	r2, [r3, #8]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	0010      	movs	r0, r2
 800860a:	0019      	movs	r1, r3
 800860c:	f7fa fb5a 	bl	8002cc4 <__aeabi_d2uiz>
 8008610:	0003      	movs	r3, r0
 8008612:	613b      	str	r3, [r7, #16]
				}
				g_appStats.emaFrequency = avrFreq;
 8008614:	4b13      	ldr	r3, [pc, #76]	; (8008664 <handlerSensorData+0x26c>)
 8008616:	693a      	ldr	r2, [r7, #16]
 8008618:	625a      	str	r2, [r3, #36]	; 0x24
				cutOff = 0;
 800861a:	4b1b      	ldr	r3, [pc, #108]	; (8008688 <handlerSensorData+0x290>)
 800861c:	2200      	movs	r2, #0
 800861e:	601a      	str	r2, [r3, #0]
 8008620:	e016      	b.n	8008650 <handlerSensorData+0x258>
			}
		} else {
			if (!g_config.disableEma) {
 8008622:	4b12      	ldr	r3, [pc, #72]	; (800866c <handlerSensorData+0x274>)
 8008624:	7edb      	ldrb	r3, [r3, #27]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10f      	bne.n	800864a <handlerSensorData+0x252>
				addStock(avrFreq, &SensorEMA5);
 800862a:	6938      	ldr	r0, [r7, #16]
 800862c:	f7fc ff62 	bl	80054f4 <__aeabi_ui2d>
 8008630:	4b16      	ldr	r3, [pc, #88]	; (800868c <handlerSensorData+0x294>)
 8008632:	001a      	movs	r2, r3
 8008634:	f7fd f9d0 	bl	80059d8 <addStock>
				avrFreq = SensorEMA5.lastEMA;
 8008638:	4b14      	ldr	r3, [pc, #80]	; (800868c <handlerSensorData+0x294>)
 800863a:	689a      	ldr	r2, [r3, #8]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	0010      	movs	r0, r2
 8008640:	0019      	movs	r1, r3
 8008642:	f7fa fb3f 	bl	8002cc4 <__aeabi_d2uiz>
 8008646:	0003      	movs	r3, r0
 8008648:	613b      	str	r3, [r7, #16]
			}
			g_appStats.emaFrequency = avrFreq;
 800864a:	4b06      	ldr	r3, [pc, #24]	; (8008664 <handlerSensorData+0x26c>)
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	625a      	str	r2, [r3, #36]	; 0x24
		}

		lastFreg = avrFreq;
 8008650:	4b0c      	ldr	r3, [pc, #48]	; (8008684 <handlerSensorData+0x28c>)
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	601a      	str	r2, [r3, #0]
	}
}
 8008656:	46c0      	nop			; (mov r8, r8)
 8008658:	46bd      	mov	sp, r7
 800865a:	b006      	add	sp, #24
 800865c:	bdb0      	pop	{r4, r5, r7, pc}
 800865e:	46c0      	nop			; (mov r8, r8)
 8008660:	20000e1c 	.word	0x20000e1c
 8008664:	20000384 	.word	0x20000384
 8008668:	20000e08 	.word	0x20000e08
 800866c:	20000368 	.word	0x20000368
 8008670:	20000010 	.word	0x20000010
 8008674:	9999999a 	.word	0x9999999a
 8008678:	3ff19999 	.word	0x3ff19999
 800867c:	cccccccd 	.word	0xcccccccd
 8008680:	3feccccc 	.word	0x3feccccc
 8008684:	20000e20 	.word	0x20000e20
 8008688:	20000e24 	.word	0x20000e24
 800868c:	20000000 	.word	0x20000000

08008690 <calc_fuel_level>:

void calc_fuel_level(void) {
 8008690:	b590      	push	{r4, r7, lr}
 8008692:	b091      	sub	sp, #68	; 0x44
 8008694:	af00      	add	r7, sp, #0
	uint32_t diff = abs(g_config.emptyValue - g_config.fullValue);
 8008696:	4ba2      	ldr	r3, [pc, #648]	; (8008920 <calc_fuel_level+0x290>)
 8008698:	691a      	ldr	r2, [r3, #16]
 800869a:	4ba1      	ldr	r3, [pc, #644]	; (8008920 <calc_fuel_level+0x290>)
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	17da      	asrs	r2, r3, #31
 80086a2:	189b      	adds	r3, r3, r2
 80086a4:	4053      	eors	r3, r2
 80086a6:	623b      	str	r3, [r7, #32]

	if (g_config.emptyValue > g_config.fullValue && g_config.fullValue && g_config.emptyValue) {
 80086a8:	4b9d      	ldr	r3, [pc, #628]	; (8008920 <calc_fuel_level+0x290>)
 80086aa:	691a      	ldr	r2, [r3, #16]
 80086ac:	4b9c      	ldr	r3, [pc, #624]	; (8008920 <calc_fuel_level+0x290>)
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d800      	bhi.n	80086b6 <calc_fuel_level+0x26>
 80086b4:	e12f      	b.n	8008916 <calc_fuel_level+0x286>
 80086b6:	4b9a      	ldr	r3, [pc, #616]	; (8008920 <calc_fuel_level+0x290>)
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d100      	bne.n	80086c0 <calc_fuel_level+0x30>
 80086be:	e12a      	b.n	8008916 <calc_fuel_level+0x286>
 80086c0:	4b97      	ldr	r3, [pc, #604]	; (8008920 <calc_fuel_level+0x290>)
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d100      	bne.n	80086ca <calc_fuel_level+0x3a>
 80086c8:	e125      	b.n	8008916 <calc_fuel_level+0x286>
		int fuelLevel = g_appStats.fuelLevel;
 80086ca:	4b96      	ldr	r3, [pc, #600]	; (8008924 <calc_fuel_level+0x294>)
 80086cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ce:	63fb      	str	r3, [r7, #60]	; 0x3c

		if (g_appStats.emaFrequency == 0) {
 80086d0:	4b94      	ldr	r3, [pc, #592]	; (8008924 <calc_fuel_level+0x294>)
 80086d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d103      	bne.n	80086e0 <calc_fuel_level+0x50>
			g_appStats.directFuelLevel = 0;
 80086d8:	4b92      	ldr	r3, [pc, #584]	; (8008924 <calc_fuel_level+0x294>)
 80086da:	2200      	movs	r2, #0
 80086dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80086de:	e039      	b.n	8008754 <calc_fuel_level+0xc4>
		} else if (g_appStats.emaFrequency <= g_config.fullValue) {
 80086e0:	4b90      	ldr	r3, [pc, #576]	; (8008924 <calc_fuel_level+0x294>)
 80086e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086e4:	4b8e      	ldr	r3, [pc, #568]	; (8008920 <calc_fuel_level+0x290>)
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d803      	bhi.n	80086f4 <calc_fuel_level+0x64>
			g_appStats.directFuelLevel = MAX_LEVEL;
 80086ec:	4b8d      	ldr	r3, [pc, #564]	; (8008924 <calc_fuel_level+0x294>)
 80086ee:	4a8e      	ldr	r2, [pc, #568]	; (8008928 <calc_fuel_level+0x298>)
 80086f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80086f2:	e02f      	b.n	8008754 <calc_fuel_level+0xc4>
		} else if (g_appStats.emaFrequency >= g_config.emptyValue) {
 80086f4:	4b8b      	ldr	r3, [pc, #556]	; (8008924 <calc_fuel_level+0x294>)
 80086f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086f8:	4b89      	ldr	r3, [pc, #548]	; (8008920 <calc_fuel_level+0x290>)
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d303      	bcc.n	8008708 <calc_fuel_level+0x78>
			g_appStats.directFuelLevel = 0;
 8008700:	4b88      	ldr	r3, [pc, #544]	; (8008924 <calc_fuel_level+0x294>)
 8008702:	2200      	movs	r2, #0
 8008704:	62da      	str	r2, [r3, #44]	; 0x2c
 8008706:	e025      	b.n	8008754 <calc_fuel_level+0xc4>
		} else {
			float nValue = ((((g_config.emptyValue - g_appStats.emaFrequency) * g_config.fullValue)) / (float) (diff * g_appStats.emaFrequency)) * MAX_LEVEL;
 8008708:	4b85      	ldr	r3, [pc, #532]	; (8008920 <calc_fuel_level+0x290>)
 800870a:	691a      	ldr	r2, [r3, #16]
 800870c:	4b85      	ldr	r3, [pc, #532]	; (8008924 <calc_fuel_level+0x294>)
 800870e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008710:	1ad2      	subs	r2, r2, r3
 8008712:	4b83      	ldr	r3, [pc, #524]	; (8008920 <calc_fuel_level+0x290>)
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	4353      	muls	r3, r2
 8008718:	0018      	movs	r0, r3
 800871a:	f7fb f8e9 	bl	80038f0 <__aeabi_ui2f>
 800871e:	1c04      	adds	r4, r0, #0
 8008720:	4b80      	ldr	r3, [pc, #512]	; (8008924 <calc_fuel_level+0x294>)
 8008722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008724:	6a3a      	ldr	r2, [r7, #32]
 8008726:	4353      	muls	r3, r2
 8008728:	0018      	movs	r0, r3
 800872a:	f7fb f8e1 	bl	80038f0 <__aeabi_ui2f>
 800872e:	1c03      	adds	r3, r0, #0
 8008730:	1c19      	adds	r1, r3, #0
 8008732:	1c20      	adds	r0, r4, #0
 8008734:	f7fa fc82 	bl	800303c <__aeabi_fdiv>
 8008738:	1c03      	adds	r3, r0, #0
 800873a:	497c      	ldr	r1, [pc, #496]	; (800892c <calc_fuel_level+0x29c>)
 800873c:	1c18      	adds	r0, r3, #0
 800873e:	f7fa fd95 	bl	800326c <__aeabi_fmul>
 8008742:	1c03      	adds	r3, r0, #0
 8008744:	61fb      	str	r3, [r7, #28]
			g_appStats.directFuelLevel = (int) (nValue);
 8008746:	69f8      	ldr	r0, [r7, #28]
 8008748:	f7fb f864 	bl	8003814 <__aeabi_f2iz>
 800874c:	0003      	movs	r3, r0
 800874e:	001a      	movs	r2, r3
 8008750:	4b74      	ldr	r3, [pc, #464]	; (8008924 <calc_fuel_level+0x294>)
 8008752:	62da      	str	r2, [r3, #44]	; 0x2c
		}

		if (g_appStats.errorState == ERROR_STATE_NORMAL) {
 8008754:	4b73      	ldr	r3, [pc, #460]	; (8008924 <calc_fuel_level+0x294>)
 8008756:	2265      	movs	r2, #101	; 0x65
 8008758:	5c9b      	ldrb	r3, [r3, r2]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d102      	bne.n	8008764 <calc_fuel_level+0xd4>
			fuelLevel = g_appStats.directFuelLevel;
 800875e:	4b71      	ldr	r3, [pc, #452]	; (8008924 <calc_fuel_level+0x294>)
 8008760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008762:	63fb      	str	r3, [r7, #60]	; 0x3c
		}

		if (preErrorState != ERROR_STATE_NORMAL && g_appStats.errorState == ERROR_STATE_NORMAL) {
 8008764:	4b72      	ldr	r3, [pc, #456]	; (8008930 <calc_fuel_level+0x2a0>)
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d008      	beq.n	800877e <calc_fuel_level+0xee>
 800876c:	4b6d      	ldr	r3, [pc, #436]	; (8008924 <calc_fuel_level+0x294>)
 800876e:	2265      	movs	r2, #101	; 0x65
 8008770:	5c9b      	ldrb	r3, [r3, r2]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d103      	bne.n	800877e <calc_fuel_level+0xee>
			lastBackNormal = ulSecCount;
 8008776:	4b6f      	ldr	r3, [pc, #444]	; (8008934 <calc_fuel_level+0x2a4>)
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	4b6f      	ldr	r3, [pc, #444]	; (8008938 <calc_fuel_level+0x2a8>)
 800877c:	601a      	str	r2, [r3, #0]
		}

		preErrorState = g_appStats.errorState;
 800877e:	4b69      	ldr	r3, [pc, #420]	; (8008924 <calc_fuel_level+0x294>)
 8008780:	2265      	movs	r2, #101	; 0x65
 8008782:	5c9a      	ldrb	r2, [r3, r2]
 8008784:	4b6a      	ldr	r3, [pc, #424]	; (8008930 <calc_fuel_level+0x2a0>)
 8008786:	701a      	strb	r2, [r3, #0]
		float roll = (int) g_appStats.lsm6ds3.roll;
 8008788:	4b66      	ldr	r3, [pc, #408]	; (8008924 <calc_fuel_level+0x294>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	1c18      	adds	r0, r3, #0
 800878e:	f7fb f841 	bl	8003814 <__aeabi_f2iz>
 8008792:	0003      	movs	r3, r0
 8008794:	0018      	movs	r0, r3
 8008796:	f7fb f85d 	bl	8003854 <__aeabi_i2f>
 800879a:	1c03      	adds	r3, r0, #0
 800879c:	61bb      	str	r3, [r7, #24]
		float pitch = (int) g_appStats.lsm6ds3.pitch;
 800879e:	4b61      	ldr	r3, [pc, #388]	; (8008924 <calc_fuel_level+0x294>)
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	1c18      	adds	r0, r3, #0
 80087a4:	f7fb f836 	bl	8003814 <__aeabi_f2iz>
 80087a8:	0003      	movs	r3, r0
 80087aa:	0018      	movs	r0, r3
 80087ac:	f7fb f852 	bl	8003854 <__aeabi_i2f>
 80087b0:	1c03      	adds	r3, r0, #0
 80087b2:	617b      	str	r3, [r7, #20]
		float yaw = (int) g_appStats.lsm6ds3.yaw;
 80087b4:	4b5b      	ldr	r3, [pc, #364]	; (8008924 <calc_fuel_level+0x294>)
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	1c18      	adds	r0, r3, #0
 80087ba:	f7fb f82b 	bl	8003814 <__aeabi_f2iz>
 80087be:	0003      	movs	r3, r0
 80087c0:	0018      	movs	r0, r3
 80087c2:	f7fb f847 	bl	8003854 <__aeabi_i2f>
 80087c6:	1c03      	adds	r3, r0, #0
 80087c8:	613b      	str	r3, [r7, #16]

		if (g_appStats.errorState == ERROR_STATE_NORMAL
 80087ca:	4b56      	ldr	r3, [pc, #344]	; (8008924 <calc_fuel_level+0x294>)
 80087cc:	2265      	movs	r2, #101	; 0x65
 80087ce:	5c9b      	ldrb	r3, [r3, r2]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d156      	bne.n	8008882 <calc_fuel_level+0x1f2>
				&& ((!lastBackNormal && ulSecCount >= 3) || ((uint32_t) (ulSecCount - lastBackNormal) >= SKS_TRUNC_ERROR_SEC))) {
 80087d4:	4b58      	ldr	r3, [pc, #352]	; (8008938 <calc_fuel_level+0x2a8>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d103      	bne.n	80087e4 <calc_fuel_level+0x154>
 80087dc:	4b55      	ldr	r3, [pc, #340]	; (8008934 <calc_fuel_level+0x2a4>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2b02      	cmp	r3, #2
 80087e2:	d806      	bhi.n	80087f2 <calc_fuel_level+0x162>
 80087e4:	4b53      	ldr	r3, [pc, #332]	; (8008934 <calc_fuel_level+0x2a4>)
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	4b53      	ldr	r3, [pc, #332]	; (8008938 <calc_fuel_level+0x2a8>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	2b04      	cmp	r3, #4
 80087f0:	d947      	bls.n	8008882 <calc_fuel_level+0x1f2>
			int minSecCount = 0xFFFFFFFF;
 80087f2:	2301      	movs	r3, #1
 80087f4:	425b      	negs	r3, r3
 80087f6:	63bb      	str	r3, [r7, #56]	; 0x38
			int levelIdx = 0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	637b      	str	r3, [r7, #52]	; 0x34
			for (int i = 0; i < MAX_STORE_LEVEL; i++) {
 80087fc:	2300      	movs	r3, #0
 80087fe:	633b      	str	r3, [r7, #48]	; 0x30
 8008800:	e01b      	b.n	800883a <calc_fuel_level+0x1aa>
				STORE_LEVEL *p = &storeLevels[i];
 8008802:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008804:	0013      	movs	r3, r2
 8008806:	00db      	lsls	r3, r3, #3
 8008808:	1a9b      	subs	r3, r3, r2
 800880a:	009b      	lsls	r3, r3, #2
 800880c:	4a4b      	ldr	r2, [pc, #300]	; (800893c <calc_fuel_level+0x2ac>)
 800880e:	189b      	adds	r3, r3, r2
 8008810:	60fb      	str	r3, [r7, #12]
				if (!p->secCount) {
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d102      	bne.n	8008820 <calc_fuel_level+0x190>
					levelIdx = i;
 800881a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800881e:	e00f      	b.n	8008840 <calc_fuel_level+0x1b0>
				} else if (p->secCount < minSecCount) {
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008826:	429a      	cmp	r2, r3
 8008828:	d204      	bcs.n	8008834 <calc_fuel_level+0x1a4>
					levelIdx = i;
 800882a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882c:	637b      	str	r3, [r7, #52]	; 0x34
					minSecCount = p->secCount;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	63bb      	str	r3, [r7, #56]	; 0x38
			for (int i = 0; i < MAX_STORE_LEVEL; i++) {
 8008834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008836:	3301      	adds	r3, #1
 8008838:	633b      	str	r3, [r7, #48]	; 0x30
 800883a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883c:	2b1d      	cmp	r3, #29
 800883e:	dde0      	ble.n	8008802 <calc_fuel_level+0x172>
				}
			}

			STORE_LEVEL *p = &storeLevels[levelIdx];
 8008840:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008842:	0013      	movs	r3, r2
 8008844:	00db      	lsls	r3, r3, #3
 8008846:	1a9b      	subs	r3, r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4a3c      	ldr	r2, [pc, #240]	; (800893c <calc_fuel_level+0x2ac>)
 800884c:	189b      	adds	r3, r3, r2
 800884e:	60bb      	str	r3, [r7, #8]
			p->level = fuelLevel;
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008854:	619a      	str	r2, [r3, #24]
			p->secCount = ulSecCount;
 8008856:	4b37      	ldr	r3, [pc, #220]	; (8008934 <calc_fuel_level+0x2a4>)
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	601a      	str	r2, [r3, #0]
			p->x = roll;
 800885e:	69b8      	ldr	r0, [r7, #24]
 8008860:	f7fa ffd8 	bl	8003814 <__aeabi_f2iz>
 8008864:	0002      	movs	r2, r0
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	60da      	str	r2, [r3, #12]
			p->y = pitch;
 800886a:	6978      	ldr	r0, [r7, #20]
 800886c:	f7fa ffd2 	bl	8003814 <__aeabi_f2iz>
 8008870:	0002      	movs	r2, r0
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	611a      	str	r2, [r3, #16]
			p->z = yaw;
 8008876:	6938      	ldr	r0, [r7, #16]
 8008878:	f7fa ffcc 	bl	8003814 <__aeabi_f2iz>
 800887c:	0002      	movs	r2, r0
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	615a      	str	r2, [r3, #20]
		}

		int maxSecCount = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	62fb      	str	r3, [r7, #44]	; 0x2c
		int level = -1;
 8008886:	2301      	movs	r3, #1
 8008888:	425b      	negs	r3, r3
 800888a:	62bb      	str	r3, [r7, #40]	; 0x28
		for (int i = 0; i < MAX_STORE_LEVEL; i++) {
 800888c:	2300      	movs	r3, #0
 800888e:	627b      	str	r3, [r7, #36]	; 0x24
 8008890:	e034      	b.n	80088fc <calc_fuel_level+0x26c>
			STORE_LEVEL *p = &storeLevels[i];
 8008892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008894:	0013      	movs	r3, r2
 8008896:	00db      	lsls	r3, r3, #3
 8008898:	1a9b      	subs	r3, r3, r2
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	4a27      	ldr	r2, [pc, #156]	; (800893c <calc_fuel_level+0x2ac>)
 800889e:	189b      	adds	r3, r3, r2
 80088a0:	607b      	str	r3, [r7, #4]
			if (p->secCount) {
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d025      	beq.n	80088f6 <calc_fuel_level+0x266>
				if (p->secCount < (uint32_t) (ulSecCount - SKS_TRUNC_ERROR_SEC)) {
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	4b21      	ldr	r3, [pc, #132]	; (8008934 <calc_fuel_level+0x2a4>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	3b05      	subs	r3, #5
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d20f      	bcs.n	80088d8 <calc_fuel_level+0x248>
					if (p->secCount > maxSecCount && p->level) {
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088be:	429a      	cmp	r2, r3
 80088c0:	d919      	bls.n	80088f6 <calc_fuel_level+0x266>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d015      	beq.n	80088f6 <calc_fuel_level+0x266>
						maxSecCount = p->secCount;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	62fb      	str	r3, [r7, #44]	; 0x2c
						level = p->level;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80088d6:	e00e      	b.n	80088f6 <calc_fuel_level+0x266>
					}
				} else if (g_appStats.errorState != ERROR_STATE_NORMAL && p->secCount >= (uint32_t) (ulSecCount - SKS_TRUNC_ERROR_SEC)) {
 80088d8:	4b12      	ldr	r3, [pc, #72]	; (8008924 <calc_fuel_level+0x294>)
 80088da:	2265      	movs	r2, #101	; 0x65
 80088dc:	5c9b      	ldrb	r3, [r3, r2]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d009      	beq.n	80088f6 <calc_fuel_level+0x266>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	4b13      	ldr	r3, [pc, #76]	; (8008934 <calc_fuel_level+0x2a4>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3b05      	subs	r3, #5
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d302      	bcc.n	80088f6 <calc_fuel_level+0x266>
					p->secCount = 0;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < MAX_STORE_LEVEL; i++) {
 80088f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f8:	3301      	adds	r3, #1
 80088fa:	627b      	str	r3, [r7, #36]	; 0x24
 80088fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fe:	2b1d      	cmp	r3, #29
 8008900:	ddc7      	ble.n	8008892 <calc_fuel_level+0x202>
				}
			}
		}

		if (level != -1) {
 8008902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008904:	3301      	adds	r3, #1
 8008906:	d006      	beq.n	8008916 <calc_fuel_level+0x286>
			g_appStats.fuelLevel = level;
 8008908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800890a:	4b06      	ldr	r3, [pc, #24]	; (8008924 <calc_fuel_level+0x294>)
 800890c:	629a      	str	r2, [r3, #40]	; 0x28
			g_appStats.lastLevelSecCount = ulSecCount;
 800890e:	4b09      	ldr	r3, [pc, #36]	; (8008934 <calc_fuel_level+0x2a4>)
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	4b04      	ldr	r3, [pc, #16]	; (8008924 <calc_fuel_level+0x294>)
 8008914:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
}
 8008916:	46c0      	nop			; (mov r8, r8)
 8008918:	46bd      	mov	sp, r7
 800891a:	b011      	add	sp, #68	; 0x44
 800891c:	bd90      	pop	{r4, r7, pc}
 800891e:	46c0      	nop			; (mov r8, r8)
 8008920:	20000368 	.word	0x20000368
 8008924:	20000384 	.word	0x20000384
 8008928:	000003ff 	.word	0x000003ff
 800892c:	447fc000 	.word	0x447fc000
 8008930:	20000e00 	.word	0x20000e00
 8008934:	20000360 	.word	0x20000360
 8008938:	20000e04 	.word	0x20000e04
 800893c:	20000a88 	.word	0x20000a88

08008940 <output_data>:
static void output_data(void) {
 8008940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008942:	46de      	mov	lr, fp
 8008944:	4657      	mov	r7, sl
 8008946:	464e      	mov	r6, r9
 8008948:	4645      	mov	r5, r8
 800894a:	b5e0      	push	{r5, r6, r7, lr}
 800894c:	b0cd      	sub	sp, #308	; 0x134
 800894e:	af14      	add	r7, sp, #80	; 0x50
	if (ulSecCount < 2) {
 8008950:	4b45      	ldr	r3, [pc, #276]	; (8008a68 <output_data+0x128>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d801      	bhi.n	800895c <output_data+0x1c>
 8008958:	f001 f94a 	bl	8009bf0 <output_data+0x12b0>
	 if(lastGetTemper != ulSecCount) {
	 g_appStats.internalTemp = getTemperature();
	 lastGetTemper = ulSecCount;
	 }*/

	int roll = (int) g_appStats.lsm6ds3.roll;
 800895c:	4b43      	ldr	r3, [pc, #268]	; (8008a6c <output_data+0x12c>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	1c18      	adds	r0, r3, #0
 8008962:	f7fa ff57 	bl	8003814 <__aeabi_f2iz>
 8008966:	0003      	movs	r3, r0
 8008968:	647b      	str	r3, [r7, #68]	; 0x44
	int pitch = (int) g_appStats.lsm6ds3.pitch;
 800896a:	4b40      	ldr	r3, [pc, #256]	; (8008a6c <output_data+0x12c>)
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	1c18      	adds	r0, r3, #0
 8008970:	f7fa ff50 	bl	8003814 <__aeabi_f2iz>
 8008974:	0003      	movs	r3, r0
 8008976:	643b      	str	r3, [r7, #64]	; 0x40
	int yaw = (int) g_appStats.lsm6ds3.yaw;
 8008978:	4b3c      	ldr	r3, [pc, #240]	; (8008a6c <output_data+0x12c>)
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	1c18      	adds	r0, r3, #0
 800897e:	f7fa ff49 	bl	8003814 <__aeabi_f2iz>
 8008982:	0003      	movs	r3, r0
 8008984:	63fb      	str	r3, [r7, #60]	; 0x3c

	if (ulSecCount != lastStoreAverage) {
 8008986:	4b38      	ldr	r3, [pc, #224]	; (8008a68 <output_data+0x128>)
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	4b39      	ldr	r3, [pc, #228]	; (8008a70 <output_data+0x130>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	429a      	cmp	r2, r3
 8008990:	d101      	bne.n	8008996 <output_data+0x56>
 8008992:	f001 f92e 	bl	8009bf2 <output_data+0x12b2>
		calc_fuel_level();
 8008996:	f7ff fe7b 	bl	8008690 <calc_fuel_level>

		int fuelLevel = g_appStats.fuelLevel;
 800899a:	4b34      	ldr	r3, [pc, #208]	; (8008a6c <output_data+0x12c>)
 800899c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800899e:	22c4      	movs	r2, #196	; 0xc4
 80089a0:	2118      	movs	r1, #24
 80089a2:	1852      	adds	r2, r2, r1
 80089a4:	19d2      	adds	r2, r2, r7
 80089a6:	6013      	str	r3, [r2, #0]

		//store min 3D level
		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 80089a8:	2300      	movs	r3, #0
 80089aa:	22c0      	movs	r2, #192	; 0xc0
 80089ac:	1852      	adds	r2, r2, r1
 80089ae:	19d2      	adds	r2, r2, r7
 80089b0:	6013      	str	r3, [r2, #0]
 80089b2:	e06c      	b.n	8008a8e <output_data+0x14e>
			if (abs(roll) <= g_config.diffX && abs(pitch) <= g_config.diffY) {
 80089b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089b6:	17da      	asrs	r2, r3, #31
 80089b8:	189b      	adds	r3, r3, r2
 80089ba:	4053      	eors	r3, r2
 80089bc:	4a2d      	ldr	r2, [pc, #180]	; (8008a74 <output_data+0x134>)
 80089be:	7e12      	ldrb	r2, [r2, #24]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	dc5b      	bgt.n	8008a7c <output_data+0x13c>
 80089c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089c6:	17da      	asrs	r2, r3, #31
 80089c8:	189b      	adds	r3, r3, r2
 80089ca:	4053      	eors	r3, r2
 80089cc:	4a29      	ldr	r2, [pc, #164]	; (8008a74 <output_data+0x134>)
 80089ce:	7e52      	ldrb	r2, [r2, #25]
 80089d0:	4293      	cmp	r3, r2
 80089d2:	dc53      	bgt.n	8008a7c <output_data+0x13c>
				STORE_LEVEL *pMin = &min3DFreq[i];
 80089d4:	23c0      	movs	r3, #192	; 0xc0
 80089d6:	2218      	movs	r2, #24
 80089d8:	189b      	adds	r3, r3, r2
 80089da:	19db      	adds	r3, r3, r7
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	0013      	movs	r3, r2
 80089e0:	00db      	lsls	r3, r3, #3
 80089e2:	1a9b      	subs	r3, r3, r2
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4a24      	ldr	r2, [pc, #144]	; (8008a78 <output_data+0x138>)
 80089e8:	189b      	adds	r3, r3, r2
 80089ea:	63bb      	str	r3, [r7, #56]	; 0x38
				if (pMin->secCount == 0 || (ulSecCount - pMin->secCount) > (MAX_NO_AVERAGE * 2) || (abs(roll) <= abs(pMin->x) && abs(pitch) <= abs(pMin->y))) {
 80089ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d01c      	beq.n	8008a2e <output_data+0xee>
 80089f4:	4b1c      	ldr	r3, [pc, #112]	; (8008a68 <output_data+0x128>)
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	1ad3      	subs	r3, r2, r3
 80089fe:	2b1e      	cmp	r3, #30
 8008a00:	d815      	bhi.n	8008a2e <output_data+0xee>
 8008a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a04:	17d9      	asrs	r1, r3, #31
 8008a06:	185a      	adds	r2, r3, r1
 8008a08:	404a      	eors	r2, r1
 8008a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	17d9      	asrs	r1, r3, #31
 8008a10:	185b      	adds	r3, r3, r1
 8008a12:	404b      	eors	r3, r1
 8008a14:	429a      	cmp	r2, r3
 8008a16:	dc31      	bgt.n	8008a7c <output_data+0x13c>
 8008a18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a1a:	17d9      	asrs	r1, r3, #31
 8008a1c:	185a      	adds	r2, r3, r1
 8008a1e:	404a      	eors	r2, r1
 8008a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a22:	691b      	ldr	r3, [r3, #16]
 8008a24:	17d9      	asrs	r1, r3, #31
 8008a26:	185b      	adds	r3, r3, r1
 8008a28:	404b      	eors	r3, r1
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	dc26      	bgt.n	8008a7c <output_data+0x13c>
					pMin->secCount = ulSecCount;
 8008a2e:	4b0e      	ldr	r3, [pc, #56]	; (8008a68 <output_data+0x128>)
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a34:	601a      	str	r2, [r3, #0]
					pMin->frequency = g_appStats.emaFrequency;
 8008a36:	4b0d      	ldr	r3, [pc, #52]	; (8008a6c <output_data+0x12c>)
 8008a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a3c:	605a      	str	r2, [r3, #4]
					pMin->level = fuelLevel;
 8008a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a40:	22c4      	movs	r2, #196	; 0xc4
 8008a42:	2118      	movs	r1, #24
 8008a44:	1852      	adds	r2, r2, r1
 8008a46:	19d2      	adds	r2, r2, r7
 8008a48:	6812      	ldr	r2, [r2, #0]
 8008a4a:	619a      	str	r2, [r3, #24]
					pMin->vibration = g_appStats.vibrInt;
 8008a4c:	4b07      	ldr	r3, [pc, #28]	; (8008a6c <output_data+0x12c>)
 8008a4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a52:	609a      	str	r2, [r3, #8]
					pMin->x = roll;
 8008a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a58:	60da      	str	r2, [r3, #12]
					pMin->y = pitch;
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a5e:	611a      	str	r2, [r3, #16]
					pMin->z = yaw;
 8008a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a64:	615a      	str	r2, [r3, #20]
					break;
 8008a66:	e019      	b.n	8008a9c <output_data+0x15c>
 8008a68:	20000360 	.word	0x20000360
 8008a6c:	20000384 	.word	0x20000384
 8008a70:	200003f4 	.word	0x200003f4
 8008a74:	20000368 	.word	0x20000368
 8008a78:	2000059c 	.word	0x2000059c
		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 8008a7c:	22c0      	movs	r2, #192	; 0xc0
 8008a7e:	2118      	movs	r1, #24
 8008a80:	1853      	adds	r3, r2, r1
 8008a82:	19db      	adds	r3, r3, r7
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3301      	adds	r3, #1
 8008a88:	1852      	adds	r2, r2, r1
 8008a8a:	19d2      	adds	r2, r2, r7
 8008a8c:	6013      	str	r3, [r2, #0]
 8008a8e:	23c0      	movs	r3, #192	; 0xc0
 8008a90:	2218      	movs	r2, #24
 8008a92:	189b      	adds	r3, r3, r2
 8008a94:	19db      	adds	r3, r3, r7
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2b0e      	cmp	r3, #14
 8008a9a:	dd8b      	ble.n	80089b4 <output_data+0x74>
			}
		}
		//end store min 3D level

		//store same 3d level
		if (sameIdx >= MAX_NO_AVERAGE) {
 8008a9c:	4be5      	ldr	r3, [pc, #916]	; (8008e34 <output_data+0x4f4>)
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	2b0e      	cmp	r3, #14
 8008aa2:	d902      	bls.n	8008aaa <output_data+0x16a>
			sameIdx = 0;
 8008aa4:	4be3      	ldr	r3, [pc, #908]	; (8008e34 <output_data+0x4f4>)
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	701a      	strb	r2, [r3, #0]
		}

		if (abs(roll - prePulse.x) <= 1 && abs(pitch - prePulse.y) <= 1 && abs(roll) <= g_config.diffX && abs(pitch) <= g_config.diffY) {
 8008aaa:	4be3      	ldr	r3, [pc, #908]	; (8008e38 <output_data+0x4f8>)
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	da00      	bge.n	8008ab8 <output_data+0x178>
 8008ab6:	e081      	b.n	8008bbc <output_data+0x27c>
 8008ab8:	4bdf      	ldr	r3, [pc, #892]	; (8008e38 <output_data+0x4f8>)
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008abe:	1ad3      	subs	r3, r2, r3
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	dd00      	ble.n	8008ac6 <output_data+0x186>
 8008ac4:	e07a      	b.n	8008bbc <output_data+0x27c>
 8008ac6:	4bdc      	ldr	r3, [pc, #880]	; (8008e38 <output_data+0x4f8>)
 8008ac8:	691b      	ldr	r3, [r3, #16]
 8008aca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	3301      	adds	r3, #1
 8008ad0:	db74      	blt.n	8008bbc <output_data+0x27c>
 8008ad2:	4bd9      	ldr	r3, [pc, #868]	; (8008e38 <output_data+0x4f8>)
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	dc6e      	bgt.n	8008bbc <output_data+0x27c>
 8008ade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ae0:	17da      	asrs	r2, r3, #31
 8008ae2:	189b      	adds	r3, r3, r2
 8008ae4:	4053      	eors	r3, r2
 8008ae6:	4ad5      	ldr	r2, [pc, #852]	; (8008e3c <output_data+0x4fc>)
 8008ae8:	7e12      	ldrb	r2, [r2, #24]
 8008aea:	4293      	cmp	r3, r2
 8008aec:	dc66      	bgt.n	8008bbc <output_data+0x27c>
 8008aee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008af0:	17da      	asrs	r2, r3, #31
 8008af2:	189b      	adds	r3, r3, r2
 8008af4:	4053      	eors	r3, r2
 8008af6:	4ad1      	ldr	r2, [pc, #836]	; (8008e3c <output_data+0x4fc>)
 8008af8:	7e52      	ldrb	r2, [r2, #25]
 8008afa:	4293      	cmp	r3, r2
 8008afc:	dc5e      	bgt.n	8008bbc <output_data+0x27c>
			same3DFreq[sameIdx].secCount = ulSecCount;
 8008afe:	4bcd      	ldr	r3, [pc, #820]	; (8008e34 <output_data+0x4f4>)
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	0018      	movs	r0, r3
 8008b04:	4bce      	ldr	r3, [pc, #824]	; (8008e40 <output_data+0x500>)
 8008b06:	6819      	ldr	r1, [r3, #0]
 8008b08:	4ace      	ldr	r2, [pc, #824]	; (8008e44 <output_data+0x504>)
 8008b0a:	0003      	movs	r3, r0
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	1a1b      	subs	r3, r3, r0
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	5099      	str	r1, [r3, r2]
			same3DFreq[sameIdx].frequency = g_appStats.emaFrequency;
 8008b14:	4bc7      	ldr	r3, [pc, #796]	; (8008e34 <output_data+0x4f4>)
 8008b16:	781b      	ldrb	r3, [r3, #0]
 8008b18:	0018      	movs	r0, r3
 8008b1a:	4bcb      	ldr	r3, [pc, #812]	; (8008e48 <output_data+0x508>)
 8008b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b1e:	49c9      	ldr	r1, [pc, #804]	; (8008e44 <output_data+0x504>)
 8008b20:	0003      	movs	r3, r0
 8008b22:	00db      	lsls	r3, r3, #3
 8008b24:	1a1b      	subs	r3, r3, r0
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	18cb      	adds	r3, r1, r3
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	601a      	str	r2, [r3, #0]
			same3DFreq[sameIdx].level = fuelLevel;
 8008b2e:	4bc1      	ldr	r3, [pc, #772]	; (8008e34 <output_data+0x4f4>)
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	0019      	movs	r1, r3
 8008b34:	4ac3      	ldr	r2, [pc, #780]	; (8008e44 <output_data+0x504>)
 8008b36:	000b      	movs	r3, r1
 8008b38:	00db      	lsls	r3, r3, #3
 8008b3a:	1a5b      	subs	r3, r3, r1
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	18d3      	adds	r3, r2, r3
 8008b40:	3318      	adds	r3, #24
 8008b42:	22c4      	movs	r2, #196	; 0xc4
 8008b44:	2118      	movs	r1, #24
 8008b46:	1852      	adds	r2, r2, r1
 8008b48:	19d2      	adds	r2, r2, r7
 8008b4a:	6812      	ldr	r2, [r2, #0]
 8008b4c:	601a      	str	r2, [r3, #0]
			same3DFreq[sameIdx].vibration = g_appStats.vibrInt;
 8008b4e:	4bb9      	ldr	r3, [pc, #740]	; (8008e34 <output_data+0x4f4>)
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	0018      	movs	r0, r3
 8008b54:	4bbc      	ldr	r3, [pc, #752]	; (8008e48 <output_data+0x508>)
 8008b56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008b58:	49ba      	ldr	r1, [pc, #744]	; (8008e44 <output_data+0x504>)
 8008b5a:	0003      	movs	r3, r0
 8008b5c:	00db      	lsls	r3, r3, #3
 8008b5e:	1a1b      	subs	r3, r3, r0
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	18cb      	adds	r3, r1, r3
 8008b64:	3308      	adds	r3, #8
 8008b66:	601a      	str	r2, [r3, #0]
			same3DFreq[sameIdx].x = roll;
 8008b68:	4bb2      	ldr	r3, [pc, #712]	; (8008e34 <output_data+0x4f4>)
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	0019      	movs	r1, r3
 8008b6e:	4ab5      	ldr	r2, [pc, #724]	; (8008e44 <output_data+0x504>)
 8008b70:	000b      	movs	r3, r1
 8008b72:	00db      	lsls	r3, r3, #3
 8008b74:	1a5b      	subs	r3, r3, r1
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	18d3      	adds	r3, r2, r3
 8008b7a:	330c      	adds	r3, #12
 8008b7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b7e:	601a      	str	r2, [r3, #0]
			same3DFreq[sameIdx].y = pitch;
 8008b80:	4bac      	ldr	r3, [pc, #688]	; (8008e34 <output_data+0x4f4>)
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	0019      	movs	r1, r3
 8008b86:	4aaf      	ldr	r2, [pc, #700]	; (8008e44 <output_data+0x504>)
 8008b88:	000b      	movs	r3, r1
 8008b8a:	00db      	lsls	r3, r3, #3
 8008b8c:	1a5b      	subs	r3, r3, r1
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	18d3      	adds	r3, r2, r3
 8008b92:	3310      	adds	r3, #16
 8008b94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b96:	601a      	str	r2, [r3, #0]
			same3DFreq[sameIdx].z = yaw;
 8008b98:	4ba6      	ldr	r3, [pc, #664]	; (8008e34 <output_data+0x4f4>)
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	0019      	movs	r1, r3
 8008b9e:	4aa9      	ldr	r2, [pc, #676]	; (8008e44 <output_data+0x504>)
 8008ba0:	000b      	movs	r3, r1
 8008ba2:	00db      	lsls	r3, r3, #3
 8008ba4:	1a5b      	subs	r3, r3, r1
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	18d3      	adds	r3, r2, r3
 8008baa:	3314      	adds	r3, #20
 8008bac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008bae:	601a      	str	r2, [r3, #0]
			sameIdx++;
 8008bb0:	4ba0      	ldr	r3, [pc, #640]	; (8008e34 <output_data+0x4f4>)
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	4b9e      	ldr	r3, [pc, #632]	; (8008e34 <output_data+0x4f4>)
 8008bba:	701a      	strb	r2, [r3, #0]
		}

		prePulse.x = roll;
 8008bbc:	4b9e      	ldr	r3, [pc, #632]	; (8008e38 <output_data+0x4f8>)
 8008bbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bc0:	60da      	str	r2, [r3, #12]
		prePulse.y = pitch;
 8008bc2:	4b9d      	ldr	r3, [pc, #628]	; (8008e38 <output_data+0x4f8>)
 8008bc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008bc6:	611a      	str	r2, [r3, #16]
		//end store same 3d level

		//store average level
		if (idx >= MAX_NO_AVERAGE) {
 8008bc8:	4ba0      	ldr	r3, [pc, #640]	; (8008e4c <output_data+0x50c>)
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	2b0e      	cmp	r3, #14
 8008bce:	d902      	bls.n	8008bd6 <output_data+0x296>
			idx = 0;
 8008bd0:	4b9e      	ldr	r3, [pc, #632]	; (8008e4c <output_data+0x50c>)
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	701a      	strb	r2, [r3, #0]
		}

		avrFreq[idx].secCount = ulSecCount;
 8008bd6:	4b9d      	ldr	r3, [pc, #628]	; (8008e4c <output_data+0x50c>)
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	0018      	movs	r0, r3
 8008bdc:	4b98      	ldr	r3, [pc, #608]	; (8008e40 <output_data+0x500>)
 8008bde:	6819      	ldr	r1, [r3, #0]
 8008be0:	4a9b      	ldr	r2, [pc, #620]	; (8008e50 <output_data+0x510>)
 8008be2:	0003      	movs	r3, r0
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	1a1b      	subs	r3, r3, r0
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	5099      	str	r1, [r3, r2]
		avrFreq[idx].frequency = g_appStats.emaFrequency;
 8008bec:	4b97      	ldr	r3, [pc, #604]	; (8008e4c <output_data+0x50c>)
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	4b95      	ldr	r3, [pc, #596]	; (8008e48 <output_data+0x508>)
 8008bf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bf6:	4996      	ldr	r1, [pc, #600]	; (8008e50 <output_data+0x510>)
 8008bf8:	0003      	movs	r3, r0
 8008bfa:	00db      	lsls	r3, r3, #3
 8008bfc:	1a1b      	subs	r3, r3, r0
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	18cb      	adds	r3, r1, r3
 8008c02:	3304      	adds	r3, #4
 8008c04:	601a      	str	r2, [r3, #0]
		avrFreq[idx].level = fuelLevel;
 8008c06:	4b91      	ldr	r3, [pc, #580]	; (8008e4c <output_data+0x50c>)
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	0019      	movs	r1, r3
 8008c0c:	4a90      	ldr	r2, [pc, #576]	; (8008e50 <output_data+0x510>)
 8008c0e:	000b      	movs	r3, r1
 8008c10:	00db      	lsls	r3, r3, #3
 8008c12:	1a5b      	subs	r3, r3, r1
 8008c14:	009b      	lsls	r3, r3, #2
 8008c16:	18d3      	adds	r3, r2, r3
 8008c18:	3318      	adds	r3, #24
 8008c1a:	22c4      	movs	r2, #196	; 0xc4
 8008c1c:	2118      	movs	r1, #24
 8008c1e:	1852      	adds	r2, r2, r1
 8008c20:	19d2      	adds	r2, r2, r7
 8008c22:	6812      	ldr	r2, [r2, #0]
 8008c24:	601a      	str	r2, [r3, #0]
		avrFreq[idx].vibration = g_appStats.vibrInt;
 8008c26:	4b89      	ldr	r3, [pc, #548]	; (8008e4c <output_data+0x50c>)
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	0018      	movs	r0, r3
 8008c2c:	4b86      	ldr	r3, [pc, #536]	; (8008e48 <output_data+0x508>)
 8008c2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c30:	4987      	ldr	r1, [pc, #540]	; (8008e50 <output_data+0x510>)
 8008c32:	0003      	movs	r3, r0
 8008c34:	00db      	lsls	r3, r3, #3
 8008c36:	1a1b      	subs	r3, r3, r0
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	18cb      	adds	r3, r1, r3
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	601a      	str	r2, [r3, #0]
		avrFreq[idx].x = roll;
 8008c40:	4b82      	ldr	r3, [pc, #520]	; (8008e4c <output_data+0x50c>)
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	0019      	movs	r1, r3
 8008c46:	4a82      	ldr	r2, [pc, #520]	; (8008e50 <output_data+0x510>)
 8008c48:	000b      	movs	r3, r1
 8008c4a:	00db      	lsls	r3, r3, #3
 8008c4c:	1a5b      	subs	r3, r3, r1
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	18d3      	adds	r3, r2, r3
 8008c52:	330c      	adds	r3, #12
 8008c54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c56:	601a      	str	r2, [r3, #0]
		avrFreq[idx].y = pitch;
 8008c58:	4b7c      	ldr	r3, [pc, #496]	; (8008e4c <output_data+0x50c>)
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	0019      	movs	r1, r3
 8008c5e:	4a7c      	ldr	r2, [pc, #496]	; (8008e50 <output_data+0x510>)
 8008c60:	000b      	movs	r3, r1
 8008c62:	00db      	lsls	r3, r3, #3
 8008c64:	1a5b      	subs	r3, r3, r1
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	18d3      	adds	r3, r2, r3
 8008c6a:	3310      	adds	r3, #16
 8008c6c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c6e:	601a      	str	r2, [r3, #0]
		avrFreq[idx].z = yaw;
 8008c70:	4b76      	ldr	r3, [pc, #472]	; (8008e4c <output_data+0x50c>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	0019      	movs	r1, r3
 8008c76:	4a76      	ldr	r2, [pc, #472]	; (8008e50 <output_data+0x510>)
 8008c78:	000b      	movs	r3, r1
 8008c7a:	00db      	lsls	r3, r3, #3
 8008c7c:	1a5b      	subs	r3, r3, r1
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	18d3      	adds	r3, r2, r3
 8008c82:	3314      	adds	r3, #20
 8008c84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008c86:	601a      	str	r2, [r3, #0]
		idx++;
 8008c88:	4b70      	ldr	r3, [pc, #448]	; (8008e4c <output_data+0x50c>)
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	b2da      	uxtb	r2, r3
 8008c90:	4b6e      	ldr	r3, [pc, #440]	; (8008e4c <output_data+0x50c>)
 8008c92:	701a      	strb	r2, [r3, #0]
		//end store average level

		//store in range 3D
		if (abs(roll) <= g_config.diffX && abs(pitch) <= g_config.diffY) {
 8008c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c96:	17da      	asrs	r2, r3, #31
 8008c98:	189b      	adds	r3, r3, r2
 8008c9a:	4053      	eors	r3, r2
 8008c9c:	4a67      	ldr	r2, [pc, #412]	; (8008e3c <output_data+0x4fc>)
 8008c9e:	7e12      	ldrb	r2, [r2, #24]
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	dc6d      	bgt.n	8008d80 <output_data+0x440>
 8008ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ca6:	17da      	asrs	r2, r3, #31
 8008ca8:	189b      	adds	r3, r3, r2
 8008caa:	4053      	eors	r3, r2
 8008cac:	4a63      	ldr	r2, [pc, #396]	; (8008e3c <output_data+0x4fc>)
 8008cae:	7e52      	ldrb	r2, [r2, #25]
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	dc65      	bgt.n	8008d80 <output_data+0x440>
			if (idx3D >= MAX_NO_AVERAGE) {
 8008cb4:	4b67      	ldr	r3, [pc, #412]	; (8008e54 <output_data+0x514>)
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	2b0e      	cmp	r3, #14
 8008cba:	d902      	bls.n	8008cc2 <output_data+0x382>
				idx3D = 0;
 8008cbc:	4b65      	ldr	r3, [pc, #404]	; (8008e54 <output_data+0x514>)
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	701a      	strb	r2, [r3, #0]
			}

			avrFreq3D[idx3D].secCount = ulSecCount;
 8008cc2:	4b64      	ldr	r3, [pc, #400]	; (8008e54 <output_data+0x514>)
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	0018      	movs	r0, r3
 8008cc8:	4b5d      	ldr	r3, [pc, #372]	; (8008e40 <output_data+0x500>)
 8008cca:	6819      	ldr	r1, [r3, #0]
 8008ccc:	4a62      	ldr	r2, [pc, #392]	; (8008e58 <output_data+0x518>)
 8008cce:	0003      	movs	r3, r0
 8008cd0:	00db      	lsls	r3, r3, #3
 8008cd2:	1a1b      	subs	r3, r3, r0
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	5099      	str	r1, [r3, r2]
			avrFreq3D[idx3D].frequency = g_appStats.emaFrequency;
 8008cd8:	4b5e      	ldr	r3, [pc, #376]	; (8008e54 <output_data+0x514>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	0018      	movs	r0, r3
 8008cde:	4b5a      	ldr	r3, [pc, #360]	; (8008e48 <output_data+0x508>)
 8008ce0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ce2:	495d      	ldr	r1, [pc, #372]	; (8008e58 <output_data+0x518>)
 8008ce4:	0003      	movs	r3, r0
 8008ce6:	00db      	lsls	r3, r3, #3
 8008ce8:	1a1b      	subs	r3, r3, r0
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	18cb      	adds	r3, r1, r3
 8008cee:	3304      	adds	r3, #4
 8008cf0:	601a      	str	r2, [r3, #0]
			avrFreq3D[idx3D].level = fuelLevel;
 8008cf2:	4b58      	ldr	r3, [pc, #352]	; (8008e54 <output_data+0x514>)
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	0019      	movs	r1, r3
 8008cf8:	4a57      	ldr	r2, [pc, #348]	; (8008e58 <output_data+0x518>)
 8008cfa:	000b      	movs	r3, r1
 8008cfc:	00db      	lsls	r3, r3, #3
 8008cfe:	1a5b      	subs	r3, r3, r1
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	18d3      	adds	r3, r2, r3
 8008d04:	3318      	adds	r3, #24
 8008d06:	22c4      	movs	r2, #196	; 0xc4
 8008d08:	2118      	movs	r1, #24
 8008d0a:	1852      	adds	r2, r2, r1
 8008d0c:	19d2      	adds	r2, r2, r7
 8008d0e:	6812      	ldr	r2, [r2, #0]
 8008d10:	601a      	str	r2, [r3, #0]
			avrFreq3D[idx3D].vibration = g_appStats.vibrInt;
 8008d12:	4b50      	ldr	r3, [pc, #320]	; (8008e54 <output_data+0x514>)
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	0018      	movs	r0, r3
 8008d18:	4b4b      	ldr	r3, [pc, #300]	; (8008e48 <output_data+0x508>)
 8008d1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d1c:	494e      	ldr	r1, [pc, #312]	; (8008e58 <output_data+0x518>)
 8008d1e:	0003      	movs	r3, r0
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	1a1b      	subs	r3, r3, r0
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	18cb      	adds	r3, r1, r3
 8008d28:	3308      	adds	r3, #8
 8008d2a:	601a      	str	r2, [r3, #0]
			avrFreq3D[idx3D].x = roll;
 8008d2c:	4b49      	ldr	r3, [pc, #292]	; (8008e54 <output_data+0x514>)
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	0019      	movs	r1, r3
 8008d32:	4a49      	ldr	r2, [pc, #292]	; (8008e58 <output_data+0x518>)
 8008d34:	000b      	movs	r3, r1
 8008d36:	00db      	lsls	r3, r3, #3
 8008d38:	1a5b      	subs	r3, r3, r1
 8008d3a:	009b      	lsls	r3, r3, #2
 8008d3c:	18d3      	adds	r3, r2, r3
 8008d3e:	330c      	adds	r3, #12
 8008d40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d42:	601a      	str	r2, [r3, #0]
			avrFreq3D[idx3D].y = pitch;
 8008d44:	4b43      	ldr	r3, [pc, #268]	; (8008e54 <output_data+0x514>)
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	0019      	movs	r1, r3
 8008d4a:	4a43      	ldr	r2, [pc, #268]	; (8008e58 <output_data+0x518>)
 8008d4c:	000b      	movs	r3, r1
 8008d4e:	00db      	lsls	r3, r3, #3
 8008d50:	1a5b      	subs	r3, r3, r1
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	18d3      	adds	r3, r2, r3
 8008d56:	3310      	adds	r3, #16
 8008d58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d5a:	601a      	str	r2, [r3, #0]
			avrFreq3D[idx3D].z = yaw;
 8008d5c:	4b3d      	ldr	r3, [pc, #244]	; (8008e54 <output_data+0x514>)
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	0019      	movs	r1, r3
 8008d62:	4a3d      	ldr	r2, [pc, #244]	; (8008e58 <output_data+0x518>)
 8008d64:	000b      	movs	r3, r1
 8008d66:	00db      	lsls	r3, r3, #3
 8008d68:	1a5b      	subs	r3, r3, r1
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	18d3      	adds	r3, r2, r3
 8008d6e:	3314      	adds	r3, #20
 8008d70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008d72:	601a      	str	r2, [r3, #0]
			idx3D++;
 8008d74:	4b37      	ldr	r3, [pc, #220]	; (8008e54 <output_data+0x514>)
 8008d76:	781b      	ldrb	r3, [r3, #0]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	4b35      	ldr	r3, [pc, #212]	; (8008e54 <output_data+0x514>)
 8008d7e:	701a      	strb	r2, [r3, #0]
		}
		//end store in range 3D

		//reset all
		g_appStats.fuelLevel3D = -1; //ok
 8008d80:	4b31      	ldr	r3, [pc, #196]	; (8008e48 <output_data+0x508>)
 8008d82:	2201      	movs	r2, #1
 8008d84:	4252      	negs	r2, r2
 8008d86:	639a      	str	r2, [r3, #56]	; 0x38
		g_appStats.fuelLevel3DMin = -1; //ok
 8008d88:	4b2f      	ldr	r3, [pc, #188]	; (8008e48 <output_data+0x508>)
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	4252      	negs	r2, r2
 8008d8e:	63da      	str	r2, [r3, #60]	; 0x3c
		g_appStats.fuelLevel3DSame = -1;
 8008d90:	4b2d      	ldr	r3, [pc, #180]	; (8008e48 <output_data+0x508>)
 8008d92:	2201      	movs	r2, #1
 8008d94:	4252      	negs	r2, r2
 8008d96:	641a      	str	r2, [r3, #64]	; 0x40
		g_appStats.fuelLevelAvg = -1; //ok
 8008d98:	4b2b      	ldr	r3, [pc, #172]	; (8008e48 <output_data+0x508>)
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	4252      	negs	r2, r2
 8008d9e:	635a      	str	r2, [r3, #52]	; 0x34
		g_appStats.fuelLevelMinDiff = -1;
 8008da0:	4b29      	ldr	r3, [pc, #164]	; (8008e48 <output_data+0x508>)
 8008da2:	2201      	movs	r2, #1
 8008da4:	4252      	negs	r2, r2
 8008da6:	645a      	str	r2, [r3, #68]	; 0x44

		g_appStats.vibrInt = 0;
 8008da8:	4b27      	ldr	r3, [pc, #156]	; (8008e48 <output_data+0x508>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	649a      	str	r2, [r3, #72]	; 0x48

		lastStoreAverage = ulSecCount;
 8008dae:	4b24      	ldr	r3, [pc, #144]	; (8008e40 <output_data+0x500>)
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	4b2a      	ldr	r3, [pc, #168]	; (8008e5c <output_data+0x51c>)
 8008db4:	601a      	str	r2, [r3, #0]

		unsigned long min3Dx = 0;
 8008db6:	2300      	movs	r3, #0
 8008db8:	22bc      	movs	r2, #188	; 0xbc
 8008dba:	2118      	movs	r1, #24
 8008dbc:	1852      	adds	r2, r2, r1
 8008dbe:	19d2      	adds	r2, r2, r7
 8008dc0:	6013      	str	r3, [r2, #0]
		unsigned long min3Dy = 0;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	22b8      	movs	r2, #184	; 0xb8
 8008dc6:	1852      	adds	r2, r2, r1
 8008dc8:	19d2      	adds	r2, r2, r7
 8008dca:	6013      	str	r3, [r2, #0]
		unsigned long min3DVbr = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	22b4      	movs	r2, #180	; 0xb4
 8008dd0:	1852      	adds	r2, r2, r1
 8008dd2:	19d2      	adds	r2, r2, r7
 8008dd4:	6013      	str	r3, [r2, #0]

		unsigned long same3Dx = 0;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	22b0      	movs	r2, #176	; 0xb0
 8008dda:	1852      	adds	r2, r2, r1
 8008ddc:	19d2      	adds	r2, r2, r7
 8008dde:	6013      	str	r3, [r2, #0]
		unsigned long same3Dy = 0;
 8008de0:	2300      	movs	r3, #0
 8008de2:	22ac      	movs	r2, #172	; 0xac
 8008de4:	1852      	adds	r2, r2, r1
 8008de6:	19d2      	adds	r2, r2, r7
 8008de8:	6013      	str	r3, [r2, #0]
		unsigned long same3DVbr = 0;
 8008dea:	2300      	movs	r3, #0
 8008dec:	22a8      	movs	r2, #168	; 0xa8
 8008dee:	1852      	adds	r2, r2, r1
 8008df0:	19d2      	adds	r2, r2, r7
 8008df2:	6013      	str	r3, [r2, #0]
		unsigned long same3DSecCount = 0;
 8008df4:	2300      	movs	r3, #0
 8008df6:	22a4      	movs	r2, #164	; 0xa4
 8008df8:	1852      	adds	r2, r2, r1
 8008dfa:	19d2      	adds	r2, r2, r7
 8008dfc:	6013      	str	r3, [r2, #0]

		uint32_t sumAvrFeq = 0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	22a0      	movs	r2, #160	; 0xa0
 8008e02:	1852      	adds	r2, r2, r1
 8008e04:	19d2      	adds	r2, r2, r7
 8008e06:	6013      	str	r3, [r2, #0]
		int countAvr = 0;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	229c      	movs	r2, #156	; 0x9c
 8008e0c:	1852      	adds	r2, r2, r1
 8008e0e:	19d2      	adds	r2, r2, r7
 8008e10:	6013      	str	r3, [r2, #0]

		int sumMinDiff = -1;
 8008e12:	2301      	movs	r3, #1
 8008e14:	425b      	negs	r3, r3
 8008e16:	2298      	movs	r2, #152	; 0x98
 8008e18:	1852      	adds	r2, r2, r1
 8008e1a:	19d2      	adds	r2, r2, r7
 8008e1c:	6013      	str	r3, [r2, #0]
		long tmpSecCount = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	2294      	movs	r2, #148	; 0x94
 8008e22:	1852      	adds	r2, r2, r1
 8008e24:	19d2      	adds	r2, r2, r7
 8008e26:	6013      	str	r3, [r2, #0]

		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 8008e28:	2300      	movs	r3, #0
 8008e2a:	2290      	movs	r2, #144	; 0x90
 8008e2c:	1852      	adds	r2, r2, r1
 8008e2e:	19d2      	adds	r2, r2, r7
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	e10f      	b.n	8009054 <output_data+0x714>
 8008e34:	20000dd1 	.word	0x20000dd1
 8008e38:	20000de4 	.word	0x20000de4
 8008e3c:	20000368 	.word	0x20000368
 8008e40:	20000360 	.word	0x20000360
 8008e44:	200008e4 	.word	0x200008e4
 8008e48:	20000384 	.word	0x20000384
 8008e4c:	20000dd0 	.word	0x20000dd0
 8008e50:	200003f8 	.word	0x200003f8
 8008e54:	20000dd2 	.word	0x20000dd2
 8008e58:	20000740 	.word	0x20000740
 8008e5c:	200003f4 	.word	0x200003f4
			if (avrFreq[i].secCount) {
 8008e60:	498f      	ldr	r1, [pc, #572]	; (80090a0 <output_data+0x760>)
 8008e62:	2090      	movs	r0, #144	; 0x90
 8008e64:	2418      	movs	r4, #24
 8008e66:	1903      	adds	r3, r0, r4
 8008e68:	19db      	adds	r3, r3, r7
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	0013      	movs	r3, r2
 8008e6e:	00db      	lsls	r3, r3, #3
 8008e70:	1a9b      	subs	r3, r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	585b      	ldr	r3, [r3, r1]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d100      	bne.n	8008e7c <output_data+0x53c>
 8008e7a:	e0e2      	b.n	8009042 <output_data+0x702>
				sumAvrFeq += avrFreq[i].level;
 8008e7c:	4988      	ldr	r1, [pc, #544]	; (80090a0 <output_data+0x760>)
 8008e7e:	1903      	adds	r3, r0, r4
 8008e80:	19db      	adds	r3, r3, r7
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	0013      	movs	r3, r2
 8008e86:	00db      	lsls	r3, r3, #3
 8008e88:	1a9b      	subs	r3, r3, r2
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	18cb      	adds	r3, r1, r3
 8008e8e:	3318      	adds	r3, #24
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	001a      	movs	r2, r3
 8008e94:	21a0      	movs	r1, #160	; 0xa0
 8008e96:	190b      	adds	r3, r1, r4
 8008e98:	19db      	adds	r3, r3, r7
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	189b      	adds	r3, r3, r2
 8008e9e:	190a      	adds	r2, r1, r4
 8008ea0:	19d2      	adds	r2, r2, r7
 8008ea2:	6013      	str	r3, [r2, #0]
				countAvr++;
 8008ea4:	229c      	movs	r2, #156	; 0x9c
 8008ea6:	1913      	adds	r3, r2, r4
 8008ea8:	19db      	adds	r3, r3, r7
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	3301      	adds	r3, #1
 8008eae:	0021      	movs	r1, r4
 8008eb0:	1852      	adds	r2, r2, r1
 8008eb2:	19d2      	adds	r2, r2, r7
 8008eb4:	6013      	str	r3, [r2, #0]

				//count min diff
				int tmpCountMinDiff = 0;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	228c      	movs	r2, #140	; 0x8c
 8008eba:	1852      	adds	r2, r2, r1
 8008ebc:	19d2      	adds	r2, r2, r7
 8008ebe:	6013      	str	r3, [r2, #0]
				int tmpSumMinDiff = 0;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	2288      	movs	r2, #136	; 0x88
 8008ec4:	1852      	adds	r2, r2, r1
 8008ec6:	19d2      	adds	r2, r2, r7
 8008ec8:	6013      	str	r3, [r2, #0]
				int sumDiff = 0;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	2284      	movs	r2, #132	; 0x84
 8008ece:	1852      	adds	r2, r2, r1
 8008ed0:	19d2      	adds	r2, r2, r7
 8008ed2:	6013      	str	r3, [r2, #0]
				for (int j = 0; j < MAX_NO_AVERAGE; j++) {
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	2280      	movs	r2, #128	; 0x80
 8008ed8:	1852      	adds	r2, r2, r1
 8008eda:	19d2      	adds	r2, r2, r7
 8008edc:	6013      	str	r3, [r2, #0]
 8008ede:	e05e      	b.n	8008f9e <output_data+0x65e>
					if (avrFreq[j].secCount && i != j) {
 8008ee0:	496f      	ldr	r1, [pc, #444]	; (80090a0 <output_data+0x760>)
 8008ee2:	2480      	movs	r4, #128	; 0x80
 8008ee4:	2518      	movs	r5, #24
 8008ee6:	1963      	adds	r3, r4, r5
 8008ee8:	19db      	adds	r3, r3, r7
 8008eea:	681a      	ldr	r2, [r3, #0]
 8008eec:	0013      	movs	r3, r2
 8008eee:	00db      	lsls	r3, r3, #3
 8008ef0:	1a9b      	subs	r3, r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	585b      	ldr	r3, [r3, r1]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d048      	beq.n	8008f8c <output_data+0x64c>
 8008efa:	2090      	movs	r0, #144	; 0x90
 8008efc:	1943      	adds	r3, r0, r5
 8008efe:	19db      	adds	r3, r3, r7
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	1963      	adds	r3, r4, r5
 8008f04:	19db      	adds	r3, r3, r7
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d03f      	beq.n	8008f8c <output_data+0x64c>
						long diff = abs(avrFreq[i].level - avrFreq[j].level);
 8008f0c:	4964      	ldr	r1, [pc, #400]	; (80090a0 <output_data+0x760>)
 8008f0e:	1943      	adds	r3, r0, r5
 8008f10:	19db      	adds	r3, r3, r7
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	0013      	movs	r3, r2
 8008f16:	00db      	lsls	r3, r3, #3
 8008f18:	1a9b      	subs	r3, r3, r2
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	18cb      	adds	r3, r1, r3
 8008f1e:	3318      	adds	r3, #24
 8008f20:	6819      	ldr	r1, [r3, #0]
 8008f22:	485f      	ldr	r0, [pc, #380]	; (80090a0 <output_data+0x760>)
 8008f24:	1963      	adds	r3, r4, r5
 8008f26:	19db      	adds	r3, r3, r7
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	0013      	movs	r3, r2
 8008f2c:	00db      	lsls	r3, r3, #3
 8008f2e:	1a9b      	subs	r3, r3, r2
 8008f30:	009b      	lsls	r3, r3, #2
 8008f32:	18c3      	adds	r3, r0, r3
 8008f34:	3318      	adds	r3, #24
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	1acb      	subs	r3, r1, r3
 8008f3a:	17da      	asrs	r2, r3, #31
 8008f3c:	189b      	adds	r3, r3, r2
 8008f3e:	4053      	eors	r3, r2
 8008f40:	61fb      	str	r3, [r7, #28]
						tmpSumMinDiff += avrFreq[j].level;
 8008f42:	4957      	ldr	r1, [pc, #348]	; (80090a0 <output_data+0x760>)
 8008f44:	1963      	adds	r3, r4, r5
 8008f46:	19db      	adds	r3, r3, r7
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	0013      	movs	r3, r2
 8008f4c:	00db      	lsls	r3, r3, #3
 8008f4e:	1a9b      	subs	r3, r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	18cb      	adds	r3, r1, r3
 8008f54:	3318      	adds	r3, #24
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2188      	movs	r1, #136	; 0x88
 8008f5a:	194a      	adds	r2, r1, r5
 8008f5c:	19d2      	adds	r2, r2, r7
 8008f5e:	6812      	ldr	r2, [r2, #0]
 8008f60:	18d3      	adds	r3, r2, r3
 8008f62:	194a      	adds	r2, r1, r5
 8008f64:	19d2      	adds	r2, r2, r7
 8008f66:	6013      	str	r3, [r2, #0]
						sumDiff += diff;
 8008f68:	2184      	movs	r1, #132	; 0x84
 8008f6a:	194b      	adds	r3, r1, r5
 8008f6c:	19db      	adds	r3, r3, r7
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	18d3      	adds	r3, r2, r3
 8008f74:	194a      	adds	r2, r1, r5
 8008f76:	19d2      	adds	r2, r2, r7
 8008f78:	6013      	str	r3, [r2, #0]
						tmpCountMinDiff++;
 8008f7a:	228c      	movs	r2, #140	; 0x8c
 8008f7c:	0029      	movs	r1, r5
 8008f7e:	1953      	adds	r3, r2, r5
 8008f80:	19db      	adds	r3, r3, r7
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	3301      	adds	r3, #1
 8008f86:	1852      	adds	r2, r2, r1
 8008f88:	19d2      	adds	r2, r2, r7
 8008f8a:	6013      	str	r3, [r2, #0]
				for (int j = 0; j < MAX_NO_AVERAGE; j++) {
 8008f8c:	2280      	movs	r2, #128	; 0x80
 8008f8e:	2118      	movs	r1, #24
 8008f90:	1853      	adds	r3, r2, r1
 8008f92:	19db      	adds	r3, r3, r7
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	3301      	adds	r3, #1
 8008f98:	1852      	adds	r2, r2, r1
 8008f9a:	19d2      	adds	r2, r2, r7
 8008f9c:	6013      	str	r3, [r2, #0]
 8008f9e:	2380      	movs	r3, #128	; 0x80
 8008fa0:	2018      	movs	r0, #24
 8008fa2:	181b      	adds	r3, r3, r0
 8008fa4:	19db      	adds	r3, r3, r7
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2b0e      	cmp	r3, #14
 8008faa:	dd99      	ble.n	8008ee0 <output_data+0x5a0>
					}
				}

				//average
				if (tmpCountMinDiff && (sumMinDiff == -1 || (sumDiff < sumMinDiff && avrFreq[i].secCount > tmpSecCount))) {
 8008fac:	238c      	movs	r3, #140	; 0x8c
 8008fae:	181b      	adds	r3, r3, r0
 8008fb0:	19db      	adds	r3, r3, r7
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d044      	beq.n	8009042 <output_data+0x702>
 8008fb8:	2198      	movs	r1, #152	; 0x98
 8008fba:	180b      	adds	r3, r1, r0
 8008fbc:	19db      	adds	r3, r3, r7
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	d018      	beq.n	8008ff6 <output_data+0x6b6>
 8008fc4:	2384      	movs	r3, #132	; 0x84
 8008fc6:	181b      	adds	r3, r3, r0
 8008fc8:	19db      	adds	r3, r3, r7
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	180b      	adds	r3, r1, r0
 8008fce:	19db      	adds	r3, r3, r7
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	da35      	bge.n	8009042 <output_data+0x702>
 8008fd6:	4932      	ldr	r1, [pc, #200]	; (80090a0 <output_data+0x760>)
 8008fd8:	2390      	movs	r3, #144	; 0x90
 8008fda:	181b      	adds	r3, r3, r0
 8008fdc:	19db      	adds	r3, r3, r7
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	0013      	movs	r3, r2
 8008fe2:	00db      	lsls	r3, r3, #3
 8008fe4:	1a9b      	subs	r3, r3, r2
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	585a      	ldr	r2, [r3, r1]
 8008fea:	2394      	movs	r3, #148	; 0x94
 8008fec:	181b      	adds	r3, r3, r0
 8008fee:	19db      	adds	r3, r3, r7
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d925      	bls.n	8009042 <output_data+0x702>
					tmpSecCount = avrFreq[i].secCount;
 8008ff6:	492a      	ldr	r1, [pc, #168]	; (80090a0 <output_data+0x760>)
 8008ff8:	2390      	movs	r3, #144	; 0x90
 8008ffa:	2018      	movs	r0, #24
 8008ffc:	181b      	adds	r3, r3, r0
 8008ffe:	19db      	adds	r3, r3, r7
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	0013      	movs	r3, r2
 8009004:	00db      	lsls	r3, r3, #3
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	585b      	ldr	r3, [r3, r1]
 800900c:	2294      	movs	r2, #148	; 0x94
 800900e:	1812      	adds	r2, r2, r0
 8009010:	19d2      	adds	r2, r2, r7
 8009012:	6013      	str	r3, [r2, #0]
					sumMinDiff = sumDiff;
 8009014:	2384      	movs	r3, #132	; 0x84
 8009016:	181b      	adds	r3, r3, r0
 8009018:	19db      	adds	r3, r3, r7
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	2298      	movs	r2, #152	; 0x98
 800901e:	1812      	adds	r2, r2, r0
 8009020:	19d2      	adds	r2, r2, r7
 8009022:	6013      	str	r3, [r2, #0]
					g_appStats.fuelLevelMinDiff = (tmpSumMinDiff / tmpCountMinDiff);
 8009024:	238c      	movs	r3, #140	; 0x8c
 8009026:	0002      	movs	r2, r0
 8009028:	189b      	adds	r3, r3, r2
 800902a:	19db      	adds	r3, r3, r7
 800902c:	6819      	ldr	r1, [r3, #0]
 800902e:	2388      	movs	r3, #136	; 0x88
 8009030:	189b      	adds	r3, r3, r2
 8009032:	19db      	adds	r3, r3, r7
 8009034:	6818      	ldr	r0, [r3, #0]
 8009036:	f7f9 fd03 	bl	8002a40 <__divsi3>
 800903a:	0003      	movs	r3, r0
 800903c:	001a      	movs	r2, r3
 800903e:	4b19      	ldr	r3, [pc, #100]	; (80090a4 <output_data+0x764>)
 8009040:	645a      	str	r2, [r3, #68]	; 0x44
		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 8009042:	2290      	movs	r2, #144	; 0x90
 8009044:	2118      	movs	r1, #24
 8009046:	1853      	adds	r3, r2, r1
 8009048:	19db      	adds	r3, r3, r7
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3301      	adds	r3, #1
 800904e:	1852      	adds	r2, r2, r1
 8009050:	19d2      	adds	r2, r2, r7
 8009052:	6013      	str	r3, [r2, #0]
 8009054:	2390      	movs	r3, #144	; 0x90
 8009056:	2218      	movs	r2, #24
 8009058:	189b      	adds	r3, r3, r2
 800905a:	19db      	adds	r3, r3, r7
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b0e      	cmp	r3, #14
 8009060:	dc00      	bgt.n	8009064 <output_data+0x724>
 8009062:	e6fd      	b.n	8008e60 <output_data+0x520>
				}
			}
		}

		int start = 0;
 8009064:	2300      	movs	r3, #0
 8009066:	2294      	movs	r2, #148	; 0x94
 8009068:	18ba      	adds	r2, r7, r2
 800906a:	6013      	str	r3, [r2, #0]
		int startSame = 0;
 800906c:	2300      	movs	r3, #0
 800906e:	2290      	movs	r2, #144	; 0x90
 8009070:	18ba      	adds	r2, r7, r2
 8009072:	6013      	str	r3, [r2, #0]
		long ulSecCountMax = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	228c      	movs	r2, #140	; 0x8c
 8009078:	18ba      	adds	r2, r7, r2
 800907a:	6013      	str	r3, [r2, #0]
		uint32_t sumFeq3D = 0;
 800907c:	2300      	movs	r3, #0
 800907e:	2288      	movs	r2, #136	; 0x88
 8009080:	18ba      	adds	r2, r7, r2
 8009082:	6013      	str	r3, [r2, #0]
		int count3D = 0;
 8009084:	2300      	movs	r3, #0
 8009086:	2284      	movs	r2, #132	; 0x84
 8009088:	18ba      	adds	r2, r7, r2
 800908a:	6013      	str	r3, [r2, #0]

		uint32_t minDiffFeq3D = 0;
 800908c:	2300      	movs	r3, #0
 800908e:	2280      	movs	r2, #128	; 0x80
 8009090:	18ba      	adds	r2, r7, r2
 8009092:	6013      	str	r3, [r2, #0]
		int countMinDiff3D = 0;
 8009094:	2300      	movs	r3, #0
 8009096:	67fb      	str	r3, [r7, #124]	; 0x7c

		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 8009098:	2300      	movs	r3, #0
 800909a:	67bb      	str	r3, [r7, #120]	; 0x78
 800909c:	e25d      	b.n	800955a <output_data+0xc1a>
 800909e:	46c0      	nop			; (mov r8, r8)
 80090a0:	200003f8 	.word	0x200003f8
 80090a4:	20000384 	.word	0x20000384
			uint32_t diffTime = (uint32_t) (ulSecCount - avrFreq3D[i].secCount);
 80090a8:	4b7a      	ldr	r3, [pc, #488]	; (8009294 <output_data+0x954>)
 80090aa:	6819      	ldr	r1, [r3, #0]
 80090ac:	487a      	ldr	r0, [pc, #488]	; (8009298 <output_data+0x958>)
 80090ae:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80090b0:	0013      	movs	r3, r2
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	1a9b      	subs	r3, r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	581b      	ldr	r3, [r3, r0]
 80090ba:	1acb      	subs	r3, r1, r3
 80090bc:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (avrFreq3D[i].secCount && diffTime <= (g_config.timeout3D * 60)) {
 80090be:	4976      	ldr	r1, [pc, #472]	; (8009298 <output_data+0x958>)
 80090c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80090c2:	0013      	movs	r3, r2
 80090c4:	00db      	lsls	r3, r3, #3
 80090c6:	1a9b      	subs	r3, r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	585b      	ldr	r3, [r3, r1]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d100      	bne.n	80090d2 <output_data+0x792>
 80090d0:	e13f      	b.n	8009352 <output_data+0xa12>
 80090d2:	4b72      	ldr	r3, [pc, #456]	; (800929c <output_data+0x95c>)
 80090d4:	8a9b      	ldrh	r3, [r3, #20]
 80090d6:	001a      	movs	r2, r3
 80090d8:	0013      	movs	r3, r2
 80090da:	011b      	lsls	r3, r3, #4
 80090dc:	1a9b      	subs	r3, r3, r2
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	001a      	movs	r2, r3
 80090e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d900      	bls.n	80090ea <output_data+0x7aa>
 80090e8:	e133      	b.n	8009352 <output_data+0xa12>
				if (start == 0) {
 80090ea:	2494      	movs	r4, #148	; 0x94
 80090ec:	193b      	adds	r3, r7, r4
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d13c      	bne.n	800916e <output_data+0x82e>
					min3Dx = abs(avrFreq3D[i].x);
 80090f4:	4968      	ldr	r1, [pc, #416]	; (8009298 <output_data+0x958>)
 80090f6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80090f8:	0013      	movs	r3, r2
 80090fa:	00db      	lsls	r3, r3, #3
 80090fc:	1a9b      	subs	r3, r3, r2
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	18cb      	adds	r3, r1, r3
 8009102:	330c      	adds	r3, #12
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	17da      	asrs	r2, r3, #31
 8009108:	189b      	adds	r3, r3, r2
 800910a:	4053      	eors	r3, r2
 800910c:	22bc      	movs	r2, #188	; 0xbc
 800910e:	2018      	movs	r0, #24
 8009110:	1812      	adds	r2, r2, r0
 8009112:	19d2      	adds	r2, r2, r7
 8009114:	6013      	str	r3, [r2, #0]
					min3Dy = abs(avrFreq3D[i].y);
 8009116:	4960      	ldr	r1, [pc, #384]	; (8009298 <output_data+0x958>)
 8009118:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800911a:	0013      	movs	r3, r2
 800911c:	00db      	lsls	r3, r3, #3
 800911e:	1a9b      	subs	r3, r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	18cb      	adds	r3, r1, r3
 8009124:	3310      	adds	r3, #16
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	17da      	asrs	r2, r3, #31
 800912a:	189b      	adds	r3, r3, r2
 800912c:	4053      	eors	r3, r2
 800912e:	22b8      	movs	r2, #184	; 0xb8
 8009130:	1812      	adds	r2, r2, r0
 8009132:	19d2      	adds	r2, r2, r7
 8009134:	6013      	str	r3, [r2, #0]
					min3DVbr = avrFreq3D[i].vibration;
 8009136:	4958      	ldr	r1, [pc, #352]	; (8009298 <output_data+0x958>)
 8009138:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800913a:	0013      	movs	r3, r2
 800913c:	00db      	lsls	r3, r3, #3
 800913e:	1a9b      	subs	r3, r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	18cb      	adds	r3, r1, r3
 8009144:	3308      	adds	r3, #8
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	22b4      	movs	r2, #180	; 0xb4
 800914a:	1812      	adds	r2, r2, r0
 800914c:	19d2      	adds	r2, r2, r7
 800914e:	6013      	str	r3, [r2, #0]
					ulSecCountMax = avrFreq3D[i].secCount;
 8009150:	4951      	ldr	r1, [pc, #324]	; (8009298 <output_data+0x958>)
 8009152:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009154:	0013      	movs	r3, r2
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	1a9b      	subs	r3, r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	585b      	ldr	r3, [r3, r1]
 800915e:	228c      	movs	r2, #140	; 0x8c
 8009160:	18ba      	adds	r2, r7, r2
 8009162:	6013      	str	r3, [r2, #0]
					start++;
 8009164:	193b      	adds	r3, r7, r4
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3301      	adds	r3, #1
 800916a:	193a      	adds	r2, r7, r4
 800916c:	6013      	str	r3, [r2, #0]
				}

				if (abs(avrFreq3D[i].x) <= min3Dx && abs(avrFreq3D[i].y) <= min3Dy && avrFreq3D[i].vibration <= min3DVbr) {
 800916e:	494a      	ldr	r1, [pc, #296]	; (8009298 <output_data+0x958>)
 8009170:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009172:	0013      	movs	r3, r2
 8009174:	00db      	lsls	r3, r3, #3
 8009176:	1a9b      	subs	r3, r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	18cb      	adds	r3, r1, r3
 800917c:	330c      	adds	r3, #12
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	17da      	asrs	r2, r3, #31
 8009182:	189b      	adds	r3, r3, r2
 8009184:	4053      	eors	r3, r2
 8009186:	001a      	movs	r2, r3
 8009188:	20bc      	movs	r0, #188	; 0xbc
 800918a:	2618      	movs	r6, #24
 800918c:	1983      	adds	r3, r0, r6
 800918e:	19db      	adds	r3, r3, r7
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4293      	cmp	r3, r2
 8009194:	d360      	bcc.n	8009258 <output_data+0x918>
 8009196:	4940      	ldr	r1, [pc, #256]	; (8009298 <output_data+0x958>)
 8009198:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800919a:	0013      	movs	r3, r2
 800919c:	00db      	lsls	r3, r3, #3
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	18cb      	adds	r3, r1, r3
 80091a4:	3310      	adds	r3, #16
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	17da      	asrs	r2, r3, #31
 80091aa:	189b      	adds	r3, r3, r2
 80091ac:	4053      	eors	r3, r2
 80091ae:	001a      	movs	r2, r3
 80091b0:	24b8      	movs	r4, #184	; 0xb8
 80091b2:	19a3      	adds	r3, r4, r6
 80091b4:	19db      	adds	r3, r3, r7
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d34d      	bcc.n	8009258 <output_data+0x918>
 80091bc:	4936      	ldr	r1, [pc, #216]	; (8009298 <output_data+0x958>)
 80091be:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091c0:	0013      	movs	r3, r2
 80091c2:	00db      	lsls	r3, r3, #3
 80091c4:	1a9b      	subs	r3, r3, r2
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	18cb      	adds	r3, r1, r3
 80091ca:	3308      	adds	r3, #8
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	25b4      	movs	r5, #180	; 0xb4
 80091d0:	19aa      	adds	r2, r5, r6
 80091d2:	19d2      	adds	r2, r2, r7
 80091d4:	6812      	ldr	r2, [r2, #0]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d33e      	bcc.n	8009258 <output_data+0x918>
					min3Dx = abs(avrFreq3D[i].x);
 80091da:	492f      	ldr	r1, [pc, #188]	; (8009298 <output_data+0x958>)
 80091dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091de:	0013      	movs	r3, r2
 80091e0:	00db      	lsls	r3, r3, #3
 80091e2:	1a9b      	subs	r3, r3, r2
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	18cb      	adds	r3, r1, r3
 80091e8:	330c      	adds	r3, #12
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	17da      	asrs	r2, r3, #31
 80091ee:	189b      	adds	r3, r3, r2
 80091f0:	4053      	eors	r3, r2
 80091f2:	1982      	adds	r2, r0, r6
 80091f4:	19d2      	adds	r2, r2, r7
 80091f6:	6013      	str	r3, [r2, #0]
					min3Dy = abs(avrFreq3D[i].y);
 80091f8:	4927      	ldr	r1, [pc, #156]	; (8009298 <output_data+0x958>)
 80091fa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091fc:	0013      	movs	r3, r2
 80091fe:	00db      	lsls	r3, r3, #3
 8009200:	1a9b      	subs	r3, r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	18cb      	adds	r3, r1, r3
 8009206:	3310      	adds	r3, #16
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	17da      	asrs	r2, r3, #31
 800920c:	189b      	adds	r3, r3, r2
 800920e:	4053      	eors	r3, r2
 8009210:	19a2      	adds	r2, r4, r6
 8009212:	19d2      	adds	r2, r2, r7
 8009214:	6013      	str	r3, [r2, #0]
					min3DVbr = avrFreq3D[i].vibration;
 8009216:	4920      	ldr	r1, [pc, #128]	; (8009298 <output_data+0x958>)
 8009218:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800921a:	0013      	movs	r3, r2
 800921c:	00db      	lsls	r3, r3, #3
 800921e:	1a9b      	subs	r3, r3, r2
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	18cb      	adds	r3, r1, r3
 8009224:	3308      	adds	r3, #8
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	19aa      	adds	r2, r5, r6
 800922a:	19d2      	adds	r2, r2, r7
 800922c:	6013      	str	r3, [r2, #0]
					if (avrFreq3D[i].secCount >= ulSecCountMax) {
 800922e:	491a      	ldr	r1, [pc, #104]	; (8009298 <output_data+0x958>)
 8009230:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009232:	0013      	movs	r3, r2
 8009234:	00db      	lsls	r3, r3, #3
 8009236:	1a9b      	subs	r3, r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	585a      	ldr	r2, [r3, r1]
 800923c:	208c      	movs	r0, #140	; 0x8c
 800923e:	183b      	adds	r3, r7, r0
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	429a      	cmp	r2, r3
 8009244:	d308      	bcc.n	8009258 <output_data+0x918>
						ulSecCountMax = avrFreq3D[i].secCount;
 8009246:	4914      	ldr	r1, [pc, #80]	; (8009298 <output_data+0x958>)
 8009248:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800924a:	0013      	movs	r3, r2
 800924c:	00db      	lsls	r3, r3, #3
 800924e:	1a9b      	subs	r3, r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	585b      	ldr	r3, [r3, r1]
 8009254:	183a      	adds	r2, r7, r0
 8009256:	6013      	str	r3, [r2, #0]
					}
				}

				//sum to calculate average
				sumFeq3D += avrFreq3D[i].level;
 8009258:	490f      	ldr	r1, [pc, #60]	; (8009298 <output_data+0x958>)
 800925a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800925c:	0013      	movs	r3, r2
 800925e:	00db      	lsls	r3, r3, #3
 8009260:	1a9b      	subs	r3, r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	18cb      	adds	r3, r1, r3
 8009266:	3318      	adds	r3, #24
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	001a      	movs	r2, r3
 800926c:	2188      	movs	r1, #136	; 0x88
 800926e:	187b      	adds	r3, r7, r1
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	189b      	adds	r3, r3, r2
 8009274:	187a      	adds	r2, r7, r1
 8009276:	6013      	str	r3, [r2, #0]
				count3D++;
 8009278:	2284      	movs	r2, #132	; 0x84
 800927a:	18bb      	adds	r3, r7, r2
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	3301      	adds	r3, #1
 8009280:	18ba      	adds	r2, r7, r2
 8009282:	6013      	str	r3, [r2, #0]

				//check count
				uint32_t tmpMinDiffFeq3D = 0;
 8009284:	2300      	movs	r3, #0
 8009286:	677b      	str	r3, [r7, #116]	; 0x74
				int tmpCount3DMin = 0;
 8009288:	2300      	movs	r3, #0
 800928a:	673b      	str	r3, [r7, #112]	; 0x70
				for (int j = 0; j < MAX_NO_AVERAGE; j++) {
 800928c:	2300      	movs	r3, #0
 800928e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009290:	e052      	b.n	8009338 <output_data+0x9f8>
 8009292:	46c0      	nop			; (mov r8, r8)
 8009294:	20000360 	.word	0x20000360
 8009298:	20000740 	.word	0x20000740
 800929c:	20000368 	.word	0x20000368
					uint32_t diffTime1 = (uint32_t) (ulSecCount - avrFreq3D[j].secCount);
 80092a0:	4be3      	ldr	r3, [pc, #908]	; (8009630 <output_data+0xcf0>)
 80092a2:	6819      	ldr	r1, [r3, #0]
 80092a4:	48e3      	ldr	r0, [pc, #908]	; (8009634 <output_data+0xcf4>)
 80092a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092a8:	0013      	movs	r3, r2
 80092aa:	00db      	lsls	r3, r3, #3
 80092ac:	1a9b      	subs	r3, r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	581b      	ldr	r3, [r3, r0]
 80092b2:	1acb      	subs	r3, r1, r3
 80092b4:	62bb      	str	r3, [r7, #40]	; 0x28
					if (avrFreq3D[j].secCount && diffTime1 <= (g_config.timeout3D * 60)) {
 80092b6:	49df      	ldr	r1, [pc, #892]	; (8009634 <output_data+0xcf4>)
 80092b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092ba:	0013      	movs	r3, r2
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	1a9b      	subs	r3, r3, r2
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	585b      	ldr	r3, [r3, r1]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d034      	beq.n	8009332 <output_data+0x9f2>
 80092c8:	4bdb      	ldr	r3, [pc, #876]	; (8009638 <output_data+0xcf8>)
 80092ca:	8a9b      	ldrh	r3, [r3, #20]
 80092cc:	001a      	movs	r2, r3
 80092ce:	0013      	movs	r3, r2
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	1a9b      	subs	r3, r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	001a      	movs	r2, r3
 80092d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092da:	4293      	cmp	r3, r2
 80092dc:	d829      	bhi.n	8009332 <output_data+0x9f2>
						int diff = abs(avrFreq3D[i].level - avrFreq3D[j].level);
 80092de:	49d5      	ldr	r1, [pc, #852]	; (8009634 <output_data+0xcf4>)
 80092e0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80092e2:	0013      	movs	r3, r2
 80092e4:	00db      	lsls	r3, r3, #3
 80092e6:	1a9b      	subs	r3, r3, r2
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	18cb      	adds	r3, r1, r3
 80092ec:	3318      	adds	r3, #24
 80092ee:	6819      	ldr	r1, [r3, #0]
 80092f0:	48d0      	ldr	r0, [pc, #832]	; (8009634 <output_data+0xcf4>)
 80092f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092f4:	0013      	movs	r3, r2
 80092f6:	00db      	lsls	r3, r3, #3
 80092f8:	1a9b      	subs	r3, r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	18c3      	adds	r3, r0, r3
 80092fe:	3318      	adds	r3, #24
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	1acb      	subs	r3, r1, r3
 8009304:	17da      	asrs	r2, r3, #31
 8009306:	189b      	adds	r3, r3, r2
 8009308:	4053      	eors	r3, r2
 800930a:	627b      	str	r3, [r7, #36]	; 0x24

						if (diff < 10) {
 800930c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930e:	2b09      	cmp	r3, #9
 8009310:	dc0f      	bgt.n	8009332 <output_data+0x9f2>
							tmpMinDiffFeq3D += avrFreq3D[j].level;
 8009312:	49c8      	ldr	r1, [pc, #800]	; (8009634 <output_data+0xcf4>)
 8009314:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009316:	0013      	movs	r3, r2
 8009318:	00db      	lsls	r3, r3, #3
 800931a:	1a9b      	subs	r3, r3, r2
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	18cb      	adds	r3, r1, r3
 8009320:	3318      	adds	r3, #24
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	001a      	movs	r2, r3
 8009326:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009328:	189b      	adds	r3, r3, r2
 800932a:	677b      	str	r3, [r7, #116]	; 0x74
							tmpCount3DMin++;
 800932c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800932e:	3301      	adds	r3, #1
 8009330:	673b      	str	r3, [r7, #112]	; 0x70
				for (int j = 0; j < MAX_NO_AVERAGE; j++) {
 8009332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009334:	3301      	adds	r3, #1
 8009336:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800933a:	2b0e      	cmp	r3, #14
 800933c:	ddb0      	ble.n	80092a0 <output_data+0x960>
						}
					}
				}

				//average
				if (tmpCount3DMin > countMinDiff3D) {
 800933e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009340:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009342:	429a      	cmp	r2, r3
 8009344:	dd05      	ble.n	8009352 <output_data+0xa12>
					minDiffFeq3D = tmpMinDiffFeq3D;
 8009346:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009348:	2280      	movs	r2, #128	; 0x80
 800934a:	18ba      	adds	r2, r7, r2
 800934c:	6013      	str	r3, [r2, #0]
					countMinDiff3D = tmpCount3DMin;
 800934e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009350:	67fb      	str	r3, [r7, #124]	; 0x7c
				}
			}

			//check same 3d
			uint32_t diffTime2 = (uint32_t) (ulSecCount - same3DFreq[i].secCount);
 8009352:	4bb7      	ldr	r3, [pc, #732]	; (8009630 <output_data+0xcf0>)
 8009354:	6819      	ldr	r1, [r3, #0]
 8009356:	48b9      	ldr	r0, [pc, #740]	; (800963c <output_data+0xcfc>)
 8009358:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800935a:	0013      	movs	r3, r2
 800935c:	00db      	lsls	r3, r3, #3
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	581b      	ldr	r3, [r3, r0]
 8009364:	1acb      	subs	r3, r1, r3
 8009366:	623b      	str	r3, [r7, #32]
			if (same3DFreq[i].secCount && diffTime2 <= (g_config.timeout3D * 60)) {
 8009368:	49b4      	ldr	r1, [pc, #720]	; (800963c <output_data+0xcfc>)
 800936a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800936c:	0013      	movs	r3, r2
 800936e:	00db      	lsls	r3, r3, #3
 8009370:	1a9b      	subs	r3, r3, r2
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	585b      	ldr	r3, [r3, r1]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d100      	bne.n	800937c <output_data+0xa3c>
 800937a:	e0eb      	b.n	8009554 <output_data+0xc14>
 800937c:	4bae      	ldr	r3, [pc, #696]	; (8009638 <output_data+0xcf8>)
 800937e:	8a9b      	ldrh	r3, [r3, #20]
 8009380:	001a      	movs	r2, r3
 8009382:	0013      	movs	r3, r2
 8009384:	011b      	lsls	r3, r3, #4
 8009386:	1a9b      	subs	r3, r3, r2
 8009388:	009b      	lsls	r3, r3, #2
 800938a:	001a      	movs	r2, r3
 800938c:	6a3b      	ldr	r3, [r7, #32]
 800938e:	4293      	cmp	r3, r2
 8009390:	d900      	bls.n	8009394 <output_data+0xa54>
 8009392:	e0df      	b.n	8009554 <output_data+0xc14>
				if (startSame == 0) {
 8009394:	2490      	movs	r4, #144	; 0x90
 8009396:	193b      	adds	r3, r7, r4
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d148      	bne.n	8009430 <output_data+0xaf0>
					g_appStats.fuelLevel3DSame = same3DFreq[i].level;
 800939e:	49a7      	ldr	r1, [pc, #668]	; (800963c <output_data+0xcfc>)
 80093a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80093a2:	0013      	movs	r3, r2
 80093a4:	00db      	lsls	r3, r3, #3
 80093a6:	1a9b      	subs	r3, r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	18cb      	adds	r3, r1, r3
 80093ac:	3318      	adds	r3, #24
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	4ba3      	ldr	r3, [pc, #652]	; (8009640 <output_data+0xd00>)
 80093b2:	641a      	str	r2, [r3, #64]	; 0x40
					same3Dx = abs(same3DFreq[i].x);
 80093b4:	49a1      	ldr	r1, [pc, #644]	; (800963c <output_data+0xcfc>)
 80093b6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80093b8:	0013      	movs	r3, r2
 80093ba:	00db      	lsls	r3, r3, #3
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	18cb      	adds	r3, r1, r3
 80093c2:	330c      	adds	r3, #12
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	17da      	asrs	r2, r3, #31
 80093c8:	189b      	adds	r3, r3, r2
 80093ca:	4053      	eors	r3, r2
 80093cc:	22b0      	movs	r2, #176	; 0xb0
 80093ce:	2018      	movs	r0, #24
 80093d0:	1812      	adds	r2, r2, r0
 80093d2:	19d2      	adds	r2, r2, r7
 80093d4:	6013      	str	r3, [r2, #0]
					same3Dy = abs(same3DFreq[i].y);
 80093d6:	4999      	ldr	r1, [pc, #612]	; (800963c <output_data+0xcfc>)
 80093d8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80093da:	0013      	movs	r3, r2
 80093dc:	00db      	lsls	r3, r3, #3
 80093de:	1a9b      	subs	r3, r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	18cb      	adds	r3, r1, r3
 80093e4:	3310      	adds	r3, #16
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	17da      	asrs	r2, r3, #31
 80093ea:	189b      	adds	r3, r3, r2
 80093ec:	4053      	eors	r3, r2
 80093ee:	22ac      	movs	r2, #172	; 0xac
 80093f0:	1812      	adds	r2, r2, r0
 80093f2:	19d2      	adds	r2, r2, r7
 80093f4:	6013      	str	r3, [r2, #0]
					same3DVbr = same3DFreq[i].vibration;
 80093f6:	4991      	ldr	r1, [pc, #580]	; (800963c <output_data+0xcfc>)
 80093f8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80093fa:	0013      	movs	r3, r2
 80093fc:	00db      	lsls	r3, r3, #3
 80093fe:	1a9b      	subs	r3, r3, r2
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	18cb      	adds	r3, r1, r3
 8009404:	3308      	adds	r3, #8
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	22a8      	movs	r2, #168	; 0xa8
 800940a:	1812      	adds	r2, r2, r0
 800940c:	19d2      	adds	r2, r2, r7
 800940e:	6013      	str	r3, [r2, #0]
					same3DSecCount = same3DFreq[i].secCount;
 8009410:	498a      	ldr	r1, [pc, #552]	; (800963c <output_data+0xcfc>)
 8009412:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009414:	0013      	movs	r3, r2
 8009416:	00db      	lsls	r3, r3, #3
 8009418:	1a9b      	subs	r3, r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	585b      	ldr	r3, [r3, r1]
 800941e:	22a4      	movs	r2, #164	; 0xa4
 8009420:	1812      	adds	r2, r2, r0
 8009422:	19d2      	adds	r2, r2, r7
 8009424:	6013      	str	r3, [r2, #0]
					startSame++;
 8009426:	193b      	adds	r3, r7, r4
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	3301      	adds	r3, #1
 800942c:	193a      	adds	r2, r7, r4
 800942e:	6013      	str	r3, [r2, #0]
				}

				if (abs(same3DFreq[i].x) <= same3Dx && abs(same3DFreq[i].y) <= same3Dy && same3DFreq[i].vibration <= same3DVbr
 8009430:	4982      	ldr	r1, [pc, #520]	; (800963c <output_data+0xcfc>)
 8009432:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009434:	0013      	movs	r3, r2
 8009436:	00db      	lsls	r3, r3, #3
 8009438:	1a9b      	subs	r3, r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	18cb      	adds	r3, r1, r3
 800943e:	330c      	adds	r3, #12
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	17da      	asrs	r2, r3, #31
 8009444:	189b      	adds	r3, r3, r2
 8009446:	4053      	eors	r3, r2
 8009448:	001a      	movs	r2, r3
 800944a:	24b0      	movs	r4, #176	; 0xb0
 800944c:	2018      	movs	r0, #24
 800944e:	1823      	adds	r3, r4, r0
 8009450:	19db      	adds	r3, r3, r7
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4293      	cmp	r3, r2
 8009456:	d200      	bcs.n	800945a <output_data+0xb1a>
 8009458:	e07c      	b.n	8009554 <output_data+0xc14>
 800945a:	4978      	ldr	r1, [pc, #480]	; (800963c <output_data+0xcfc>)
 800945c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800945e:	0013      	movs	r3, r2
 8009460:	00db      	lsls	r3, r3, #3
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	18cb      	adds	r3, r1, r3
 8009468:	3310      	adds	r3, #16
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	17da      	asrs	r2, r3, #31
 800946e:	189b      	adds	r3, r3, r2
 8009470:	4053      	eors	r3, r2
 8009472:	001a      	movs	r2, r3
 8009474:	25ac      	movs	r5, #172	; 0xac
 8009476:	182b      	adds	r3, r5, r0
 8009478:	19db      	adds	r3, r3, r7
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4293      	cmp	r3, r2
 800947e:	d369      	bcc.n	8009554 <output_data+0xc14>
 8009480:	496e      	ldr	r1, [pc, #440]	; (800963c <output_data+0xcfc>)
 8009482:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009484:	0013      	movs	r3, r2
 8009486:	00db      	lsls	r3, r3, #3
 8009488:	1a9b      	subs	r3, r3, r2
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	18cb      	adds	r3, r1, r3
 800948e:	3308      	adds	r3, #8
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	26a8      	movs	r6, #168	; 0xa8
 8009494:	1831      	adds	r1, r6, r0
 8009496:	19ca      	adds	r2, r1, r7
 8009498:	6812      	ldr	r2, [r2, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	d35a      	bcc.n	8009554 <output_data+0xc14>
						&& same3DFreq[i].secCount >= same3DSecCount) {
 800949e:	4967      	ldr	r1, [pc, #412]	; (800963c <output_data+0xcfc>)
 80094a0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094a2:	0013      	movs	r3, r2
 80094a4:	00db      	lsls	r3, r3, #3
 80094a6:	1a9b      	subs	r3, r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	585b      	ldr	r3, [r3, r1]
 80094ac:	20a4      	movs	r0, #164	; 0xa4
 80094ae:	2218      	movs	r2, #24
 80094b0:	1881      	adds	r1, r0, r2
 80094b2:	19ca      	adds	r2, r1, r7
 80094b4:	6812      	ldr	r2, [r2, #0]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d84c      	bhi.n	8009554 <output_data+0xc14>
					g_appStats.fuelLevel3DSame = same3DFreq[i].level;
 80094ba:	4960      	ldr	r1, [pc, #384]	; (800963c <output_data+0xcfc>)
 80094bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094be:	0013      	movs	r3, r2
 80094c0:	00db      	lsls	r3, r3, #3
 80094c2:	1a9b      	subs	r3, r3, r2
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	18cb      	adds	r3, r1, r3
 80094c8:	3318      	adds	r3, #24
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	4b5c      	ldr	r3, [pc, #368]	; (8009640 <output_data+0xd00>)
 80094ce:	641a      	str	r2, [r3, #64]	; 0x40
					same3Dx = abs(same3DFreq[i].x);
 80094d0:	495a      	ldr	r1, [pc, #360]	; (800963c <output_data+0xcfc>)
 80094d2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094d4:	0013      	movs	r3, r2
 80094d6:	00db      	lsls	r3, r3, #3
 80094d8:	1a9b      	subs	r3, r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	18cb      	adds	r3, r1, r3
 80094de:	330c      	adds	r3, #12
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	17da      	asrs	r2, r3, #31
 80094e4:	189b      	adds	r3, r3, r2
 80094e6:	4053      	eors	r3, r2
 80094e8:	2218      	movs	r2, #24
 80094ea:	18a1      	adds	r1, r4, r2
 80094ec:	19ca      	adds	r2, r1, r7
 80094ee:	6013      	str	r3, [r2, #0]
					same3Dy = abs(same3DFreq[i].y);
 80094f0:	4952      	ldr	r1, [pc, #328]	; (800963c <output_data+0xcfc>)
 80094f2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094f4:	0013      	movs	r3, r2
 80094f6:	00db      	lsls	r3, r3, #3
 80094f8:	1a9b      	subs	r3, r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	18cb      	adds	r3, r1, r3
 80094fe:	3310      	adds	r3, #16
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	17da      	asrs	r2, r3, #31
 8009504:	189b      	adds	r3, r3, r2
 8009506:	4053      	eors	r3, r2
 8009508:	2418      	movs	r4, #24
 800950a:	192a      	adds	r2, r5, r4
 800950c:	19d2      	adds	r2, r2, r7
 800950e:	6013      	str	r3, [r2, #0]
					same3DVbr = same3DFreq[i].vibration;
 8009510:	494a      	ldr	r1, [pc, #296]	; (800963c <output_data+0xcfc>)
 8009512:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009514:	0013      	movs	r3, r2
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	18cb      	adds	r3, r1, r3
 800951e:	3308      	adds	r3, #8
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	1932      	adds	r2, r6, r4
 8009524:	19d2      	adds	r2, r2, r7
 8009526:	6013      	str	r3, [r2, #0]

					if (same3DFreq[i].secCount > same3DSecCount) {
 8009528:	4944      	ldr	r1, [pc, #272]	; (800963c <output_data+0xcfc>)
 800952a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800952c:	0013      	movs	r3, r2
 800952e:	00db      	lsls	r3, r3, #3
 8009530:	1a9b      	subs	r3, r3, r2
 8009532:	009b      	lsls	r3, r3, #2
 8009534:	585b      	ldr	r3, [r3, r1]
 8009536:	1902      	adds	r2, r0, r4
 8009538:	19d2      	adds	r2, r2, r7
 800953a:	6812      	ldr	r2, [r2, #0]
 800953c:	429a      	cmp	r2, r3
 800953e:	d209      	bcs.n	8009554 <output_data+0xc14>
						same3DSecCount = same3DFreq[i].secCount;
 8009540:	493e      	ldr	r1, [pc, #248]	; (800963c <output_data+0xcfc>)
 8009542:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009544:	0013      	movs	r3, r2
 8009546:	00db      	lsls	r3, r3, #3
 8009548:	1a9b      	subs	r3, r3, r2
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	585b      	ldr	r3, [r3, r1]
 800954e:	1902      	adds	r2, r0, r4
 8009550:	19d2      	adds	r2, r2, r7
 8009552:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < MAX_NO_AVERAGE; i++) {
 8009554:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009556:	3301      	adds	r3, #1
 8009558:	67bb      	str	r3, [r7, #120]	; 0x78
 800955a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800955c:	2b0e      	cmp	r3, #14
 800955e:	dc00      	bgt.n	8009562 <output_data+0xc22>
 8009560:	e5a2      	b.n	80090a8 <output_data+0x768>
					}
				}
			}
		}

		if (countMinDiff3D) {
 8009562:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009564:	2b00      	cmp	r3, #0
 8009566:	d00a      	beq.n	800957e <output_data+0xc3e>
			g_appStats.fuelLevel3DMin = (minDiffFeq3D / countMinDiff3D);
 8009568:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800956a:	0019      	movs	r1, r3
 800956c:	2380      	movs	r3, #128	; 0x80
 800956e:	18fb      	adds	r3, r7, r3
 8009570:	6818      	ldr	r0, [r3, #0]
 8009572:	f7f9 f9db 	bl	800292c <__udivsi3>
 8009576:	0003      	movs	r3, r0
 8009578:	001a      	movs	r2, r3
 800957a:	4b31      	ldr	r3, [pc, #196]	; (8009640 <output_data+0xd00>)
 800957c:	63da      	str	r2, [r3, #60]	; 0x3c
		}

		if (countAvr > 0) {
 800957e:	229c      	movs	r2, #156	; 0x9c
 8009580:	2018      	movs	r0, #24
 8009582:	1813      	adds	r3, r2, r0
 8009584:	19db      	adds	r3, r3, r7
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2b00      	cmp	r3, #0
 800958a:	dd0d      	ble.n	80095a8 <output_data+0xc68>
			g_appStats.fuelLevelAvg = (sumAvrFeq / countAvr);
 800958c:	1813      	adds	r3, r2, r0
 800958e:	19db      	adds	r3, r3, r7
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	0019      	movs	r1, r3
 8009594:	23a0      	movs	r3, #160	; 0xa0
 8009596:	181b      	adds	r3, r3, r0
 8009598:	19db      	adds	r3, r3, r7
 800959a:	6818      	ldr	r0, [r3, #0]
 800959c:	f7f9 f9c6 	bl	800292c <__udivsi3>
 80095a0:	0003      	movs	r3, r0
 80095a2:	001a      	movs	r2, r3
 80095a4:	4b26      	ldr	r3, [pc, #152]	; (8009640 <output_data+0xd00>)
 80095a6:	635a      	str	r2, [r3, #52]	; 0x34
		}

		if (count3D) {
 80095a8:	2284      	movs	r2, #132	; 0x84
 80095aa:	18bb      	adds	r3, r7, r2
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d00b      	beq.n	80095ca <output_data+0xc8a>
			g_appStats.fuelLevel3D = (sumFeq3D / count3D);
 80095b2:	18bb      	adds	r3, r7, r2
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	0019      	movs	r1, r3
 80095b8:	2388      	movs	r3, #136	; 0x88
 80095ba:	18fb      	adds	r3, r7, r3
 80095bc:	6818      	ldr	r0, [r3, #0]
 80095be:	f7f9 f9b5 	bl	800292c <__udivsi3>
 80095c2:	0003      	movs	r3, r0
 80095c4:	001a      	movs	r2, r3
 80095c6:	4b1e      	ldr	r3, [pc, #120]	; (8009640 <output_data+0xd00>)
 80095c8:	639a      	str	r2, [r3, #56]	; 0x38
		}

		int diff3D = -1;
 80095ca:	2301      	movs	r3, #1
 80095cc:	425b      	negs	r3, r3
 80095ce:	66bb      	str	r3, [r7, #104]	; 0x68

		if (ulSecCountMax) {
 80095d0:	218c      	movs	r1, #140	; 0x8c
 80095d2:	187b      	adds	r3, r7, r1
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d005      	beq.n	80095e6 <output_data+0xca6>
			diff3D = (ulSecCount - ulSecCountMax);
 80095da:	4b15      	ldr	r3, [pc, #84]	; (8009630 <output_data+0xcf0>)
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	187b      	adds	r3, r7, r1
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	1ad3      	subs	r3, r2, r3
 80095e4:	66bb      	str	r3, [r7, #104]	; 0x68
		}

		int step = 0;
 80095e6:	2300      	movs	r3, #0
 80095e8:	667b      	str	r3, [r7, #100]	; 0x64

		if (g_config.filterMode == AVERAGE_MODE) {
 80095ea:	4b13      	ldr	r3, [pc, #76]	; (8009638 <output_data+0xcf8>)
 80095ec:	7ddb      	ldrb	r3, [r3, #23]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d137      	bne.n	8009662 <output_data+0xd22>
			step = 1;
 80095f2:	2301      	movs	r3, #1
 80095f4:	667b      	str	r3, [r7, #100]	; 0x64

			if (g_appStats.fuelLevel3DMin != -1) {
 80095f6:	4b12      	ldr	r3, [pc, #72]	; (8009640 <output_data+0xd00>)
 80095f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095fa:	3301      	adds	r3, #1
 80095fc:	d009      	beq.n	8009612 <output_data+0xcd2>
				fuelLevel = g_appStats.fuelLevel3DMin;
 80095fe:	4b10      	ldr	r3, [pc, #64]	; (8009640 <output_data+0xd00>)
 8009600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009602:	22c4      	movs	r2, #196	; 0xc4
 8009604:	2118      	movs	r1, #24
 8009606:	1852      	adds	r2, r2, r1
 8009608:	19d2      	adds	r2, r2, r7
 800960a:	6013      	str	r3, [r2, #0]
				step = 11;
 800960c:	230b      	movs	r3, #11
 800960e:	667b      	str	r3, [r7, #100]	; 0x64
 8009610:	e1ad      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevel3D != -1) {
 8009612:	4b0b      	ldr	r3, [pc, #44]	; (8009640 <output_data+0xd00>)
 8009614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009616:	3301      	adds	r3, #1
 8009618:	d014      	beq.n	8009644 <output_data+0xd04>
				fuelLevel = g_appStats.fuelLevel3D;
 800961a:	4b09      	ldr	r3, [pc, #36]	; (8009640 <output_data+0xd00>)
 800961c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800961e:	22c4      	movs	r2, #196	; 0xc4
 8009620:	2118      	movs	r1, #24
 8009622:	1852      	adds	r2, r2, r1
 8009624:	19d2      	adds	r2, r2, r7
 8009626:	6013      	str	r3, [r2, #0]
				step = 12;
 8009628:	230c      	movs	r3, #12
 800962a:	667b      	str	r3, [r7, #100]	; 0x64
 800962c:	e19f      	b.n	800996e <output_data+0x102e>
 800962e:	46c0      	nop			; (mov r8, r8)
 8009630:	20000360 	.word	0x20000360
 8009634:	20000740 	.word	0x20000740
 8009638:	20000368 	.word	0x20000368
 800963c:	200008e4 	.word	0x200008e4
 8009640:	20000384 	.word	0x20000384
			} else if (g_appStats.fuelLevelAvg != -1) {
 8009644:	4bc0      	ldr	r3, [pc, #768]	; (8009948 <output_data+0x1008>)
 8009646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009648:	3301      	adds	r3, #1
 800964a:	d100      	bne.n	800964e <output_data+0xd0e>
 800964c:	e18f      	b.n	800996e <output_data+0x102e>
				fuelLevel = g_appStats.fuelLevelAvg;
 800964e:	4bbe      	ldr	r3, [pc, #760]	; (8009948 <output_data+0x1008>)
 8009650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009652:	22c4      	movs	r2, #196	; 0xc4
 8009654:	2118      	movs	r1, #24
 8009656:	1852      	adds	r2, r2, r1
 8009658:	19d2      	adds	r2, r2, r7
 800965a:	6013      	str	r3, [r2, #0]
				step = 13;
 800965c:	230d      	movs	r3, #13
 800965e:	667b      	str	r3, [r7, #100]	; 0x64
 8009660:	e185      	b.n	800996e <output_data+0x102e>
			}
		} else if (g_config.filterMode == COMPARE_MODE) {
 8009662:	4bba      	ldr	r3, [pc, #744]	; (800994c <output_data+0x100c>)
 8009664:	7ddb      	ldrb	r3, [r3, #23]
 8009666:	2b02      	cmp	r3, #2
 8009668:	d000      	beq.n	800966c <output_data+0xd2c>
 800966a:	e0c6      	b.n	80097fa <output_data+0xeba>
			step = 2;
 800966c:	2302      	movs	r3, #2
 800966e:	667b      	str	r3, [r7, #100]	; 0x64

			if (g_appStats.fuelLevel3DSame != -1) {
 8009670:	4bb5      	ldr	r3, [pc, #724]	; (8009948 <output_data+0x1008>)
 8009672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009674:	3301      	adds	r3, #1
 8009676:	d009      	beq.n	800968c <output_data+0xd4c>
				step = 21;
 8009678:	2315      	movs	r3, #21
 800967a:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DSame;
 800967c:	4bb2      	ldr	r3, [pc, #712]	; (8009948 <output_data+0x1008>)
 800967e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009680:	22c4      	movs	r2, #196	; 0xc4
 8009682:	2118      	movs	r1, #24
 8009684:	1852      	adds	r2, r2, r1
 8009686:	19d2      	adds	r2, r2, r7
 8009688:	6013      	str	r3, [r2, #0]
 800968a:	e028      	b.n	80096de <output_data+0xd9e>
			} else if (g_appStats.fuelLevel3DMin != -1) {
 800968c:	4bae      	ldr	r3, [pc, #696]	; (8009948 <output_data+0x1008>)
 800968e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009690:	3301      	adds	r3, #1
 8009692:	d009      	beq.n	80096a8 <output_data+0xd68>
				step = 22;
 8009694:	2316      	movs	r3, #22
 8009696:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DMin;
 8009698:	4bab      	ldr	r3, [pc, #684]	; (8009948 <output_data+0x1008>)
 800969a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800969c:	22c4      	movs	r2, #196	; 0xc4
 800969e:	2118      	movs	r1, #24
 80096a0:	1852      	adds	r2, r2, r1
 80096a2:	19d2      	adds	r2, r2, r7
 80096a4:	6013      	str	r3, [r2, #0]
 80096a6:	e01a      	b.n	80096de <output_data+0xd9e>
			} else if (g_appStats.fuelLevel3D != -1) {
 80096a8:	4ba7      	ldr	r3, [pc, #668]	; (8009948 <output_data+0x1008>)
 80096aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ac:	3301      	adds	r3, #1
 80096ae:	d009      	beq.n	80096c4 <output_data+0xd84>
				step = 23;
 80096b0:	2317      	movs	r3, #23
 80096b2:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3D;
 80096b4:	4ba4      	ldr	r3, [pc, #656]	; (8009948 <output_data+0x1008>)
 80096b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b8:	22c4      	movs	r2, #196	; 0xc4
 80096ba:	2118      	movs	r1, #24
 80096bc:	1852      	adds	r2, r2, r1
 80096be:	19d2      	adds	r2, r2, r7
 80096c0:	6013      	str	r3, [r2, #0]
 80096c2:	e00c      	b.n	80096de <output_data+0xd9e>
			} else if (g_appStats.fuelLevelAvg != -1) {
 80096c4:	4ba0      	ldr	r3, [pc, #640]	; (8009948 <output_data+0x1008>)
 80096c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096c8:	3301      	adds	r3, #1
 80096ca:	d008      	beq.n	80096de <output_data+0xd9e>
				step = 24;
 80096cc:	2318      	movs	r3, #24
 80096ce:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevelAvg;
 80096d0:	4b9d      	ldr	r3, [pc, #628]	; (8009948 <output_data+0x1008>)
 80096d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096d4:	22c4      	movs	r2, #196	; 0xc4
 80096d6:	2118      	movs	r1, #24
 80096d8:	1852      	adds	r2, r2, r1
 80096da:	19d2      	adds	r2, r2, r7
 80096dc:	6013      	str	r3, [r2, #0]
			}

			for (int i = 0; i < COMPARE_LEVELS; i++) {
 80096de:	2300      	movs	r3, #0
 80096e0:	663b      	str	r3, [r7, #96]	; 0x60
 80096e2:	e008      	b.n	80096f6 <output_data+0xdb6>
				compare_levels[i] = -1;
 80096e4:	4b9a      	ldr	r3, [pc, #616]	; (8009950 <output_data+0x1010>)
 80096e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80096e8:	0092      	lsls	r2, r2, #2
 80096ea:	2101      	movs	r1, #1
 80096ec:	4249      	negs	r1, r1
 80096ee:	50d1      	str	r1, [r2, r3]
			for (int i = 0; i < COMPARE_LEVELS; i++) {
 80096f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096f2:	3301      	adds	r3, #1
 80096f4:	663b      	str	r3, [r7, #96]	; 0x60
 80096f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096f8:	2b05      	cmp	r3, #5
 80096fa:	ddf3      	ble.n	80096e4 <output_data+0xda4>
			}

			compare_levels[0] = g_appStats.fuelLevel;
 80096fc:	4b92      	ldr	r3, [pc, #584]	; (8009948 <output_data+0x1008>)
 80096fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009700:	001a      	movs	r2, r3
 8009702:	4b93      	ldr	r3, [pc, #588]	; (8009950 <output_data+0x1010>)
 8009704:	601a      	str	r2, [r3, #0]
			compare_levels[1] = g_appStats.fuelLevelAvg;
 8009706:	4b90      	ldr	r3, [pc, #576]	; (8009948 <output_data+0x1008>)
 8009708:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800970a:	4b91      	ldr	r3, [pc, #580]	; (8009950 <output_data+0x1010>)
 800970c:	605a      	str	r2, [r3, #4]
			compare_levels[2] = g_appStats.fuelLevel3D;
 800970e:	4b8e      	ldr	r3, [pc, #568]	; (8009948 <output_data+0x1008>)
 8009710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009712:	4b8f      	ldr	r3, [pc, #572]	; (8009950 <output_data+0x1010>)
 8009714:	609a      	str	r2, [r3, #8]
			compare_levels[3] = g_appStats.fuelLevel3DMin;
 8009716:	4b8c      	ldr	r3, [pc, #560]	; (8009948 <output_data+0x1008>)
 8009718:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800971a:	4b8d      	ldr	r3, [pc, #564]	; (8009950 <output_data+0x1010>)
 800971c:	60da      	str	r2, [r3, #12]
			compare_levels[4] = g_appStats.fuelLevel3DSame;
 800971e:	4b8a      	ldr	r3, [pc, #552]	; (8009948 <output_data+0x1008>)
 8009720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009722:	4b8b      	ldr	r3, [pc, #556]	; (8009950 <output_data+0x1010>)
 8009724:	611a      	str	r2, [r3, #16]
			compare_levels[5] = g_appStats.fuelLevelMinDiff;
 8009726:	4b88      	ldr	r3, [pc, #544]	; (8009948 <output_data+0x1008>)
 8009728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800972a:	4b89      	ldr	r3, [pc, #548]	; (8009950 <output_data+0x1010>)
 800972c:	615a      	str	r2, [r3, #20]

			int minDiff = -1;
 800972e:	2301      	movs	r3, #1
 8009730:	425b      	negs	r3, r3
 8009732:	65fb      	str	r3, [r7, #92]	; 0x5c
			long minDiffLevel = -1;
 8009734:	2301      	movs	r3, #1
 8009736:	425b      	negs	r3, r3
 8009738:	65bb      	str	r3, [r7, #88]	; 0x58
			int countDiff = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	657b      	str	r3, [r7, #84]	; 0x54

			for (int i = 0; i < COMPARE_LEVELS; i++) {
 800973e:	2300      	movs	r3, #0
 8009740:	653b      	str	r3, [r7, #80]	; 0x50
 8009742:	e04a      	b.n	80097da <output_data+0xe9a>
				if (compare_levels[i] >= 0) {
 8009744:	4b82      	ldr	r3, [pc, #520]	; (8009950 <output_data+0x1010>)
 8009746:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009748:	0092      	lsls	r2, r2, #2
 800974a:	58d3      	ldr	r3, [r2, r3]
 800974c:	2b00      	cmp	r3, #0
 800974e:	db41      	blt.n	80097d4 <output_data+0xe94>
					long sumDiff = 0;
 8009750:	2300      	movs	r3, #0
 8009752:	64fb      	str	r3, [r7, #76]	; 0x4c
					long level = compare_levels[i];
 8009754:	4b7e      	ldr	r3, [pc, #504]	; (8009950 <output_data+0x1010>)
 8009756:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009758:	0092      	lsls	r2, r2, #2
 800975a:	58d3      	ldr	r3, [r2, r3]
 800975c:	637b      	str	r3, [r7, #52]	; 0x34

					for (int j = 0; j < COMPARE_LEVELS; j++) {
 800975e:	2300      	movs	r3, #0
 8009760:	64bb      	str	r3, [r7, #72]	; 0x48
 8009762:	e01d      	b.n	80097a0 <output_data+0xe60>
						if (compare_levels[j] >= 0 && i != j) {
 8009764:	4b7a      	ldr	r3, [pc, #488]	; (8009950 <output_data+0x1010>)
 8009766:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009768:	0092      	lsls	r2, r2, #2
 800976a:	58d3      	ldr	r3, [r2, r3]
 800976c:	2b00      	cmp	r3, #0
 800976e:	db14      	blt.n	800979a <output_data+0xe5a>
 8009770:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009772:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009774:	429a      	cmp	r2, r3
 8009776:	d010      	beq.n	800979a <output_data+0xe5a>
							long diff = abs(compare_levels[j] - level);
 8009778:	4b75      	ldr	r3, [pc, #468]	; (8009950 <output_data+0x1010>)
 800977a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800977c:	0092      	lsls	r2, r2, #2
 800977e:	58d2      	ldr	r2, [r2, r3]
 8009780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009782:	1ad3      	subs	r3, r2, r3
 8009784:	17da      	asrs	r2, r3, #31
 8009786:	189b      	adds	r3, r3, r2
 8009788:	4053      	eors	r3, r2
 800978a:	633b      	str	r3, [r7, #48]	; 0x30
							sumDiff += diff;
 800978c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800978e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009790:	18d3      	adds	r3, r2, r3
 8009792:	64fb      	str	r3, [r7, #76]	; 0x4c
							countDiff++;
 8009794:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009796:	3301      	adds	r3, #1
 8009798:	657b      	str	r3, [r7, #84]	; 0x54
					for (int j = 0; j < COMPARE_LEVELS; j++) {
 800979a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800979c:	3301      	adds	r3, #1
 800979e:	64bb      	str	r3, [r7, #72]	; 0x48
 80097a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097a2:	2b05      	cmp	r3, #5
 80097a4:	ddde      	ble.n	8009764 <output_data+0xe24>
						}
					}

					if (countDiff && (minDiff == -1 || (sumDiff / countDiff) < minDiff)) {
 80097a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d013      	beq.n	80097d4 <output_data+0xe94>
 80097ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80097ae:	3301      	adds	r3, #1
 80097b0:	d008      	beq.n	80097c4 <output_data+0xe84>
 80097b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80097b4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80097b6:	f7f9 f943 	bl	8002a40 <__divsi3>
 80097ba:	0003      	movs	r3, r0
 80097bc:	001a      	movs	r2, r3
 80097be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80097c0:	4293      	cmp	r3, r2
 80097c2:	dd07      	ble.n	80097d4 <output_data+0xe94>
						minDiffLevel = level;
 80097c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097c6:	65bb      	str	r3, [r7, #88]	; 0x58
						minDiff = (sumDiff / countDiff);
 80097c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80097ca:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80097cc:	f7f9 f938 	bl	8002a40 <__divsi3>
 80097d0:	0003      	movs	r3, r0
 80097d2:	65fb      	str	r3, [r7, #92]	; 0x5c
			for (int i = 0; i < COMPARE_LEVELS; i++) {
 80097d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097d6:	3301      	adds	r3, #1
 80097d8:	653b      	str	r3, [r7, #80]	; 0x50
 80097da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097dc:	2b05      	cmp	r3, #5
 80097de:	ddb1      	ble.n	8009744 <output_data+0xe04>
					}
				}
			}

			if (minDiffLevel >= 0) {
 80097e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	da00      	bge.n	80097e8 <output_data+0xea8>
 80097e6:	e0c2      	b.n	800996e <output_data+0x102e>
				step = 25;
 80097e8:	2319      	movs	r3, #25
 80097ea:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = minDiffLevel;
 80097ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80097ee:	22c4      	movs	r2, #196	; 0xc4
 80097f0:	2118      	movs	r1, #24
 80097f2:	1852      	adds	r2, r2, r1
 80097f4:	19d2      	adds	r2, r2, r7
 80097f6:	6013      	str	r3, [r2, #0]
 80097f8:	e0b9      	b.n	800996e <output_data+0x102e>
			}
		} else if (g_config.filterMode == DIRECT_MODE) {
 80097fa:	4b54      	ldr	r3, [pc, #336]	; (800994c <output_data+0x100c>)
 80097fc:	7ddb      	ldrb	r3, [r3, #23]
 80097fe:	2b04      	cmp	r3, #4
 8009800:	d102      	bne.n	8009808 <output_data+0xec8>
			//keep value as same current
			step = 3;
 8009802:	2303      	movs	r3, #3
 8009804:	667b      	str	r3, [r7, #100]	; 0x64
 8009806:	e0b2      	b.n	800996e <output_data+0x102e>
		} else if (g_config.filterMode == MIN_MODE) {
 8009808:	4b50      	ldr	r3, [pc, #320]	; (800994c <output_data+0x100c>)
 800980a:	7ddb      	ldrb	r3, [r3, #23]
 800980c:	2b03      	cmp	r3, #3
 800980e:	d11e      	bne.n	800984e <output_data+0xf0e>
			//keep value as same current
			step = 4;
 8009810:	2304      	movs	r3, #4
 8009812:	667b      	str	r3, [r7, #100]	; 0x64
			if (g_appStats.fuelLevelMinDiff != -1) {
 8009814:	4b4c      	ldr	r3, [pc, #304]	; (8009948 <output_data+0x1008>)
 8009816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009818:	3301      	adds	r3, #1
 800981a:	d009      	beq.n	8009830 <output_data+0xef0>
				fuelLevel = g_appStats.fuelLevelMinDiff;
 800981c:	4b4a      	ldr	r3, [pc, #296]	; (8009948 <output_data+0x1008>)
 800981e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009820:	22c4      	movs	r2, #196	; 0xc4
 8009822:	2118      	movs	r1, #24
 8009824:	1852      	adds	r2, r2, r1
 8009826:	19d2      	adds	r2, r2, r7
 8009828:	6013      	str	r3, [r2, #0]
				step = 41;
 800982a:	2329      	movs	r3, #41	; 0x29
 800982c:	667b      	str	r3, [r7, #100]	; 0x64
 800982e:	e09e      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevelAvg != -1) {
 8009830:	4b45      	ldr	r3, [pc, #276]	; (8009948 <output_data+0x1008>)
 8009832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009834:	3301      	adds	r3, #1
 8009836:	d100      	bne.n	800983a <output_data+0xefa>
 8009838:	e099      	b.n	800996e <output_data+0x102e>
				step = 42;
 800983a:	232a      	movs	r3, #42	; 0x2a
 800983c:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevelAvg;
 800983e:	4b42      	ldr	r3, [pc, #264]	; (8009948 <output_data+0x1008>)
 8009840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009842:	22c4      	movs	r2, #196	; 0xc4
 8009844:	2118      	movs	r1, #24
 8009846:	1852      	adds	r2, r2, r1
 8009848:	19d2      	adds	r2, r2, r7
 800984a:	6013      	str	r3, [r2, #0]
 800984c:	e08f      	b.n	800996e <output_data+0x102e>
			}
		} else if (g_config.filterMode == ACCERLATE_MODE_2) {
 800984e:	4b3f      	ldr	r3, [pc, #252]	; (800994c <output_data+0x100c>)
 8009850:	7ddb      	ldrb	r3, [r3, #23]
 8009852:	2b05      	cmp	r3, #5
 8009854:	d147      	bne.n	80098e6 <output_data+0xfa6>
			step = 5;
 8009856:	2305      	movs	r3, #5
 8009858:	667b      	str	r3, [r7, #100]	; 0x64
			if (g_appStats.fuelLevel3DSame != -1) {
 800985a:	4b3b      	ldr	r3, [pc, #236]	; (8009948 <output_data+0x1008>)
 800985c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800985e:	3301      	adds	r3, #1
 8009860:	d009      	beq.n	8009876 <output_data+0xf36>
				step = 51;
 8009862:	2333      	movs	r3, #51	; 0x33
 8009864:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DSame;
 8009866:	4b38      	ldr	r3, [pc, #224]	; (8009948 <output_data+0x1008>)
 8009868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800986a:	22c4      	movs	r2, #196	; 0xc4
 800986c:	2118      	movs	r1, #24
 800986e:	1852      	adds	r2, r2, r1
 8009870:	19d2      	adds	r2, r2, r7
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	e07b      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevel3DMin != -1) {
 8009876:	4b34      	ldr	r3, [pc, #208]	; (8009948 <output_data+0x1008>)
 8009878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800987a:	3301      	adds	r3, #1
 800987c:	d009      	beq.n	8009892 <output_data+0xf52>
				step = 52;
 800987e:	2334      	movs	r3, #52	; 0x34
 8009880:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DMin;
 8009882:	4b31      	ldr	r3, [pc, #196]	; (8009948 <output_data+0x1008>)
 8009884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009886:	22c4      	movs	r2, #196	; 0xc4
 8009888:	2118      	movs	r1, #24
 800988a:	1852      	adds	r2, r2, r1
 800988c:	19d2      	adds	r2, r2, r7
 800988e:	6013      	str	r3, [r2, #0]
 8009890:	e06d      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevel3D != -1) {
 8009892:	4b2d      	ldr	r3, [pc, #180]	; (8009948 <output_data+0x1008>)
 8009894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009896:	3301      	adds	r3, #1
 8009898:	d009      	beq.n	80098ae <output_data+0xf6e>
				step = 53;
 800989a:	2335      	movs	r3, #53	; 0x35
 800989c:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3D;
 800989e:	4b2a      	ldr	r3, [pc, #168]	; (8009948 <output_data+0x1008>)
 80098a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a2:	22c4      	movs	r2, #196	; 0xc4
 80098a4:	2118      	movs	r1, #24
 80098a6:	1852      	adds	r2, r2, r1
 80098a8:	19d2      	adds	r2, r2, r7
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	e05f      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevelMinDiff != -1) {
 80098ae:	4b26      	ldr	r3, [pc, #152]	; (8009948 <output_data+0x1008>)
 80098b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b2:	3301      	adds	r3, #1
 80098b4:	d009      	beq.n	80098ca <output_data+0xf8a>
				fuelLevel = g_appStats.fuelLevelMinDiff;
 80098b6:	4b24      	ldr	r3, [pc, #144]	; (8009948 <output_data+0x1008>)
 80098b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098ba:	22c4      	movs	r2, #196	; 0xc4
 80098bc:	2118      	movs	r1, #24
 80098be:	1852      	adds	r2, r2, r1
 80098c0:	19d2      	adds	r2, r2, r7
 80098c2:	6013      	str	r3, [r2, #0]
				step = 54;
 80098c4:	2336      	movs	r3, #54	; 0x36
 80098c6:	667b      	str	r3, [r7, #100]	; 0x64
 80098c8:	e051      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevelAvg != -1) {
 80098ca:	4b1f      	ldr	r3, [pc, #124]	; (8009948 <output_data+0x1008>)
 80098cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ce:	3301      	adds	r3, #1
 80098d0:	d04d      	beq.n	800996e <output_data+0x102e>
				step = 55;
 80098d2:	2337      	movs	r3, #55	; 0x37
 80098d4:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevelAvg;
 80098d6:	4b1c      	ldr	r3, [pc, #112]	; (8009948 <output_data+0x1008>)
 80098d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098da:	22c4      	movs	r2, #196	; 0xc4
 80098dc:	2118      	movs	r1, #24
 80098de:	1852      	adds	r2, r2, r1
 80098e0:	19d2      	adds	r2, r2, r7
 80098e2:	6013      	str	r3, [r2, #0]
 80098e4:	e043      	b.n	800996e <output_data+0x102e>
			}
		} else if (g_config.filterMode == ACCERLATE_MODE) {
 80098e6:	4b19      	ldr	r3, [pc, #100]	; (800994c <output_data+0x100c>)
 80098e8:	7ddb      	ldrb	r3, [r3, #23]
 80098ea:	2b06      	cmp	r3, #6
 80098ec:	d13f      	bne.n	800996e <output_data+0x102e>
			step = 6;
 80098ee:	2306      	movs	r3, #6
 80098f0:	667b      	str	r3, [r7, #100]	; 0x64
			if (g_appStats.fuelLevel3DSame != -1) {
 80098f2:	4b15      	ldr	r3, [pc, #84]	; (8009948 <output_data+0x1008>)
 80098f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098f6:	3301      	adds	r3, #1
 80098f8:	d009      	beq.n	800990e <output_data+0xfce>
				step = 61;
 80098fa:	233d      	movs	r3, #61	; 0x3d
 80098fc:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DSame;
 80098fe:	4b12      	ldr	r3, [pc, #72]	; (8009948 <output_data+0x1008>)
 8009900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009902:	22c4      	movs	r2, #196	; 0xc4
 8009904:	2118      	movs	r1, #24
 8009906:	1852      	adds	r2, r2, r1
 8009908:	19d2      	adds	r2, r2, r7
 800990a:	6013      	str	r3, [r2, #0]
 800990c:	e02f      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevel3DMin != -1) {
 800990e:	4b0e      	ldr	r3, [pc, #56]	; (8009948 <output_data+0x1008>)
 8009910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009912:	3301      	adds	r3, #1
 8009914:	d009      	beq.n	800992a <output_data+0xfea>
				step = 62;
 8009916:	233e      	movs	r3, #62	; 0x3e
 8009918:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3DMin;
 800991a:	4b0b      	ldr	r3, [pc, #44]	; (8009948 <output_data+0x1008>)
 800991c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800991e:	22c4      	movs	r2, #196	; 0xc4
 8009920:	2118      	movs	r1, #24
 8009922:	1852      	adds	r2, r2, r1
 8009924:	19d2      	adds	r2, r2, r7
 8009926:	6013      	str	r3, [r2, #0]
 8009928:	e021      	b.n	800996e <output_data+0x102e>
			} else if (g_appStats.fuelLevel3D != -1) {
 800992a:	4b07      	ldr	r3, [pc, #28]	; (8009948 <output_data+0x1008>)
 800992c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992e:	3301      	adds	r3, #1
 8009930:	d010      	beq.n	8009954 <output_data+0x1014>
				step = 63;
 8009932:	233f      	movs	r3, #63	; 0x3f
 8009934:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevel3D;
 8009936:	4b04      	ldr	r3, [pc, #16]	; (8009948 <output_data+0x1008>)
 8009938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800993a:	22c4      	movs	r2, #196	; 0xc4
 800993c:	2118      	movs	r1, #24
 800993e:	1852      	adds	r2, r2, r1
 8009940:	19d2      	adds	r2, r2, r7
 8009942:	6013      	str	r3, [r2, #0]
 8009944:	e013      	b.n	800996e <output_data+0x102e>
 8009946:	46c0      	nop			; (mov r8, r8)
 8009948:	20000384 	.word	0x20000384
 800994c:	20000368 	.word	0x20000368
 8009950:	200000a0 	.word	0x200000a0
			} else if (g_appStats.fuelLevelAvg != -1) {
 8009954:	4bab      	ldr	r3, [pc, #684]	; (8009c04 <output_data+0x12c4>)
 8009956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009958:	3301      	adds	r3, #1
 800995a:	d008      	beq.n	800996e <output_data+0x102e>
				step = 63;
 800995c:	233f      	movs	r3, #63	; 0x3f
 800995e:	667b      	str	r3, [r7, #100]	; 0x64
				fuelLevel = g_appStats.fuelLevelAvg;
 8009960:	4ba8      	ldr	r3, [pc, #672]	; (8009c04 <output_data+0x12c4>)
 8009962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009964:	22c4      	movs	r2, #196	; 0xc4
 8009966:	2118      	movs	r1, #24
 8009968:	1852      	adds	r2, r2, r1
 800996a:	19d2      	adds	r2, r2, r7
 800996c:	6013      	str	r3, [r2, #0]
			}
		} else { //delay mode
			//direct mode
		}

		if (ulSecCount >= (SKS_TRUNC_ERROR_SEC * 2)) {
 800996e:	4ba6      	ldr	r3, [pc, #664]	; (8009c08 <output_data+0x12c8>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2b09      	cmp	r3, #9
 8009974:	d800      	bhi.n	8009978 <output_data+0x1038>
 8009976:	e13c      	b.n	8009bf2 <output_data+0x12b2>
			if (g_appStats.debugOn == 1) {
 8009978:	4ba2      	ldr	r3, [pc, #648]	; (8009c04 <output_data+0x12c4>)
 800997a:	224d      	movs	r2, #77	; 0x4d
 800997c:	5c9b      	ldrb	r3, [r3, r2]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d157      	bne.n	8009a32 <output_data+0x10f2>
				if (ulSecCount != lastSentToTracker) {
 8009982:	4ba1      	ldr	r3, [pc, #644]	; (8009c08 <output_data+0x12c8>)
 8009984:	681a      	ldr	r2, [r3, #0]
 8009986:	4ba1      	ldr	r3, [pc, #644]	; (8009c0c <output_data+0x12cc>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	429a      	cmp	r2, r3
 800998c:	d100      	bne.n	8009990 <output_data+0x1050>
 800998e:	e130      	b.n	8009bf2 <output_data+0x12b2>
					xprintf("F=%u EF=%u F15=%u N=%d MN=%d XN=%d SN=%d AN=%d CN=%d FU=%u EM=%u x=%d y=%d z=%d idx3D=%d c3D=%d dT=%d step=%d T=%d E=%d\r\n",
 8009990:	4b9c      	ldr	r3, [pc, #624]	; (8009c04 <output_data+0x12c4>)
 8009992:	6a1b      	ldr	r3, [r3, #32]
 8009994:	469b      	mov	fp, r3
 8009996:	4b9b      	ldr	r3, [pc, #620]	; (8009c04 <output_data+0x12c4>)
 8009998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800999a:	617b      	str	r3, [r7, #20]
 800999c:	4b99      	ldr	r3, [pc, #612]	; (8009c04 <output_data+0x12c4>)
 800999e:	69d9      	ldr	r1, [r3, #28]
 80099a0:	6139      	str	r1, [r7, #16]
 80099a2:	4b98      	ldr	r3, [pc, #608]	; (8009c04 <output_data+0x12c4>)
 80099a4:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 80099a6:	4b97      	ldr	r3, [pc, #604]	; (8009c04 <output_data+0x12c4>)
 80099a8:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 80099aa:	4b96      	ldr	r3, [pc, #600]	; (8009c04 <output_data+0x12c4>)
 80099ac:	6c1e      	ldr	r6, [r3, #64]	; 0x40
 80099ae:	4b95      	ldr	r3, [pc, #596]	; (8009c04 <output_data+0x12c4>)
 80099b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80099b2:	4684      	mov	ip, r0
 80099b4:	4b93      	ldr	r3, [pc, #588]	; (8009c04 <output_data+0x12c4>)
 80099b6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80099b8:	4680      	mov	r8, r0
 80099ba:	4b95      	ldr	r3, [pc, #596]	; (8009c10 <output_data+0x12d0>)
 80099bc:	68d8      	ldr	r0, [r3, #12]
 80099be:	4681      	mov	r9, r0
 80099c0:	4b93      	ldr	r3, [pc, #588]	; (8009c10 <output_data+0x12d0>)
 80099c2:	6918      	ldr	r0, [r3, #16]
 80099c4:	4682      	mov	sl, r0
 80099c6:	4b93      	ldr	r3, [pc, #588]	; (8009c14 <output_data+0x12d4>)
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	4b8d      	ldr	r3, [pc, #564]	; (8009c04 <output_data+0x12c4>)
 80099ce:	6e19      	ldr	r1, [r3, #96]	; 0x60
							g_appStats.frequency, g_appStats.emaFrequency, g_appStats.tim15Freq, fuelLevel, g_appStats.fuelLevel3DMin, g_appStats.fuelLevel3D,
							g_appStats.fuelLevel3DSame, g_appStats.fuelLevelAvg, g_appStats.directFuelLevel, g_config.fullValue, g_config.emptyValue, roll,
							pitch, yaw, idx3D, count3D, diff3D, step, g_appStats.internalTemp, g_appStats.errorState);
 80099d0:	4a8c      	ldr	r2, [pc, #560]	; (8009c04 <output_data+0x12c4>)
 80099d2:	2365      	movs	r3, #101	; 0x65
 80099d4:	5cd3      	ldrb	r3, [r2, r3]
					xprintf("F=%u EF=%u F15=%u N=%d MN=%d XN=%d SN=%d AN=%d CN=%d FU=%u EM=%u x=%d y=%d z=%d idx3D=%d c3D=%d dT=%d step=%d T=%d E=%d\r\n",
 80099d6:	4890      	ldr	r0, [pc, #576]	; (8009c18 <output_data+0x12d8>)
 80099d8:	9310      	str	r3, [sp, #64]	; 0x40
 80099da:	910f      	str	r1, [sp, #60]	; 0x3c
 80099dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099de:	930e      	str	r3, [sp, #56]	; 0x38
 80099e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80099e2:	930d      	str	r3, [sp, #52]	; 0x34
 80099e4:	2384      	movs	r3, #132	; 0x84
 80099e6:	18fb      	adds	r3, r7, r3
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	930c      	str	r3, [sp, #48]	; 0x30
 80099ec:	68fa      	ldr	r2, [r7, #12]
 80099ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80099f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099f2:	930a      	str	r3, [sp, #40]	; 0x28
 80099f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099f6:	9309      	str	r3, [sp, #36]	; 0x24
 80099f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099fa:	9308      	str	r3, [sp, #32]
 80099fc:	4652      	mov	r2, sl
 80099fe:	9207      	str	r2, [sp, #28]
 8009a00:	464a      	mov	r2, r9
 8009a02:	9206      	str	r2, [sp, #24]
 8009a04:	4642      	mov	r2, r8
 8009a06:	9205      	str	r2, [sp, #20]
 8009a08:	4662      	mov	r2, ip
 8009a0a:	9204      	str	r2, [sp, #16]
 8009a0c:	9603      	str	r6, [sp, #12]
 8009a0e:	9502      	str	r5, [sp, #8]
 8009a10:	9401      	str	r4, [sp, #4]
 8009a12:	24c4      	movs	r4, #196	; 0xc4
 8009a14:	2318      	movs	r3, #24
 8009a16:	18e3      	adds	r3, r4, r3
 8009a18:	19dc      	adds	r4, r3, r7
 8009a1a:	6823      	ldr	r3, [r4, #0]
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	697a      	ldr	r2, [r7, #20]
 8009a22:	4659      	mov	r1, fp
 8009a24:	f001 f8da 	bl	800abdc <xprintf>
					lastSentToTracker = ulSecCount;
 8009a28:	4b77      	ldr	r3, [pc, #476]	; (8009c08 <output_data+0x12c8>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	4b77      	ldr	r3, [pc, #476]	; (8009c0c <output_data+0x12cc>)
 8009a2e:	601a      	str	r2, [r3, #0]
 8009a30:	e0df      	b.n	8009bf2 <output_data+0x12b2>
				}
			} else {
				if (g_config.interval && (ulSecCount - lastSentToTracker) >= g_config.interval) {
 8009a32:	4b77      	ldr	r3, [pc, #476]	; (8009c10 <output_data+0x12d0>)
 8009a34:	7e9b      	ldrb	r3, [r3, #26]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d100      	bne.n	8009a3c <output_data+0x10fc>
 8009a3a:	e0da      	b.n	8009bf2 <output_data+0x12b2>
 8009a3c:	4b72      	ldr	r3, [pc, #456]	; (8009c08 <output_data+0x12c8>)
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	4b72      	ldr	r3, [pc, #456]	; (8009c0c <output_data+0x12cc>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	4a72      	ldr	r2, [pc, #456]	; (8009c10 <output_data+0x12d0>)
 8009a48:	7e92      	ldrb	r2, [r2, #26]
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d200      	bcs.n	8009a50 <output_data+0x1110>
 8009a4e:	e0d0      	b.n	8009bf2 <output_data+0x12b2>
					if (fuelLevel < 0) {
 8009a50:	22c4      	movs	r2, #196	; 0xc4
 8009a52:	2118      	movs	r1, #24
 8009a54:	1853      	adds	r3, r2, r1
 8009a56:	19db      	adds	r3, r3, r7
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	da03      	bge.n	8009a66 <output_data+0x1126>
						fuelLevel = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	1852      	adds	r2, r2, r1
 8009a62:	19d2      	adds	r2, r2, r7
 8009a64:	6013      	str	r3, [r2, #0]

					if (g_appStats.fuelLevel < 0) {
						g_appStats.fuelLevel = 0;
					}

					if (g_appStats.fuelLevelAvg < 0) {
 8009a66:	4b67      	ldr	r3, [pc, #412]	; (8009c04 <output_data+0x12c4>)
 8009a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da02      	bge.n	8009a74 <output_data+0x1134>
						g_appStats.fuelLevelAvg = 0;
 8009a6e:	4b65      	ldr	r3, [pc, #404]	; (8009c04 <output_data+0x12c4>)
 8009a70:	2200      	movs	r2, #0
 8009a72:	635a      	str	r2, [r3, #52]	; 0x34
					}

					if (g_appStats.fuelLevel3DMin < 0) {
 8009a74:	4b63      	ldr	r3, [pc, #396]	; (8009c04 <output_data+0x12c4>)
 8009a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	da02      	bge.n	8009a82 <output_data+0x1142>
						g_appStats.fuelLevel3DMin = 0;
 8009a7c:	4b61      	ldr	r3, [pc, #388]	; (8009c04 <output_data+0x12c4>)
 8009a7e:	2200      	movs	r2, #0
 8009a80:	63da      	str	r2, [r3, #60]	; 0x3c
					}

					if (g_appStats.fuelLevel3DSame < 0) {
 8009a82:	4b60      	ldr	r3, [pc, #384]	; (8009c04 <output_data+0x12c4>)
 8009a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	da02      	bge.n	8009a90 <output_data+0x1150>
						g_appStats.fuelLevel3DSame = 0;
 8009a8a:	4b5e      	ldr	r3, [pc, #376]	; (8009c04 <output_data+0x12c4>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	641a      	str	r2, [r3, #64]	; 0x40
					}

					if (g_appStats.fuelLevel3D < 0) {
 8009a90:	4b5c      	ldr	r3, [pc, #368]	; (8009c04 <output_data+0x12c4>)
 8009a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	da02      	bge.n	8009a9e <output_data+0x115e>
						g_appStats.fuelLevel3D = 0;
 8009a98:	4b5a      	ldr	r3, [pc, #360]	; (8009c04 <output_data+0x12c4>)
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	639a      	str	r2, [r3, #56]	; 0x38
					}

					if (g_appStats.debugOn == 99) {
 8009a9e:	4b59      	ldr	r3, [pc, #356]	; (8009c04 <output_data+0x12c4>)
 8009aa0:	224d      	movs	r2, #77	; 0x4d
 8009aa2:	5c9b      	ldrb	r3, [r3, r2]
 8009aa4:	2b63      	cmp	r3, #99	; 0x63
 8009aa6:	d156      	bne.n	8009b56 <output_data+0x1216>
						xprintf(
 8009aa8:	4b56      	ldr	r3, [pc, #344]	; (8009c04 <output_data+0x12c4>)
 8009aaa:	6a1b      	ldr	r3, [r3, #32]
 8009aac:	4699      	mov	r9, r3
 8009aae:	4b55      	ldr	r3, [pc, #340]	; (8009c04 <output_data+0x12c4>)
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab2:	469a      	mov	sl, r3
 8009ab4:	4b53      	ldr	r3, [pc, #332]	; (8009c04 <output_data+0x12c4>)
 8009ab6:	69db      	ldr	r3, [r3, #28]
 8009ab8:	469b      	mov	fp, r3
 8009aba:	4b52      	ldr	r3, [pc, #328]	; (8009c04 <output_data+0x12c4>)
 8009abc:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8009abe:	4b51      	ldr	r3, [pc, #324]	; (8009c04 <output_data+0x12c4>)
 8009ac0:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8009ac2:	4b50      	ldr	r3, [pc, #320]	; (8009c04 <output_data+0x12c4>)
 8009ac4:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8009ac6:	4b4f      	ldr	r3, [pc, #316]	; (8009c04 <output_data+0x12c4>)
 8009ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aca:	469c      	mov	ip, r3
 8009acc:	4b4d      	ldr	r3, [pc, #308]	; (8009c04 <output_data+0x12c4>)
 8009ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad0:	4698      	mov	r8, r3
 8009ad2:	4b50      	ldr	r3, [pc, #320]	; (8009c14 <output_data+0x12d4>)
 8009ad4:	781b      	ldrb	r3, [r3, #0]
 8009ad6:	617b      	str	r3, [r7, #20]
								"F=%x EF=%x F15=%x N=%04x.0 XN=%04x.0 AN=%04x.0 CN=%04x.0 MN=%04x.0 SN=%04x.0 x=%d y=%d z=%d idx3D=%d c3D=%d dT=%d tO=%d fM=%d dX=%d dY=%d ST=%d T=%d E=%d\r\n",
								g_appStats.frequency, g_appStats.emaFrequency, g_appStats.tim15Freq, fuelLevel, g_appStats.fuelLevel3D, g_appStats.fuelLevelAvg,
								g_appStats.directFuelLevel, g_appStats.fuelLevel3DMin, g_appStats.fuelLevel3DSame, roll, pitch, yaw, idx3D, count3D, diff3D,
								g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY, step, g_appStats.internalTemp, g_appStats.errorState);
 8009ad8:	4b4d      	ldr	r3, [pc, #308]	; (8009c10 <output_data+0x12d0>)
 8009ada:	8a9b      	ldrh	r3, [r3, #20]
						xprintf(
 8009adc:	613b      	str	r3, [r7, #16]
								g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY, step, g_appStats.internalTemp, g_appStats.errorState);
 8009ade:	4b4c      	ldr	r3, [pc, #304]	; (8009c10 <output_data+0x12d0>)
 8009ae0:	7ddb      	ldrb	r3, [r3, #23]
						xprintf(
 8009ae2:	60fb      	str	r3, [r7, #12]
								g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY, step, g_appStats.internalTemp, g_appStats.errorState);
 8009ae4:	4b4a      	ldr	r3, [pc, #296]	; (8009c10 <output_data+0x12d0>)
 8009ae6:	7e1b      	ldrb	r3, [r3, #24]
						xprintf(
 8009ae8:	60bb      	str	r3, [r7, #8]
								g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY, step, g_appStats.internalTemp, g_appStats.errorState);
 8009aea:	4b49      	ldr	r3, [pc, #292]	; (8009c10 <output_data+0x12d0>)
 8009aec:	7e5b      	ldrb	r3, [r3, #25]
						xprintf(
 8009aee:	607b      	str	r3, [r7, #4]
 8009af0:	4b44      	ldr	r3, [pc, #272]	; (8009c04 <output_data+0x12c4>)
 8009af2:	6e19      	ldr	r1, [r3, #96]	; 0x60
								g_config.timeout3D, g_config.filterMode, g_config.diffX, g_config.diffY, step, g_appStats.internalTemp, g_appStats.errorState);
 8009af4:	4a43      	ldr	r2, [pc, #268]	; (8009c04 <output_data+0x12c4>)
 8009af6:	2365      	movs	r3, #101	; 0x65
 8009af8:	5cd3      	ldrb	r3, [r2, r3]
						xprintf(
 8009afa:	4848      	ldr	r0, [pc, #288]	; (8009c1c <output_data+0x12dc>)
 8009afc:	9312      	str	r3, [sp, #72]	; 0x48
 8009afe:	9111      	str	r1, [sp, #68]	; 0x44
 8009b00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b02:	9310      	str	r3, [sp, #64]	; 0x40
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	920e      	str	r2, [sp, #56]	; 0x38
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	920d      	str	r2, [sp, #52]	; 0x34
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	920c      	str	r2, [sp, #48]	; 0x30
 8009b14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b16:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b18:	2384      	movs	r3, #132	; 0x84
 8009b1a:	18fb      	adds	r3, r7, r3
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	9309      	str	r3, [sp, #36]	; 0x24
 8009b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b26:	9308      	str	r3, [sp, #32]
 8009b28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b2a:	9307      	str	r3, [sp, #28]
 8009b2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b2e:	9306      	str	r3, [sp, #24]
 8009b30:	4643      	mov	r3, r8
 8009b32:	9305      	str	r3, [sp, #20]
 8009b34:	4663      	mov	r3, ip
 8009b36:	9304      	str	r3, [sp, #16]
 8009b38:	9603      	str	r6, [sp, #12]
 8009b3a:	9502      	str	r5, [sp, #8]
 8009b3c:	9401      	str	r4, [sp, #4]
 8009b3e:	23c4      	movs	r3, #196	; 0xc4
 8009b40:	2218      	movs	r2, #24
 8009b42:	189b      	adds	r3, r3, r2
 8009b44:	19db      	adds	r3, r3, r7
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	9300      	str	r3, [sp, #0]
 8009b4a:	465b      	mov	r3, fp
 8009b4c:	4652      	mov	r2, sl
 8009b4e:	4649      	mov	r1, r9
 8009b50:	f001 f844 	bl	800abdc <xprintf>
 8009b54:	e047      	b.n	8009be6 <output_data+0x12a6>
					} else {
						xprintf(
 8009b56:	4b2b      	ldr	r3, [pc, #172]	; (8009c04 <output_data+0x12c4>)
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	469a      	mov	sl, r3
 8009b5c:	4b29      	ldr	r3, [pc, #164]	; (8009c04 <output_data+0x12c4>)
 8009b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b60:	469b      	mov	fp, r3
 8009b62:	4b28      	ldr	r3, [pc, #160]	; (8009c04 <output_data+0x12c4>)
 8009b64:	69db      	ldr	r3, [r3, #28]
 8009b66:	617b      	str	r3, [r7, #20]
 8009b68:	4b26      	ldr	r3, [pc, #152]	; (8009c04 <output_data+0x12c4>)
 8009b6a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8009b6c:	4b25      	ldr	r3, [pc, #148]	; (8009c04 <output_data+0x12c4>)
 8009b6e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8009b70:	4b24      	ldr	r3, [pc, #144]	; (8009c04 <output_data+0x12c4>)
 8009b72:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8009b74:	4b23      	ldr	r3, [pc, #140]	; (8009c04 <output_data+0x12c4>)
 8009b76:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8009b78:	4b22      	ldr	r3, [pc, #136]	; (8009c04 <output_data+0x12c4>)
 8009b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009b7c:	4694      	mov	ip, r2
 8009b7e:	4b21      	ldr	r3, [pc, #132]	; (8009c04 <output_data+0x12c4>)
 8009b80:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009b82:	4690      	mov	r8, r2
								"F=%x EF=%x F15=%x N=%04x.0 XN=%04x.0 AN=%04x.0 CN=%04x.0 MN=%04x.0 SN=%04x.0 x=%d y=%d z=%d T=%d E=%d FU=%x EM=%x fM=%d V=%s ST=%d\r\n",
								g_appStats.frequency, g_appStats.emaFrequency, g_appStats.tim15Freq, fuelLevel, g_appStats.fuelLevel3D, g_appStats.fuelLevelAvg,
								g_appStats.directFuelLevel, g_appStats.fuelLevel3DMin, g_appStats.fuelLevel3DSame, roll, pitch, yaw, g_appStats.internalTemp,
								g_appStats.errorState, g_config.fullValue, g_config.emptyValue, g_config.filterMode, VERSION_NO, step);
 8009b84:	4b1f      	ldr	r3, [pc, #124]	; (8009c04 <output_data+0x12c4>)
 8009b86:	2265      	movs	r2, #101	; 0x65
 8009b88:	5c9b      	ldrb	r3, [r3, r2]
						xprintf(
 8009b8a:	613b      	str	r3, [r7, #16]
 8009b8c:	4b20      	ldr	r3, [pc, #128]	; (8009c10 <output_data+0x12d0>)
 8009b8e:	68da      	ldr	r2, [r3, #12]
 8009b90:	4b1f      	ldr	r3, [pc, #124]	; (8009c10 <output_data+0x12d0>)
 8009b92:	6918      	ldr	r0, [r3, #16]
 8009b94:	4681      	mov	r9, r0
								g_appStats.errorState, g_config.fullValue, g_config.emptyValue, g_config.filterMode, VERSION_NO, step);
 8009b96:	4b1e      	ldr	r3, [pc, #120]	; (8009c10 <output_data+0x12d0>)
 8009b98:	7ddb      	ldrb	r3, [r3, #23]
						xprintf(
 8009b9a:	60fb      	str	r3, [r7, #12]
 8009b9c:	4820      	ldr	r0, [pc, #128]	; (8009c20 <output_data+0x12e0>)
 8009b9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009ba0:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ba2:	4b20      	ldr	r3, [pc, #128]	; (8009c24 <output_data+0x12e4>)
 8009ba4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	930d      	str	r3, [sp, #52]	; 0x34
 8009baa:	464b      	mov	r3, r9
 8009bac:	930c      	str	r3, [sp, #48]	; 0x30
 8009bae:	920b      	str	r2, [sp, #44]	; 0x2c
 8009bb0:	693a      	ldr	r2, [r7, #16]
 8009bb2:	920a      	str	r2, [sp, #40]	; 0x28
 8009bb4:	4642      	mov	r2, r8
 8009bb6:	9209      	str	r2, [sp, #36]	; 0x24
 8009bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bba:	9308      	str	r3, [sp, #32]
 8009bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bbe:	9307      	str	r3, [sp, #28]
 8009bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bc2:	9306      	str	r3, [sp, #24]
 8009bc4:	4662      	mov	r2, ip
 8009bc6:	9205      	str	r2, [sp, #20]
 8009bc8:	9604      	str	r6, [sp, #16]
 8009bca:	9503      	str	r5, [sp, #12]
 8009bcc:	9402      	str	r4, [sp, #8]
 8009bce:	9101      	str	r1, [sp, #4]
 8009bd0:	22c4      	movs	r2, #196	; 0xc4
 8009bd2:	2318      	movs	r3, #24
 8009bd4:	18d3      	adds	r3, r2, r3
 8009bd6:	19da      	adds	r2, r3, r7
 8009bd8:	6813      	ldr	r3, [r2, #0]
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	465a      	mov	r2, fp
 8009be0:	4651      	mov	r1, sl
 8009be2:	f000 fffb 	bl	800abdc <xprintf>
					}

					lastSentToTracker = ulSecCount;
 8009be6:	4b08      	ldr	r3, [pc, #32]	; (8009c08 <output_data+0x12c8>)
 8009be8:	681a      	ldr	r2, [r3, #0]
 8009bea:	4b08      	ldr	r3, [pc, #32]	; (8009c0c <output_data+0x12cc>)
 8009bec:	601a      	str	r2, [r3, #0]
 8009bee:	e000      	b.n	8009bf2 <output_data+0x12b2>
		return;
 8009bf0:	46c0      	nop			; (mov r8, r8)
				}
			}
		}
	}
}
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	b039      	add	sp, #228	; 0xe4
 8009bf6:	bcf0      	pop	{r4, r5, r6, r7}
 8009bf8:	46bb      	mov	fp, r7
 8009bfa:	46b2      	mov	sl, r6
 8009bfc:	46a9      	mov	r9, r5
 8009bfe:	46a0      	mov	r8, r4
 8009c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c02:	46c0      	nop			; (mov r8, r8)
 8009c04:	20000384 	.word	0x20000384
 8009c08:	20000360 	.word	0x20000360
 8009c0c:	200003f0 	.word	0x200003f0
 8009c10:	20000368 	.word	0x20000368
 8009c14:	20000dd2 	.word	0x20000dd2
 8009c18:	0800d0e4 	.word	0x0800d0e4
 8009c1c:	0800d160 	.word	0x0800d160
 8009c20:	0800d1fc 	.word	0x0800d1fc
 8009c24:	0800d284 	.word	0x0800d284

08009c28 <LSM6DS3_get_angle>:

static void LSM6DS3_get_angle(void){
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b0c0      	sub	sp, #256	; 0x100
 8009c2c:	af00      	add	r7, sp, #0
	char buf[255]= {0};
 8009c2e:	4b23      	ldr	r3, [pc, #140]	; (8009cbc <LSM6DS3_get_angle+0x94>)
 8009c30:	3301      	adds	r3, #1
 8009c32:	33ff      	adds	r3, #255	; 0xff
 8009c34:	19db      	adds	r3, r3, r7
 8009c36:	2200      	movs	r2, #0
 8009c38:	601a      	str	r2, [r3, #0]
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	22fb      	movs	r2, #251	; 0xfb
 8009c3e:	2100      	movs	r1, #0
 8009c40:	0018      	movs	r0, r3
 8009c42:	f002 f90a 	bl	800be5a <memset>

	if(Kalman_GetFlag()) {
 8009c46:	f7fc f9ed 	bl	8006024 <Kalman_GetFlag>
 8009c4a:	1e03      	subs	r3, r0, #0
 8009c4c:	d032      	beq.n	8009cb4 <LSM6DS3_get_angle+0x8c>
		//xprintf("%s-%d\r\n",__func__,__LINE__);
		if(LSM6DS3_IMU_GetMeasurements()==LSM6DS3_OK){
 8009c4e:	f7fc fd71 	bl	8006734 <LSM6DS3_IMU_GetMeasurements>
 8009c52:	1e03      	subs	r3, r0, #0
 8009c54:	d101      	bne.n	8009c5a <LSM6DS3_get_angle+0x32>
			Execute_Kalman_Filter();
 8009c56:	f7fb ffcb 	bl	8005bf0 <Execute_Kalman_Filter>
		}

		if (g_appStats.last_send_data < ulMiliCount) {
 8009c5a:	4b19      	ldr	r3, [pc, #100]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009c5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009c5e:	4b19      	ldr	r3, [pc, #100]	; (8009cc4 <LSM6DS3_get_angle+0x9c>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d224      	bcs.n	8009cb0 <LSM6DS3_get_angle+0x88>
			memset(buf, 0, sizeof(buf));
 8009c66:	003b      	movs	r3, r7
 8009c68:	22ff      	movs	r2, #255	; 0xff
 8009c6a:	2100      	movs	r1, #0
 8009c6c:	0018      	movs	r0, r3
 8009c6e:	f002 f8f4 	bl	800be5a <memset>
			g_appStats.lsm6ds3.roll = Kalman_GetRoll();
 8009c72:	f7fc f9b1 	bl	8005fd8 <Kalman_GetRoll>
 8009c76:	1c02      	adds	r2, r0, #0
 8009c78:	4b11      	ldr	r3, [pc, #68]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009c7a:	601a      	str	r2, [r3, #0]
			g_appStats.lsm6ds3.pitch = Kalman_GetPitch();
 8009c7c:	f7fc f9a2 	bl	8005fc4 <Kalman_GetPitch>
 8009c80:	1c02      	adds	r2, r0, #0
 8009c82:	4b0f      	ldr	r3, [pc, #60]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009c84:	605a      	str	r2, [r3, #4]
			g_appStats.lsm6ds3.yaw = Kalman_Getyaw();
 8009c86:	f7fc f9b1 	bl	8005fec <Kalman_Getyaw>
 8009c8a:	1c02      	adds	r2, r0, #0
 8009c8c:	4b0c      	ldr	r3, [pc, #48]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009c8e:	609a      	str	r2, [r3, #8]
			g_appStats.lsm6ds3.T = LSM6DS3_Temperature_Int16();
 8009c90:	f7fc fdf6 	bl	8006880 <LSM6DS3_Temperature_Int16>
 8009c94:	0003      	movs	r3, r0
 8009c96:	0018      	movs	r0, r3
 8009c98:	f7f9 fddc 	bl	8003854 <__aeabi_i2f>
 8009c9c:	1c02      	adds	r2, r0, #0
 8009c9e:	4b08      	ldr	r3, [pc, #32]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009ca0:	60da      	str	r2, [r3, #12]
					(int) g_appStats.lsm6ds3.roll,
					(int) g_appStats.lsm6ds3.pitch,
					(int) g_appStats.lsm6ds3.yaw, (int) g_appStats.lsm6ds3.T);
#endif

			g_appStats.last_send_data = ulMiliCount + 500;
 8009ca2:	4b08      	ldr	r3, [pc, #32]	; (8009cc4 <LSM6DS3_get_angle+0x9c>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	33f5      	adds	r3, #245	; 0xf5
 8009ca8:	33ff      	adds	r3, #255	; 0xff
 8009caa:	001a      	movs	r2, r3
 8009cac:	4b04      	ldr	r3, [pc, #16]	; (8009cc0 <LSM6DS3_get_angle+0x98>)
 8009cae:	655a      	str	r2, [r3, #84]	; 0x54
		}

		Kalman_ClearFlag();
 8009cb0:	f7fc f9c2 	bl	8006038 <Kalman_ClearFlag>
	}
}
 8009cb4:	46c0      	nop			; (mov r8, r8)
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	b040      	add	sp, #256	; 0x100
 8009cba:	bd80      	pop	{r7, pc}
 8009cbc:	ffffff00 	.word	0xffffff00
 8009cc0:	20000384 	.word	0x20000384
 8009cc4:	20000364 	.word	0x20000364

08009cc8 <MX_TIM2_Init>:

static void MX_TIM2_Init(void) {
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b088      	sub	sp, #32
 8009ccc:	af00      	add	r7, sp, #0

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8009cce:	2314      	movs	r3, #20
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	230c      	movs	r3, #12
 8009cd6:	001a      	movs	r2, r3
 8009cd8:	2100      	movs	r1, #0
 8009cda:	f002 f8be 	bl	800be5a <memset>
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8009cde:	1d3b      	adds	r3, r7, #4
 8009ce0:	0018      	movs	r0, r3
 8009ce2:	2310      	movs	r3, #16
 8009ce4:	001a      	movs	r2, r3
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	f002 f8b7 	bl	800be5a <memset>

	htim2.Instance = TIM2;
 8009cec:	4b23      	ldr	r3, [pc, #140]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009cee:	2280      	movs	r2, #128	; 0x80
 8009cf0:	05d2      	lsls	r2, r2, #23
 8009cf2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8009cf4:	4b21      	ldr	r3, [pc, #132]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009cfa:	4b20      	ldr	r3, [pc, #128]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8009d00:	4b1e      	ldr	r3, [pc, #120]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d02:	2201      	movs	r2, #1
 8009d04:	4252      	negs	r2, r2
 8009d06:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d08:	4b1c      	ldr	r3, [pc, #112]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d0e:	4b1b      	ldr	r3, [pc, #108]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8009d14:	4b19      	ldr	r3, [pc, #100]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d16:	0018      	movs	r0, r3
 8009d18:	f001 f9c2 	bl	800b0a0 <HAL_TIM_IC_Init>
 8009d1c:	1e03      	subs	r3, r0, #0
 8009d1e:	d001      	beq.n	8009d24 <MX_TIM2_Init+0x5c>
		Error_Handler();
 8009d20:	f000 f8f4 	bl	8009f0c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d24:	2114      	movs	r1, #20
 8009d26:	187b      	adds	r3, r7, r1
 8009d28:	2200      	movs	r2, #0
 8009d2a:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d2c:	187b      	adds	r3, r7, r1
 8009d2e:	2200      	movs	r2, #0
 8009d30:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8009d32:	187a      	adds	r2, r7, r1
 8009d34:	4b11      	ldr	r3, [pc, #68]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d36:	0011      	movs	r1, r2
 8009d38:	0018      	movs	r0, r3
 8009d3a:	f001 ffd5 	bl	800bce8 <HAL_TIMEx_MasterConfigSynchronization>
 8009d3e:	1e03      	subs	r3, r0, #0
 8009d40:	d001      	beq.n	8009d46 <MX_TIM2_Init+0x7e>
		Error_Handler();
 8009d42:	f000 f8e3 	bl	8009f0c <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8009d46:	1d3b      	adds	r3, r7, #4
 8009d48:	2200      	movs	r2, #0
 8009d4a:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8009d4c:	1d3b      	adds	r3, r7, #4
 8009d4e:	2201      	movs	r2, #1
 8009d50:	605a      	str	r2, [r3, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8009d52:	1d3b      	adds	r3, r7, #4
 8009d54:	2200      	movs	r2, #0
 8009d56:	609a      	str	r2, [r3, #8]
	sConfigIC.ICFilter = 0;
 8009d58:	1d3b      	adds	r3, r7, #4
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK) {
 8009d5e:	1d39      	adds	r1, r7, #4
 8009d60:	4b06      	ldr	r3, [pc, #24]	; (8009d7c <MX_TIM2_Init+0xb4>)
 8009d62:	220c      	movs	r2, #12
 8009d64:	0018      	movs	r0, r3
 8009d66:	f001 fd0f 	bl	800b788 <HAL_TIM_IC_ConfigChannel>
 8009d6a:	1e03      	subs	r3, r0, #0
 8009d6c:	d001      	beq.n	8009d72 <MX_TIM2_Init+0xaa>
		Error_Handler();
 8009d6e:	f000 f8cd 	bl	8009f0c <Error_Handler>
	}

}
 8009d72:	46c0      	nop			; (mov r8, r8)
 8009d74:	46bd      	mov	sp, r7
 8009d76:	b008      	add	sp, #32
 8009d78:	bd80      	pop	{r7, pc}
 8009d7a:	46c0      	nop			; (mov r8, r8)
 8009d7c:	20000314 	.word	0x20000314

08009d80 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]

	if (TIM2 == htim->Instance) {
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	2380      	movs	r3, #128	; 0x80
 8009d8e:	05db      	lsls	r3, r3, #23
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d14a      	bne.n	8009e2a <HAL_TIM_IC_CaptureCallback+0xaa>
		if (HAL_TIM_ACTIVE_CHANNEL_4 == htim->Channel) {
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	7f1b      	ldrb	r3, [r3, #28]
 8009d98:	2b08      	cmp	r3, #8
 8009d9a:	d146      	bne.n	8009e2a <HAL_TIM_IC_CaptureCallback+0xaa>
			if (!isFirstCap) {
 8009d9c:	4b25      	ldr	r3, [pc, #148]	; (8009e34 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d10b      	bne.n	8009dbc <HAL_TIM_IC_CaptureCallback+0x3c>
				IC4ReadValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	210c      	movs	r1, #12
 8009da8:	0018      	movs	r0, r3
 8009daa:	f001 fd91 	bl	800b8d0 <HAL_TIM_ReadCapturedValue>
 8009dae:	0002      	movs	r2, r0
 8009db0:	4b21      	ldr	r3, [pc, #132]	; (8009e38 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8009db2:	601a      	str	r2, [r3, #0]
				isFirstCap = 1;
 8009db4:	4b1f      	ldr	r3, [pc, #124]	; (8009e34 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8009db6:	2201      	movs	r2, #1
 8009db8:	701a      	strb	r2, [r3, #0]
				HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
				isFirstCap = 0;
			}
		}
	}
}
 8009dba:	e036      	b.n	8009e2a <HAL_TIM_IC_CaptureCallback+0xaa>
				IC4ReadValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	210c      	movs	r1, #12
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	f001 fd85 	bl	800b8d0 <HAL_TIM_ReadCapturedValue>
 8009dc6:	0002      	movs	r2, r0
 8009dc8:	4b1c      	ldr	r3, [pc, #112]	; (8009e3c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8009dca:	601a      	str	r2, [r3, #0]
				capture = (uint32_t) (IC4ReadValue2 - IC4ReadValue1);
 8009dcc:	4b1b      	ldr	r3, [pc, #108]	; (8009e3c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	4b19      	ldr	r3, [pc, #100]	; (8009e38 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	1ad2      	subs	r2, r2, r3
 8009dd6:	4b1a      	ldr	r3, [pc, #104]	; (8009e40 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8009dd8:	601a      	str	r2, [r3, #0]
				g_appStats.capture = capture;
 8009dda:	4b19      	ldr	r3, [pc, #100]	; (8009e40 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	b299      	uxth	r1, r3
 8009de0:	4b18      	ldr	r3, [pc, #96]	; (8009e44 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8009de2:	2268      	movs	r2, #104	; 0x68
 8009de4:	5299      	strh	r1, [r3, r2]
					g_appStats.tim15Freq = (uint32_t) (TIM2_FREQ / capture);
 8009de6:	4b16      	ldr	r3, [pc, #88]	; (8009e40 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	0019      	movs	r1, r3
 8009dec:	4816      	ldr	r0, [pc, #88]	; (8009e48 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8009dee:	f7f8 fd9d 	bl	800292c <__udivsi3>
 8009df2:	0003      	movs	r3, r0
 8009df4:	001a      	movs	r2, r3
 8009df6:	4b13      	ldr	r3, [pc, #76]	; (8009e44 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8009df8:	61da      	str	r2, [r3, #28]
					g_appStats.freqUpdated = 1;
 8009dfa:	4b12      	ldr	r3, [pc, #72]	; (8009e44 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8009dfc:	2264      	movs	r2, #100	; 0x64
 8009dfe:	2101      	movs	r1, #1
 8009e00:	5499      	strb	r1, [r3, r2]
				HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_4);
 8009e02:	4b12      	ldr	r3, [pc, #72]	; (8009e4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8009e04:	210c      	movs	r1, #12
 8009e06:	0018      	movs	r0, r3
 8009e08:	f001 fad2 	bl	800b3b0 <HAL_TIM_IC_Stop_IT>
				TIM2->CNT &= 0;
 8009e0c:	2380      	movs	r3, #128	; 0x80
 8009e0e:	05db      	lsls	r3, r3, #23
 8009e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e12:	2380      	movs	r3, #128	; 0x80
 8009e14:	05db      	lsls	r3, r3, #23
 8009e16:	2200      	movs	r2, #0
 8009e18:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 8009e1a:	4b0c      	ldr	r3, [pc, #48]	; (8009e4c <HAL_TIM_IC_CaptureCallback+0xcc>)
 8009e1c:	210c      	movs	r1, #12
 8009e1e:	0018      	movs	r0, r3
 8009e20:	f001 f996 	bl	800b150 <HAL_TIM_IC_Start_IT>
				isFirstCap = 0;
 8009e24:	4b03      	ldr	r3, [pc, #12]	; (8009e34 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	701a      	strb	r2, [r3, #0]
}
 8009e2a:	46c0      	nop			; (mov r8, r8)
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	b002      	add	sp, #8
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	46c0      	nop			; (mov r8, r8)
 8009e34:	20000ddc 	.word	0x20000ddc
 8009e38:	20000dd4 	.word	0x20000dd4
 8009e3c:	20000dd8 	.word	0x20000dd8
 8009e40:	20000de0 	.word	0x20000de0
 8009e44:	20000384 	.word	0x20000384
 8009e48:	03d09000 	.word	0x03d09000
 8009e4c:	20000314 	.word	0x20000314

08009e50 <USART1_IRQHandler>:


void USART1_IRQHandler(void) {
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
	uint8_t cChar;
	if (USART1->ISR & USART_ISR_RXNE_RXFNE) {
 8009e56:	4b27      	ldr	r3, [pc, #156]	; (8009ef4 <USART1_IRQHandler+0xa4>)
 8009e58:	69db      	ldr	r3, [r3, #28]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	4013      	ands	r3, r2
 8009e5e:	d045      	beq.n	8009eec <USART1_IRQHandler+0x9c>
		USART1->ICR |= USART_RQR_RXFRQ;
 8009e60:	4b24      	ldr	r3, [pc, #144]	; (8009ef4 <USART1_IRQHandler+0xa4>)
 8009e62:	6a1a      	ldr	r2, [r3, #32]
 8009e64:	4b23      	ldr	r3, [pc, #140]	; (8009ef4 <USART1_IRQHandler+0xa4>)
 8009e66:	2108      	movs	r1, #8
 8009e68:	430a      	orrs	r2, r1
 8009e6a:	621a      	str	r2, [r3, #32]
		cChar = USART1->RDR;
 8009e6c:	4b21      	ldr	r3, [pc, #132]	; (8009ef4 <USART1_IRQHandler+0xa4>)
 8009e6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009e70:	1dfb      	adds	r3, r7, #7
 8009e72:	701a      	strb	r2, [r3, #0]

		if (buff_idx >= 255 || cChar == '*') {
 8009e74:	4b20      	ldr	r3, [pc, #128]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2bfe      	cmp	r3, #254	; 0xfe
 8009e7a:	dc03      	bgt.n	8009e84 <USART1_IRQHandler+0x34>
 8009e7c:	1dfb      	adds	r3, r7, #7
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	2b2a      	cmp	r3, #42	; 0x2a
 8009e82:	d102      	bne.n	8009e8a <USART1_IRQHandler+0x3a>
			buff_idx = 0;
 8009e84:	4b1c      	ldr	r3, [pc, #112]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	601a      	str	r2, [r3, #0]
		}

		if (cChar != '\r' && cChar != '\n') {
 8009e8a:	1dfb      	adds	r3, r7, #7
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	2b0d      	cmp	r3, #13
 8009e90:	d00e      	beq.n	8009eb0 <USART1_IRQHandler+0x60>
 8009e92:	1dfb      	adds	r3, r7, #7
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	2b0a      	cmp	r3, #10
 8009e98:	d00a      	beq.n	8009eb0 <USART1_IRQHandler+0x60>
			buff_cmd_tmp[buff_idx] = cChar;
 8009e9a:	4b17      	ldr	r3, [pc, #92]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a17      	ldr	r2, [pc, #92]	; (8009efc <USART1_IRQHandler+0xac>)
 8009ea0:	1df9      	adds	r1, r7, #7
 8009ea2:	7809      	ldrb	r1, [r1, #0]
 8009ea4:	54d1      	strb	r1, [r2, r3]
			buff_idx++;
 8009ea6:	4b14      	ldr	r3, [pc, #80]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	1c5a      	adds	r2, r3, #1
 8009eac:	4b12      	ldr	r3, [pc, #72]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009eae:	601a      	str	r2, [r3, #0]
		}

		if (cChar == '#') {
 8009eb0:	1dfb      	adds	r3, r7, #7
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	2b23      	cmp	r3, #35	; 0x23
 8009eb6:	d115      	bne.n	8009ee4 <USART1_IRQHandler+0x94>
			//copy
			memcpy(buff_cmd, buff_cmd_tmp, buff_idx);
 8009eb8:	4b0f      	ldr	r3, [pc, #60]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	001a      	movs	r2, r3
 8009ebe:	490f      	ldr	r1, [pc, #60]	; (8009efc <USART1_IRQHandler+0xac>)
 8009ec0:	4b0f      	ldr	r3, [pc, #60]	; (8009f00 <USART1_IRQHandler+0xb0>)
 8009ec2:	0018      	movs	r0, r3
 8009ec4:	f001 ffc0 	bl	800be48 <memcpy>
			buff_idx = 0;
 8009ec8:	4b0b      	ldr	r3, [pc, #44]	; (8009ef8 <USART1_IRQHandler+0xa8>)
 8009eca:	2200      	movs	r2, #0
 8009ecc:	601a      	str	r2, [r3, #0]
			g_appStats.processPcCommand = 1;
 8009ece:	4b0d      	ldr	r3, [pc, #52]	; (8009f04 <USART1_IRQHandler+0xb4>)
 8009ed0:	2266      	movs	r2, #102	; 0x66
 8009ed2:	2101      	movs	r1, #1
 8009ed4:	5499      	strb	r1, [r3, r2]
			memset(buff_cmd_tmp, 0, sizeof(buff_cmd_tmp));
 8009ed6:	2380      	movs	r3, #128	; 0x80
 8009ed8:	005a      	lsls	r2, r3, #1
 8009eda:	4b08      	ldr	r3, [pc, #32]	; (8009efc <USART1_IRQHandler+0xac>)
 8009edc:	2100      	movs	r1, #0
 8009ede:	0018      	movs	r0, r3
 8009ee0:	f001 ffbb 	bl	800be5a <memset>
		}

		g_appStats.lastReceiveUart = ulSecCount;
 8009ee4:	4b08      	ldr	r3, [pc, #32]	; (8009f08 <USART1_IRQHandler+0xb8>)
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	4b06      	ldr	r3, [pc, #24]	; (8009f04 <USART1_IRQHandler+0xb4>)
 8009eea:	659a      	str	r2, [r3, #88]	; 0x58
	}
}
 8009eec:	46c0      	nop			; (mov r8, r8)
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	b002      	add	sp, #8
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	40013800 	.word	0x40013800
 8009ef8:	20001028 	.word	0x20001028
 8009efc:	20000f28 	.word	0x20000f28
 8009f00:	20000e28 	.word	0x20000e28
 8009f04:	20000384 	.word	0x20000384
 8009f08:	20000360 	.word	0x20000360

08009f0c <Error_Handler>:


void Error_Handler(void) {
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009f10:	b672      	cpsid	i
}
 8009f12:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	while (1) {
 8009f14:	e7fe      	b.n	8009f14 <Error_Handler+0x8>

08009f16 <ustrncpy>:
//! \return Returns \e pcDst.
//
//*****************************************************************************
char *
ustrncpy (char *pcDst, const char *pcSrc, int iNum)
{
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b086      	sub	sp, #24
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	60f8      	str	r0, [r7, #12]
 8009f1e:	60b9      	str	r1, [r7, #8]
 8009f20:	607a      	str	r2, [r7, #4]
    //ASSERT(pcDst);

    //
    // Start at the beginning of the source string.
    //
    iCount = 0;
 8009f22:	2300      	movs	r3, #0
 8009f24:	617b      	str	r3, [r7, #20]

    //
    // Copy the source string until we run out of source characters or
    // destination space.
    //
    while(iNum && pcSrc[iCount])
 8009f26:	e00d      	b.n	8009f44 <ustrncpy+0x2e>
    {
        pcDst[iCount] = pcSrc[iCount];
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	18d2      	adds	r2, r2, r3
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	68f9      	ldr	r1, [r7, #12]
 8009f32:	18cb      	adds	r3, r1, r3
 8009f34:	7812      	ldrb	r2, [r2, #0]
 8009f36:	701a      	strb	r2, [r3, #0]
        iCount++;
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	617b      	str	r3, [r7, #20]
        iNum--;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	3b01      	subs	r3, #1
 8009f42:	607b      	str	r3, [r7, #4]
    while(iNum && pcSrc[iCount])
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d011      	beq.n	8009f6e <ustrncpy+0x58>
 8009f4a:	697b      	ldr	r3, [r7, #20]
 8009f4c:	68ba      	ldr	r2, [r7, #8]
 8009f4e:	18d3      	adds	r3, r2, r3
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e8      	bne.n	8009f28 <ustrncpy+0x12>
    }

    //
    // Pad the destination if we are not yet done.
    //
    while(iNum)
 8009f56:	e00a      	b.n	8009f6e <ustrncpy+0x58>
    {
        pcDst[iCount++] = (char)0;
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	1c5a      	adds	r2, r3, #1
 8009f5c:	617a      	str	r2, [r7, #20]
 8009f5e:	001a      	movs	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	189b      	adds	r3, r3, r2
 8009f64:	2200      	movs	r2, #0
 8009f66:	701a      	strb	r2, [r3, #0]
        iNum--;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	3b01      	subs	r3, #1
 8009f6c:	607b      	str	r3, [r7, #4]
    while(iNum)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d1f1      	bne.n	8009f58 <ustrncpy+0x42>
    }

    //
    // Pass the destination pointer back to the caller.
    //
    return(pcDst);
 8009f74:	68fb      	ldr	r3, [r7, #12]
}
 8009f76:	0018      	movs	r0, r3
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	b006      	add	sp, #24
 8009f7c:	bd80      	pop	{r7, pc}
	...

08009f80 <uvsnprintf>:
//
//*****************************************************************************
int
uvsnprintf(char *pcBuf, unsigned long ulSize, const char *pcString,
           va_list vaArgP)
{
 8009f80:	b590      	push	{r4, r7, lr}
 8009f82:	b08d      	sub	sp, #52	; 0x34
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	60f8      	str	r0, [r7, #12]
 8009f88:	60b9      	str	r1, [r7, #8]
 8009f8a:	607a      	str	r2, [r7, #4]
 8009f8c:	603b      	str	r3, [r7, #0]
    unsigned long ulIdx, ulValue, ulCount, ulBase, ulNeg;
    char *pcStr, cFill;
    int iConvertCount = 0;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	617b      	str	r3, [r7, #20]
    //ASSERT(ulSize != 0);

    //
    // Adjust buffer size limit to allow one space for null termination.
    //
    if(ulSize)
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d002      	beq.n	8009f9e <uvsnprintf+0x1e>
    {
        ulSize--;
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	60bb      	str	r3, [r7, #8]
    }

    //
    // Initialize the count of characters converted.
    //
    iConvertCount = 0;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	617b      	str	r3, [r7, #20]

    //
    // Loop while there are more characters in the format string.
    //
    while(*pcString)
 8009fa2:	e1c8      	b.n	800a336 <uvsnprintf+0x3b6>
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009fa8:	e002      	b.n	8009fb0 <uvsnprintf+0x30>
            ulIdx++)
 8009faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fac:	3301      	adds	r3, #1
 8009fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        for(ulIdx = 0; (pcString[ulIdx] != '%') && (pcString[ulIdx] != '\0');
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fb4:	18d3      	adds	r3, r2, r3
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	2b25      	cmp	r3, #37	; 0x25
 8009fba:	d005      	beq.n	8009fc8 <uvsnprintf+0x48>
 8009fbc:	687a      	ldr	r2, [r7, #4]
 8009fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fc0:	18d3      	adds	r3, r2, r3
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d1f0      	bne.n	8009faa <uvsnprintf+0x2a>
        //
        // Write this portion of the string to the output buffer.  If there are
        // more characters to write than there is space in the buffer, then
        // only write as much as will fit in the buffer.
        //
        if(ulIdx > ulSize)
 8009fc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d90c      	bls.n	8009fea <uvsnprintf+0x6a>
        {
            ustrncpy(pcBuf, pcString, ulSize);
 8009fd0:	68ba      	ldr	r2, [r7, #8]
 8009fd2:	6879      	ldr	r1, [r7, #4]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	0018      	movs	r0, r3
 8009fd8:	f7ff ff9d 	bl	8009f16 <ustrncpy>
            pcBuf += ulSize;
 8009fdc:	68fa      	ldr	r2, [r7, #12]
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	18d3      	adds	r3, r2, r3
 8009fe2:	60fb      	str	r3, [r7, #12]
            ulSize = 0;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	60bb      	str	r3, [r7, #8]
 8009fe8:	e00d      	b.n	800a006 <uvsnprintf+0x86>
        }
        else
        {
            ustrncpy(pcBuf, pcString, ulIdx);
 8009fea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009fec:	6879      	ldr	r1, [r7, #4]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	0018      	movs	r0, r3
 8009ff2:	f7ff ff90 	bl	8009f16 <ustrncpy>
            pcBuf += ulIdx;
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ffa:	18d3      	adds	r3, r2, r3
 8009ffc:	60fb      	str	r3, [r7, #12]
            ulSize -= ulIdx;
 8009ffe:	68ba      	ldr	r2, [r7, #8]
 800a000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	60bb      	str	r3, [r7, #8]
        //
        // Update the conversion count.  This will be the number of characters
        // that should have been written, even if there was not room in the
        // buffer.
        //
        iConvertCount += ulIdx;
 800a006:	697a      	ldr	r2, [r7, #20]
 800a008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a00a:	18d3      	adds	r3, r2, r3
 800a00c:	617b      	str	r3, [r7, #20]

        //
        // Skip the portion of the format string that was written.
        //
        pcString += ulIdx;
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a012:	18d3      	adds	r3, r2, r3
 800a014:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b25      	cmp	r3, #37	; 0x25
 800a01c:	d000      	beq.n	800a020 <uvsnprintf+0xa0>
 800a01e:	e189      	b.n	800a334 <uvsnprintf+0x3b4>
        {
            //
            // Skip the %.
            //
            pcString++;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	3301      	adds	r3, #1
 800a024:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (that is, to the defaults).
            //
            ulCount = 0;
 800a026:	2300      	movs	r3, #0
 800a028:	627b      	str	r3, [r7, #36]	; 0x24
            cFill = ' ';
 800a02a:	231b      	movs	r3, #27
 800a02c:	18fb      	adds	r3, r7, r3
 800a02e:	2220      	movs	r2, #32
 800a030:	701a      	strb	r2, [r3, #0]
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	1c5a      	adds	r2, r3, #1
 800a036:	607a      	str	r2, [r7, #4]
 800a038:	781b      	ldrb	r3, [r3, #0]
 800a03a:	3b25      	subs	r3, #37	; 0x25
 800a03c:	2b53      	cmp	r3, #83	; 0x53
 800a03e:	d900      	bls.n	800a042 <uvsnprintf+0xc2>
 800a040:	e158      	b.n	800a2f4 <uvsnprintf+0x374>
 800a042:	009a      	lsls	r2, r3, #2
 800a044:	4bc2      	ldr	r3, [pc, #776]	; (800a350 <uvsnprintf+0x3d0>)
 800a046:	18d3      	adds	r3, r2, r3
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	469f      	mov	pc, r3
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ulCount == 0))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	3b01      	subs	r3, #1
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	2b30      	cmp	r3, #48	; 0x30
 800a054:	d106      	bne.n	800a064 <uvsnprintf+0xe4>
 800a056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d103      	bne.n	800a064 <uvsnprintf+0xe4>
                    {
                        cFill = '0';
 800a05c:	231b      	movs	r3, #27
 800a05e:	18fb      	adds	r3, r7, r3
 800a060:	2230      	movs	r2, #48	; 0x30
 800a062:	701a      	strb	r2, [r3, #0]
                    }

                    //
                    // Update the digit count.
                    //
                    ulCount *= 10;
 800a064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a066:	0013      	movs	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	189b      	adds	r3, r3, r2
 800a06c:	005b      	lsls	r3, r3, #1
 800a06e:	627b      	str	r3, [r7, #36]	; 0x24
                    ulCount += pcString[-1] - '0';
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	3b01      	subs	r3, #1
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	001a      	movs	r2, r3
 800a078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07a:	18d3      	adds	r3, r2, r3
 800a07c:	3b30      	subs	r3, #48	; 0x30
 800a07e:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // Get the next character.
                    //
                    goto again;
 800a080:	e7d7      	b.n	800a032 <uvsnprintf+0xb2>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	1d1a      	adds	r2, r3, #4
 800a086:	603a      	str	r2, [r7, #0]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Copy the character to the output buffer, if there is
                    // room.  Update the buffer size remaining.
                    //
                    if(ulSize != 0)
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d008      	beq.n	800a0a4 <uvsnprintf+0x124>
                    {
                        *pcBuf++ = (char)ulValue;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	1c5a      	adds	r2, r3, #1
 800a096:	60fa      	str	r2, [r7, #12]
 800a098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a09a:	b2d2      	uxtb	r2, r2
 800a09c:	701a      	strb	r2, [r3, #0]
                        ulSize--;
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	3b01      	subs	r3, #1
 800a0a2:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount++;
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 800a0aa:	e144      	b.n	800a336 <uvsnprintf+0x3b6>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	1d1a      	adds	r2, r3, #4
 800a0b0:	603a      	str	r2, [r7, #0]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((long)ulValue < 0)
 800a0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	da05      	bge.n	800a0c8 <uvsnprintf+0x148>
                    {
                        //
                        // Make the value positive.
                        //
                        ulValue = -(long)ulValue;
 800a0bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0be:	425b      	negs	r3, r3
 800a0c0:	62bb      	str	r3, [r7, #40]	; 0x28

                        //
                        // Indicate that the value is negative.
                        //
                        ulNeg = 1;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	61fb      	str	r3, [r7, #28]
 800a0c6:	e001      	b.n	800a0cc <uvsnprintf+0x14c>
                    {
                        //
                        // Indicate that the value is positive so that a
                        // negative sign isn't inserted.
                        //
                        ulNeg = 0;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	61fb      	str	r3, [r7, #28]
                    }

                    //
                    // Set the base to 10.
                    //
                    ulBase = 10;
 800a0cc:	230a      	movs	r3, #10
 800a0ce:	623b      	str	r3, [r7, #32]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 800a0d0:	e06d      	b.n	800a1ae <uvsnprintf+0x22e>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	1d1a      	adds	r2, r3, #4
 800a0d6:	603a      	str	r2, [r7, #0]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	613b      	str	r3, [r7, #16]

                    //
                    // Determine the length of the string.
                    //
                    for(ulIdx = 0; pcStr[ulIdx] != '\0'; ulIdx++)
 800a0dc:	2300      	movs	r3, #0
 800a0de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0e0:	e002      	b.n	800a0e8 <uvsnprintf+0x168>
 800a0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0e8:	693a      	ldr	r2, [r7, #16]
 800a0ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ec:	18d3      	adds	r3, r2, r3
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1f6      	bne.n	800a0e2 <uvsnprintf+0x162>
                    //
                    // Update the convert count to include any padding that
                    // should be necessary (regardless of whether we have space
                    // to write it or not).
                    //
                    if(ulCount > ulIdx)
 800a0f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d905      	bls.n	800a108 <uvsnprintf+0x188>
                    {
                        iConvertCount += (ulCount - ulIdx);
 800a0fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a100:	1ad2      	subs	r2, r2, r3
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	18d3      	adds	r3, r2, r3
 800a106:	617b      	str	r3, [r7, #20]
                    //
                    // Copy the string to the output buffer.  Only copy as much
                    // as will fit in the buffer.  Update the output buffer
                    // pointer and the space remaining.
                    //
                    if(ulIdx > ulSize)
 800a108:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d90c      	bls.n	800a12a <uvsnprintf+0x1aa>
                    {
                        ustrncpy(pcBuf, pcStr, ulSize);
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	6939      	ldr	r1, [r7, #16]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	0018      	movs	r0, r3
 800a118:	f7ff fefd 	bl	8009f16 <ustrncpy>
                        pcBuf += ulSize;
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	18d3      	adds	r3, r2, r3
 800a122:	60fb      	str	r3, [r7, #12]
                        ulSize = 0;
 800a124:	2300      	movs	r3, #0
 800a126:	60bb      	str	r3, [r7, #8]
 800a128:	e029      	b.n	800a17e <uvsnprintf+0x1fe>
                    }
                    else
                    {
                        ustrncpy(pcBuf, pcStr, ulIdx);
 800a12a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a12c:	6939      	ldr	r1, [r7, #16]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	0018      	movs	r0, r3
 800a132:	f7ff fef0 	bl	8009f16 <ustrncpy>
                        pcBuf += ulIdx;
 800a136:	68fa      	ldr	r2, [r7, #12]
 800a138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a13a:	18d3      	adds	r3, r2, r3
 800a13c:	60fb      	str	r3, [r7, #12]
                        ulSize -= ulIdx;
 800a13e:	68ba      	ldr	r2, [r7, #8]
 800a140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a142:	1ad3      	subs	r3, r2, r3
 800a144:	60bb      	str	r3, [r7, #8]

                        //
                        // Write any required padding spaces assuming there is
                        // still space in the buffer.
                        //
                        if(ulCount > ulIdx)
 800a146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d917      	bls.n	800a17e <uvsnprintf+0x1fe>
                        {
                            ulCount -= ulIdx;
 800a14e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	627b      	str	r3, [r7, #36]	; 0x24
                            if(ulCount > ulSize)
 800a156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d901      	bls.n	800a162 <uvsnprintf+0x1e2>
                            {
                                ulCount = ulSize;
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	627b      	str	r3, [r7, #36]	; 0x24
                            }
                            ulSize =- ulCount;
 800a162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a164:	425b      	negs	r3, r3
 800a166:	60bb      	str	r3, [r7, #8]

                            while(ulCount--)
 800a168:	e004      	b.n	800a174 <uvsnprintf+0x1f4>
                            {
                                *pcBuf++ = ' ';
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	1c5a      	adds	r2, r3, #1
 800a16e:	60fa      	str	r2, [r7, #12]
 800a170:	2220      	movs	r2, #32
 800a172:	701a      	strb	r2, [r3, #0]
                            while(ulCount--)
 800a174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a176:	1e5a      	subs	r2, r3, #1
 800a178:	627a      	str	r2, [r7, #36]	; 0x24
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d1f5      	bne.n	800a16a <uvsnprintf+0x1ea>
                    //
                    // Update the conversion count.  This will be the number of
                    // characters that should have been written, even if there
                    // was not room in the buffer.
                    //
                    iConvertCount += ulIdx;
 800a17e:	697a      	ldr	r2, [r7, #20]
 800a180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a182:	18d3      	adds	r3, r2, r3
 800a184:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 800a186:	e0d6      	b.n	800a336 <uvsnprintf+0x3b6>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	1d1a      	adds	r2, r3, #4
 800a18c:	603a      	str	r2, [r7, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Set the base to 10.
                    //
                    ulBase = 10;
 800a192:	230a      	movs	r3, #10
 800a194:	623b      	str	r3, [r7, #32]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ulNeg = 0;
 800a196:	2300      	movs	r3, #0
 800a198:	61fb      	str	r3, [r7, #28]

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 800a19a:	e008      	b.n	800a1ae <uvsnprintf+0x22e>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ulValue = va_arg(vaArgP, unsigned long);
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	1d1a      	adds	r2, r3, #4
 800a1a0:	603a      	str	r2, [r7, #0]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	62bb      	str	r3, [r7, #40]	; 0x28

                    //
                    // Set the base to 16.
                    //
                    ulBase = 16;
 800a1a6:	2310      	movs	r3, #16
 800a1a8:	623b      	str	r3, [r7, #32]

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ulNeg = 0;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	61fb      	str	r3, [r7, #28]
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ulIdx = 1;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1b2:	e006      	b.n	800a1c2 <uvsnprintf+0x242>
                        (((ulIdx * ulBase) <= ulValue) &&
                         (((ulIdx * ulBase) / ulBase) == ulIdx));
                        ulIdx *= ulBase, ulCount--)
 800a1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b6:	6a3a      	ldr	r2, [r7, #32]
 800a1b8:	4353      	muls	r3, r2
 800a1ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	627b      	str	r3, [r7, #36]	; 0x24
                        (((ulIdx * ulBase) <= ulValue) &&
 800a1c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c4:	6a3a      	ldr	r2, [r7, #32]
 800a1c6:	4353      	muls	r3, r2
                    for(ulIdx = 1;
 800a1c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d30b      	bcc.n	800a1e6 <uvsnprintf+0x266>
                         (((ulIdx * ulBase) / ulBase) == ulIdx));
 800a1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d0:	6a3a      	ldr	r2, [r7, #32]
 800a1d2:	4353      	muls	r3, r2
 800a1d4:	6a39      	ldr	r1, [r7, #32]
 800a1d6:	0018      	movs	r0, r3
 800a1d8:	f7f8 fba8 	bl	800292c <__udivsi3>
 800a1dc:	0003      	movs	r3, r0
 800a1de:	001a      	movs	r2, r3
                        (((ulIdx * ulBase) <= ulValue) &&
 800a1e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d0e6      	beq.n	800a1b4 <uvsnprintf+0x234>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ulNeg)
 800a1e6:	69fb      	ldr	r3, [r7, #28]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d002      	beq.n	800a1f2 <uvsnprintf+0x272>
                    {
                        ulCount--;
 800a1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ee:	3b01      	subs	r3, #1
 800a1f0:	627b      	str	r3, [r7, #36]	; 0x24

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ulNeg && (ulSize != 0) && (cFill == '0'))
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d014      	beq.n	800a222 <uvsnprintf+0x2a2>
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d011      	beq.n	800a222 <uvsnprintf+0x2a2>
 800a1fe:	231b      	movs	r3, #27
 800a200:	18fb      	adds	r3, r7, r3
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	2b30      	cmp	r3, #48	; 0x30
 800a206:	d10c      	bne.n	800a222 <uvsnprintf+0x2a2>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	1c5a      	adds	r2, r3, #1
 800a20c:	60fa      	str	r2, [r7, #12]
 800a20e:	222d      	movs	r2, #45	; 0x2d
 800a210:	701a      	strb	r2, [r3, #0]
                        ulSize--;
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	3b01      	subs	r3, #1
 800a216:	60bb      	str	r3, [r7, #8]

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	3301      	adds	r3, #1
 800a21c:	617b      	str	r3, [r7, #20]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ulNeg = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	61fb      	str	r3, [r7, #28]

                    //
                    // See if there are more characters in the specified field
                    // width than there are in the conversion of this value.
                    //
                    if((ulCount > 1) && (ulCount < 65536))
 800a222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a224:	2b01      	cmp	r3, #1
 800a226:	d91e      	bls.n	800a266 <uvsnprintf+0x2e6>
 800a228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a22a:	2380      	movs	r3, #128	; 0x80
 800a22c:	025b      	lsls	r3, r3, #9
 800a22e:	429a      	cmp	r2, r3
 800a230:	d219      	bcs.n	800a266 <uvsnprintf+0x2e6>
                    {
                        //
                        // Loop through the required padding characters.
                        //
                        for(ulCount--; ulCount; ulCount--)
 800a232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a234:	3b01      	subs	r3, #1
 800a236:	627b      	str	r3, [r7, #36]	; 0x24
 800a238:	e012      	b.n	800a260 <uvsnprintf+0x2e0>
                        {
                            //
                            // Copy the character to the output buffer if there
                            // is room.
                            //
                            if(ulSize != 0)
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d009      	beq.n	800a254 <uvsnprintf+0x2d4>
                            {
                                *pcBuf++ = cFill;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	1c5a      	adds	r2, r3, #1
 800a244:	60fa      	str	r2, [r7, #12]
 800a246:	221b      	movs	r2, #27
 800a248:	18ba      	adds	r2, r7, r2
 800a24a:	7812      	ldrb	r2, [r2, #0]
 800a24c:	701a      	strb	r2, [r3, #0]
                                ulSize--;
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	3b01      	subs	r3, #1
 800a252:	60bb      	str	r3, [r7, #8]
                            }

                            //
                            // Update the conversion count.
                            //
                            iConvertCount++;
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	3301      	adds	r3, #1
 800a258:	617b      	str	r3, [r7, #20]
                        for(ulCount--; ulCount; ulCount--)
 800a25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25c:	3b01      	subs	r3, #1
 800a25e:	627b      	str	r3, [r7, #36]	; 0x24
 800a260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1e9      	bne.n	800a23a <uvsnprintf+0x2ba>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ulNeg && (ulSize != 0))
 800a266:	69fb      	ldr	r3, [r7, #28]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d02e      	beq.n	800a2ca <uvsnprintf+0x34a>
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d02b      	beq.n	800a2ca <uvsnprintf+0x34a>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        *pcBuf++ = '-';
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	1c5a      	adds	r2, r3, #1
 800a276:	60fa      	str	r2, [r7, #12]
 800a278:	222d      	movs	r2, #45	; 0x2d
 800a27a:	701a      	strb	r2, [r3, #0]
                        ulSize--;
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	3b01      	subs	r3, #1
 800a280:	60bb      	str	r3, [r7, #8]

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	3301      	adds	r3, #1
 800a286:	617b      	str	r3, [r7, #20]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ulIdx; ulIdx /= ulBase)
 800a288:	e01f      	b.n	800a2ca <uvsnprintf+0x34a>
                    {
                        //
                        // Copy the character to the output buffer if there is
                        // room.
                        //
                        if(ulSize != 0)
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d013      	beq.n	800a2b8 <uvsnprintf+0x338>
                        {
                            *pcBuf++ = g_pcHex[(ulValue / ulIdx) % ulBase];
 800a290:	4c30      	ldr	r4, [pc, #192]	; (800a354 <uvsnprintf+0x3d4>)
 800a292:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a294:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a296:	f7f8 fb49 	bl	800292c <__udivsi3>
 800a29a:	0003      	movs	r3, r0
 800a29c:	6a39      	ldr	r1, [r7, #32]
 800a29e:	0018      	movs	r0, r3
 800a2a0:	f7f8 fbca 	bl	8002a38 <__aeabi_uidivmod>
 800a2a4:	000b      	movs	r3, r1
 800a2a6:	18e2      	adds	r2, r4, r3
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	1c59      	adds	r1, r3, #1
 800a2ac:	60f9      	str	r1, [r7, #12]
 800a2ae:	7812      	ldrb	r2, [r2, #0]
 800a2b0:	701a      	strb	r2, [r3, #0]
                            ulSize--;
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	60bb      	str	r3, [r7, #8]
                        }

                        //
                        // Update the conversion count.
                        //
                        iConvertCount++;
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	3301      	adds	r3, #1
 800a2bc:	617b      	str	r3, [r7, #20]
                    for(; ulIdx; ulIdx /= ulBase)
 800a2be:	6a39      	ldr	r1, [r7, #32]
 800a2c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a2c2:	f7f8 fb33 	bl	800292c <__udivsi3>
 800a2c6:	0003      	movs	r3, r0
 800a2c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1dc      	bne.n	800a28a <uvsnprintf+0x30a>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 800a2d0:	e031      	b.n	800a336 <uvsnprintf+0x3b6>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                    if(ulSize != 0)
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d009      	beq.n	800a2ec <uvsnprintf+0x36c>
                    {
                        *pcBuf++ = pcString[-1];
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	1c5a      	adds	r2, r3, #1
 800a2dc:	60fa      	str	r2, [r7, #12]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	3a01      	subs	r2, #1
 800a2e2:	7812      	ldrb	r2, [r2, #0]
 800a2e4:	701a      	strb	r2, [r3, #0]
                        ulSize--;
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount++;
 800a2ec:	697b      	ldr	r3, [r7, #20]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 800a2f2:	e020      	b.n	800a336 <uvsnprintf+0x3b6>
                default:
                {
                    //
                    // Indicate an error.
                    //
                    if(ulSize >= 5)
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	2b04      	cmp	r3, #4
 800a2f8:	d90c      	bls.n	800a314 <uvsnprintf+0x394>
                    {
                        ustrncpy(pcBuf, "ERROR", 5);
 800a2fa:	4917      	ldr	r1, [pc, #92]	; (800a358 <uvsnprintf+0x3d8>)
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2205      	movs	r2, #5
 800a300:	0018      	movs	r0, r3
 800a302:	f7ff fe08 	bl	8009f16 <ustrncpy>
                        pcBuf += 5;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	3305      	adds	r3, #5
 800a30a:	60fb      	str	r3, [r7, #12]
                        ulSize -= 5;
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	3b05      	subs	r3, #5
 800a310:	60bb      	str	r3, [r7, #8]
 800a312:	e00b      	b.n	800a32c <uvsnprintf+0x3ac>
                    }
                    else
                    {
                        ustrncpy(pcBuf, "ERROR", ulSize);
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	4910      	ldr	r1, [pc, #64]	; (800a358 <uvsnprintf+0x3d8>)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	0018      	movs	r0, r3
 800a31c:	f7ff fdfb 	bl	8009f16 <ustrncpy>
                        pcBuf += ulSize;
 800a320:	68fa      	ldr	r2, [r7, #12]
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	18d3      	adds	r3, r2, r3
 800a326:	60fb      	str	r3, [r7, #12]
                        ulSize = 0;
 800a328:	2300      	movs	r3, #0
 800a32a:	60bb      	str	r3, [r7, #8]
                    }

                    //
                    // Update the conversion count.
                    //
                    iConvertCount += 5;
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	3305      	adds	r3, #5
 800a330:	617b      	str	r3, [r7, #20]

                    //
                    // This command has been handled.
                    //
                    break;
 800a332:	e000      	b.n	800a336 <uvsnprintf+0x3b6>
                }
            }
        }
 800a334:	46c0      	nop			; (mov r8, r8)
    while(*pcString)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d000      	beq.n	800a340 <uvsnprintf+0x3c0>
 800a33e:	e631      	b.n	8009fa4 <uvsnprintf+0x24>
    }

    //
    // Null terminate the string in the buffer.
    //
    *pcBuf = 0;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2200      	movs	r2, #0
 800a344:	701a      	strb	r2, [r3, #0]

    //
    // Return the number of characters in the full converted string.
    //
    return(iConvertCount);
 800a346:	697b      	ldr	r3, [r7, #20]
}
 800a348:	0018      	movs	r0, r3
 800a34a:	46bd      	mov	sp, r7
 800a34c:	b00d      	add	sp, #52	; 0x34
 800a34e:	bd90      	pop	{r4, r7, pc}
 800a350:	0800d3fc 	.word	0x0800d3fc
 800a354:	0800d28c 	.word	0x0800d28c
 800a358:	0800d2a0 	.word	0x0800d2a0

0800a35c <usnprintf>:
//! including the NULL termination character, regardless of space in the
//! buffer.
//
//*****************************************************************************
int usnprintf(char *pcBuf, unsigned long ulSize, const char *pcString, ...)
{
 800a35c:	b40c      	push	{r2, r3}
 800a35e:	b580      	push	{r7, lr}
 800a360:	b084      	sub	sp, #16
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
 800a366:	6039      	str	r1, [r7, #0]
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
 800a368:	231c      	movs	r3, #28
 800a36a:	18fb      	adds	r3, r7, r3
 800a36c:	60bb      	str	r3, [r7, #8]

    //
    // Call vsnprintf to perform the conversion.
    //
    iRet = uvsnprintf(pcBuf, ulSize, pcString, vaArgP);
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	69ba      	ldr	r2, [r7, #24]
 800a372:	6839      	ldr	r1, [r7, #0]
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7ff fe03 	bl	8009f80 <uvsnprintf>
 800a37a:	0003      	movs	r3, r0
 800a37c:	60fb      	str	r3, [r7, #12]
    va_end(vaArgP);

    //
    // Return the conversion count.
    //
    return(iRet);
 800a37e:	68fb      	ldr	r3, [r7, #12]
}
 800a380:	0018      	movs	r0, r3
 800a382:	46bd      	mov	sp, r7
 800a384:	b004      	add	sp, #16
 800a386:	bc80      	pop	{r7}
 800a388:	bc08      	pop	{r3}
 800a38a:	b002      	add	sp, #8
 800a38c:	4718      	bx	r3
	...

0800a390 <SPIx_init>:
static uint8_t SPI_SendByte(SPI_TypeDef *SPIx, uint8_t byte, uint16_t timeout);
static uint8_t SPI_readByte(SPI_TypeDef *SPIx, uint8_t*byte, uint16_t timeout);

//////////////////////////////////////////////////////////////////////////////////////////////////////////

void SPIx_init(SPI_TypeDef *SPIx){
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]

	if (SPIx == SPI1) {
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	4a07      	ldr	r2, [pc, #28]	; (800a3b8 <SPIx_init+0x28>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d101      	bne.n	800a3a4 <SPIx_init+0x14>
		spi1Init();
 800a3a0:	f7fd f998 	bl	80076d4 <spi1Init>
	}
	if (SPIx == SPI2) {
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	4a05      	ldr	r2, [pc, #20]	; (800a3bc <SPIx_init+0x2c>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d101      	bne.n	800a3b0 <SPIx_init+0x20>
		spi2Init();
 800a3ac:	f7fd f998 	bl	80076e0 <spi2Init>
	}
}
 800a3b0:	46c0      	nop			; (mov r8, r8)
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	b002      	add	sp, #8
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	40013000 	.word	0x40013000
 800a3bc:	40003800 	.word	0x40003800

0800a3c0 <SPIx_ReadRegister>:


int SPIx_ReadRegister(SPI_TypeDef *SPIx, uint8_t reg, uint8_t *data, uint16_t len, uint16_t timeout){
 800a3c0:	b590      	push	{r4, r7, lr}
 800a3c2:	b087      	sub	sp, #28
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	0008      	movs	r0, r1
 800a3ca:	607a      	str	r2, [r7, #4]
 800a3cc:	0019      	movs	r1, r3
 800a3ce:	240b      	movs	r4, #11
 800a3d0:	193b      	adds	r3, r7, r4
 800a3d2:	1c02      	adds	r2, r0, #0
 800a3d4:	701a      	strb	r2, [r3, #0]
 800a3d6:	2308      	movs	r3, #8
 800a3d8:	18fb      	adds	r3, r7, r3
 800a3da:	1c0a      	adds	r2, r1, #0
 800a3dc:	801a      	strh	r2, [r3, #0]
	else
		spi2_cs_high();

	return 1;
#else
	reg |= 0x80;
 800a3de:	193b      	adds	r3, r7, r4
 800a3e0:	193a      	adds	r2, r7, r4
 800a3e2:	7812      	ldrb	r2, [r2, #0]
 800a3e4:	2180      	movs	r1, #128	; 0x80
 800a3e6:	4249      	negs	r1, r1
 800a3e8:	430a      	orrs	r2, r1
 800a3ea:	701a      	strb	r2, [r3, #0]
	spi2_cs_low();
 800a3ec:	f7fd f95a 	bl	80076a4 <spi2_cs_low>
	SPIx_readWrite(SPIx, reg);
 800a3f0:	193b      	adds	r3, r7, r4
 800a3f2:	781a      	ldrb	r2, [r3, #0]
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	0011      	movs	r1, r2
 800a3f8:	0018      	movs	r0, r3
 800a3fa:	f7fd fa8d 	bl	8007918 <SPIx_readWrite>
	for (int i = 0; i < len; i++) {
 800a3fe:	2300      	movs	r3, #0
 800a400:	617b      	str	r3, [r7, #20]
 800a402:	e00c      	b.n	800a41e <SPIx_ReadRegister+0x5e>
		*(data + i) = SPIx_readWrite(SPIx, 0x00);
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	18d4      	adds	r4, r2, r3
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2100      	movs	r1, #0
 800a40e:	0018      	movs	r0, r3
 800a410:	f7fd fa82 	bl	8007918 <SPIx_readWrite>
 800a414:	0003      	movs	r3, r0
 800a416:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < len; i++) {
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	3301      	adds	r3, #1
 800a41c:	617b      	str	r3, [r7, #20]
 800a41e:	2308      	movs	r3, #8
 800a420:	18fb      	adds	r3, r7, r3
 800a422:	881b      	ldrh	r3, [r3, #0]
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	429a      	cmp	r2, r3
 800a428:	dbec      	blt.n	800a404 <SPIx_ReadRegister+0x44>
	}
	spi2_cs_high();
 800a42a:	f7fd f947 	bl	80076bc <spi2_cs_high>
	return 1;
 800a42e:	2301      	movs	r3, #1
#endif
}
 800a430:	0018      	movs	r0, r3
 800a432:	46bd      	mov	sp, r7
 800a434:	b007      	add	sp, #28
 800a436:	bd90      	pop	{r4, r7, pc}

0800a438 <SPIx_WriteRegister>:

int SPIx_WriteRegister(SPI_TypeDef *SPIx, uint8_t reg, uint8_t *data, uint16_t len, uint16_t timeout){
 800a438:	b590      	push	{r4, r7, lr}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	0008      	movs	r0, r1
 800a442:	607a      	str	r2, [r7, #4]
 800a444:	0019      	movs	r1, r3
 800a446:	240b      	movs	r4, #11
 800a448:	193b      	adds	r3, r7, r4
 800a44a:	1c02      	adds	r2, r0, #0
 800a44c:	701a      	strb	r2, [r3, #0]
 800a44e:	2308      	movs	r3, #8
 800a450:	18fb      	adds	r3, r7, r3
 800a452:	1c0a      	adds	r2, r1, #0
 800a454:	801a      	strh	r2, [r3, #0]
	else
		spi2_cs_high();

	return 1;
#else
	spi2_cs_low();
 800a456:	f7fd f925 	bl	80076a4 <spi2_cs_low>
	SPIx_readWrite(SPIx, reg);
 800a45a:	193b      	adds	r3, r7, r4
 800a45c:	781a      	ldrb	r2, [r3, #0]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	0011      	movs	r1, r2
 800a462:	0018      	movs	r0, r3
 800a464:	f7fd fa58 	bl	8007918 <SPIx_readWrite>
	SPIx_readWrite(SPIx, *data);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	781a      	ldrb	r2, [r3, #0]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	0011      	movs	r1, r2
 800a470:	0018      	movs	r0, r3
 800a472:	f7fd fa51 	bl	8007918 <SPIx_readWrite>
	spi2_cs_high();
 800a476:	f7fd f921 	bl	80076bc <spi2_cs_high>
#endif
}
 800a47a:	46c0      	nop			; (mov r8, r8)
 800a47c:	0018      	movs	r0, r3
 800a47e:	46bd      	mov	sp, r7
 800a480:	b005      	add	sp, #20
 800a482:	bd90      	pop	{r4, r7, pc}

0800a484 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800a484:	b590      	push	{r4, r7, lr}
 800a486:	b08b      	sub	sp, #44	; 0x2c
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a48c:	2414      	movs	r4, #20
 800a48e:	193b      	adds	r3, r7, r4
 800a490:	0018      	movs	r0, r3
 800a492:	2314      	movs	r3, #20
 800a494:	001a      	movs	r2, r3
 800a496:	2100      	movs	r1, #0
 800a498:	f001 fcdf 	bl	800be5a <memset>
  if(htim_ic->Instance==TIM2)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	2380      	movs	r3, #128	; 0x80
 800a4a2:	05db      	lsls	r3, r3, #23
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d136      	bne.n	800a516 <HAL_TIM_IC_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a4a8:	4b1d      	ldr	r3, [pc, #116]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4ac:	4b1c      	ldr	r3, [pc, #112]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4ae:	2101      	movs	r1, #1
 800a4b0:	430a      	orrs	r2, r1
 800a4b2:	63da      	str	r2, [r3, #60]	; 0x3c
 800a4b4:	4b1a      	ldr	r3, [pc, #104]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	613b      	str	r3, [r7, #16]
 800a4be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4c0:	4b17      	ldr	r3, [pc, #92]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4c4:	4b16      	ldr	r3, [pc, #88]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4c6:	2101      	movs	r1, #1
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	635a      	str	r2, [r3, #52]	; 0x34
 800a4cc:	4b14      	ldr	r3, [pc, #80]	; (800a520 <HAL_TIM_IC_MspInit+0x9c>)
 800a4ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	4013      	ands	r3, r2
 800a4d4:	60fb      	str	r3, [r7, #12]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a4d8:	0021      	movs	r1, r4
 800a4da:	187b      	adds	r3, r7, r1
 800a4dc:	2208      	movs	r2, #8
 800a4de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4e0:	187b      	adds	r3, r7, r1
 800a4e2:	2202      	movs	r2, #2
 800a4e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4e6:	187b      	adds	r3, r7, r1
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4ec:	187b      	adds	r3, r7, r1
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800a4f2:	187b      	adds	r3, r7, r1
 800a4f4:	2202      	movs	r2, #2
 800a4f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a4f8:	187a      	adds	r2, r7, r1
 800a4fa:	23a0      	movs	r3, #160	; 0xa0
 800a4fc:	05db      	lsls	r3, r3, #23
 800a4fe:	0011      	movs	r1, r2
 800a500:	0018      	movs	r0, r3
 800a502:	f000 fc69 	bl	800add8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800a506:	2200      	movs	r2, #0
 800a508:	2100      	movs	r1, #0
 800a50a:	200f      	movs	r0, #15
 800a50c:	f000 fc3e 	bl	800ad8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800a510:	200f      	movs	r0, #15
 800a512:	f000 fc50 	bl	800adb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800a516:	46c0      	nop			; (mov r8, r8)
 800a518:	46bd      	mov	sp, r7
 800a51a:	b00b      	add	sp, #44	; 0x2c
 800a51c:	bd90      	pop	{r4, r7, pc}
 800a51e:	46c0      	nop			; (mov r8, r8)
 800a520:	40021000 	.word	0x40021000

0800a524 <NMI_Handler>:


extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a528:	e7fe      	b.n	800a528 <NMI_Handler+0x4>

0800a52a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a52a:	b580      	push	{r7, lr}
 800a52c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a52e:	e7fe      	b.n	800a52e <HardFault_Handler+0x4>

0800a530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800a534:	46c0      	nop			; (mov r8, r8)
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a53e:	46c0      	nop			; (mov r8, r8)
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */

void SysTick_Handler(void)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	af00      	add	r7, sp, #0
	//g_appConfig.miliCount++;
	HAL_IncTick();
 800a548:	f000 fb86 	bl	800ac58 <HAL_IncTick>
	ulTickCount++;
 800a54c:	4b0d      	ldr	r3, [pc, #52]	; (800a584 <SysTick_Handler+0x40>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	1c5a      	adds	r2, r3, #1
 800a552:	4b0c      	ldr	r3, [pc, #48]	; (800a584 <SysTick_Handler+0x40>)
 800a554:	601a      	str	r2, [r3, #0]
	ulMiliCount++;
 800a556:	4b0c      	ldr	r3, [pc, #48]	; (800a588 <SysTick_Handler+0x44>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	1c5a      	adds	r2, r3, #1
 800a55c:	4b0a      	ldr	r3, [pc, #40]	; (800a588 <SysTick_Handler+0x44>)
 800a55e:	601a      	str	r2, [r3, #0]

	if (ulTickCount >= 1000) { //1 seconds
 800a560:	4b08      	ldr	r3, [pc, #32]	; (800a584 <SysTick_Handler+0x40>)
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	23fa      	movs	r3, #250	; 0xfa
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	429a      	cmp	r2, r3
 800a56a:	d307      	bcc.n	800a57c <SysTick_Handler+0x38>
		ulTickCount = 0;
 800a56c:	4b05      	ldr	r3, [pc, #20]	; (800a584 <SysTick_Handler+0x40>)
 800a56e:	2200      	movs	r2, #0
 800a570:	601a      	str	r2, [r3, #0]
		ulSecCount++;
 800a572:	4b06      	ldr	r3, [pc, #24]	; (800a58c <SysTick_Handler+0x48>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	1c5a      	adds	r2, r3, #1
 800a578:	4b04      	ldr	r3, [pc, #16]	; (800a58c <SysTick_Handler+0x48>)
 800a57a:	601a      	str	r2, [r3, #0]
	}
}
 800a57c:	46c0      	nop			; (mov r8, r8)
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	46c0      	nop			; (mov r8, r8)
 800a584:	2000102c 	.word	0x2000102c
 800a588:	20000364 	.word	0x20000364
 800a58c:	20000360 	.word	0x20000360

0800a590 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	af00      	add	r7, sp, #0

}
 800a594:	46c0      	nop			; (mov r8, r8)
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
	...

0800a59c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800a5a0:	4b03      	ldr	r3, [pc, #12]	; (800a5b0 <TIM2_IRQHandler+0x14>)
 800a5a2:	0018      	movs	r0, r3
 800a5a4:	f000 ffbe 	bl	800b524 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800a5a8:	46c0      	nop			; (mov r8, r8)
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	46c0      	nop			; (mov r8, r8)
 800a5b0:	20000314 	.word	0x20000314

0800a5b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b086      	sub	sp, #24
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a5bc:	4a14      	ldr	r2, [pc, #80]	; (800a610 <_sbrk+0x5c>)
 800a5be:	4b15      	ldr	r3, [pc, #84]	; (800a614 <_sbrk+0x60>)
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a5c8:	4b13      	ldr	r3, [pc, #76]	; (800a618 <_sbrk+0x64>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d102      	bne.n	800a5d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a5d0:	4b11      	ldr	r3, [pc, #68]	; (800a618 <_sbrk+0x64>)
 800a5d2:	4a12      	ldr	r2, [pc, #72]	; (800a61c <_sbrk+0x68>)
 800a5d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a5d6:	4b10      	ldr	r3, [pc, #64]	; (800a618 <_sbrk+0x64>)
 800a5d8:	681a      	ldr	r2, [r3, #0]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	18d3      	adds	r3, r2, r3
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d207      	bcs.n	800a5f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a5e4:	f001 fc06 	bl	800bdf4 <__errno>
 800a5e8:	0003      	movs	r3, r0
 800a5ea:	220c      	movs	r2, #12
 800a5ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	425b      	negs	r3, r3
 800a5f2:	e009      	b.n	800a608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a5f4:	4b08      	ldr	r3, [pc, #32]	; (800a618 <_sbrk+0x64>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a5fa:	4b07      	ldr	r3, [pc, #28]	; (800a618 <_sbrk+0x64>)
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	18d2      	adds	r2, r2, r3
 800a602:	4b05      	ldr	r3, [pc, #20]	; (800a618 <_sbrk+0x64>)
 800a604:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800a606:	68fb      	ldr	r3, [r7, #12]
}
 800a608:	0018      	movs	r0, r3
 800a60a:	46bd      	mov	sp, r7
 800a60c:	b006      	add	sp, #24
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	20002000 	.word	0x20002000
 800a614:	00000400 	.word	0x00000400
 800a618:	20001030 	.word	0x20001030
 800a61c:	20001050 	.word	0x20001050

0800a620 <__NVIC_SetPriority>:
{
 800a620:	b590      	push	{r4, r7, lr}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
 800a626:	0002      	movs	r2, r0
 800a628:	6039      	str	r1, [r7, #0]
 800a62a:	1dfb      	adds	r3, r7, #7
 800a62c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a62e:	1dfb      	adds	r3, r7, #7
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	2b7f      	cmp	r3, #127	; 0x7f
 800a634:	d828      	bhi.n	800a688 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a636:	4a2f      	ldr	r2, [pc, #188]	; (800a6f4 <__NVIC_SetPriority+0xd4>)
 800a638:	1dfb      	adds	r3, r7, #7
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	b25b      	sxtb	r3, r3
 800a63e:	089b      	lsrs	r3, r3, #2
 800a640:	33c0      	adds	r3, #192	; 0xc0
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	589b      	ldr	r3, [r3, r2]
 800a646:	1dfa      	adds	r2, r7, #7
 800a648:	7812      	ldrb	r2, [r2, #0]
 800a64a:	0011      	movs	r1, r2
 800a64c:	2203      	movs	r2, #3
 800a64e:	400a      	ands	r2, r1
 800a650:	00d2      	lsls	r2, r2, #3
 800a652:	21ff      	movs	r1, #255	; 0xff
 800a654:	4091      	lsls	r1, r2
 800a656:	000a      	movs	r2, r1
 800a658:	43d2      	mvns	r2, r2
 800a65a:	401a      	ands	r2, r3
 800a65c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	019b      	lsls	r3, r3, #6
 800a662:	22ff      	movs	r2, #255	; 0xff
 800a664:	401a      	ands	r2, r3
 800a666:	1dfb      	adds	r3, r7, #7
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	0018      	movs	r0, r3
 800a66c:	2303      	movs	r3, #3
 800a66e:	4003      	ands	r3, r0
 800a670:	00db      	lsls	r3, r3, #3
 800a672:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a674:	481f      	ldr	r0, [pc, #124]	; (800a6f4 <__NVIC_SetPriority+0xd4>)
 800a676:	1dfb      	adds	r3, r7, #7
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	b25b      	sxtb	r3, r3
 800a67c:	089b      	lsrs	r3, r3, #2
 800a67e:	430a      	orrs	r2, r1
 800a680:	33c0      	adds	r3, #192	; 0xc0
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	501a      	str	r2, [r3, r0]
}
 800a686:	e031      	b.n	800a6ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a688:	4a1b      	ldr	r2, [pc, #108]	; (800a6f8 <__NVIC_SetPriority+0xd8>)
 800a68a:	1dfb      	adds	r3, r7, #7
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	0019      	movs	r1, r3
 800a690:	230f      	movs	r3, #15
 800a692:	400b      	ands	r3, r1
 800a694:	3b08      	subs	r3, #8
 800a696:	089b      	lsrs	r3, r3, #2
 800a698:	3306      	adds	r3, #6
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	18d3      	adds	r3, r2, r3
 800a69e:	3304      	adds	r3, #4
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	1dfa      	adds	r2, r7, #7
 800a6a4:	7812      	ldrb	r2, [r2, #0]
 800a6a6:	0011      	movs	r1, r2
 800a6a8:	2203      	movs	r2, #3
 800a6aa:	400a      	ands	r2, r1
 800a6ac:	00d2      	lsls	r2, r2, #3
 800a6ae:	21ff      	movs	r1, #255	; 0xff
 800a6b0:	4091      	lsls	r1, r2
 800a6b2:	000a      	movs	r2, r1
 800a6b4:	43d2      	mvns	r2, r2
 800a6b6:	401a      	ands	r2, r3
 800a6b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	019b      	lsls	r3, r3, #6
 800a6be:	22ff      	movs	r2, #255	; 0xff
 800a6c0:	401a      	ands	r2, r3
 800a6c2:	1dfb      	adds	r3, r7, #7
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	0018      	movs	r0, r3
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	4003      	ands	r3, r0
 800a6cc:	00db      	lsls	r3, r3, #3
 800a6ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800a6d0:	4809      	ldr	r0, [pc, #36]	; (800a6f8 <__NVIC_SetPriority+0xd8>)
 800a6d2:	1dfb      	adds	r3, r7, #7
 800a6d4:	781b      	ldrb	r3, [r3, #0]
 800a6d6:	001c      	movs	r4, r3
 800a6d8:	230f      	movs	r3, #15
 800a6da:	4023      	ands	r3, r4
 800a6dc:	3b08      	subs	r3, #8
 800a6de:	089b      	lsrs	r3, r3, #2
 800a6e0:	430a      	orrs	r2, r1
 800a6e2:	3306      	adds	r3, #6
 800a6e4:	009b      	lsls	r3, r3, #2
 800a6e6:	18c3      	adds	r3, r0, r3
 800a6e8:	3304      	adds	r3, #4
 800a6ea:	601a      	str	r2, [r3, #0]
}
 800a6ec:	46c0      	nop			; (mov r8, r8)
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	b003      	add	sp, #12
 800a6f2:	bd90      	pop	{r4, r7, pc}
 800a6f4:	e000e100 	.word	0xe000e100
 800a6f8:	e000ed00 	.word	0xe000ed00

0800a6fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	1e5a      	subs	r2, r3, #1
 800a708:	2380      	movs	r3, #128	; 0x80
 800a70a:	045b      	lsls	r3, r3, #17
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d301      	bcc.n	800a714 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a710:	2301      	movs	r3, #1
 800a712:	e010      	b.n	800a736 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a714:	4b0a      	ldr	r3, [pc, #40]	; (800a740 <SysTick_Config+0x44>)
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	3a01      	subs	r2, #1
 800a71a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a71c:	2301      	movs	r3, #1
 800a71e:	425b      	negs	r3, r3
 800a720:	2103      	movs	r1, #3
 800a722:	0018      	movs	r0, r3
 800a724:	f7ff ff7c 	bl	800a620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a728:	4b05      	ldr	r3, [pc, #20]	; (800a740 <SysTick_Config+0x44>)
 800a72a:	2200      	movs	r2, #0
 800a72c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a72e:	4b04      	ldr	r3, [pc, #16]	; (800a740 <SysTick_Config+0x44>)
 800a730:	2207      	movs	r2, #7
 800a732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a734:	2300      	movs	r3, #0
}
 800a736:	0018      	movs	r0, r3
 800a738:	46bd      	mov	sp, r7
 800a73a:	b002      	add	sp, #8
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	46c0      	nop			; (mov r8, r8)
 800a740:	e000e010 	.word	0xe000e010

0800a744 <systemInit>:

static void SetSysClock(void);
static void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);
static void systickConfig(void);

void systemInit(void) {
 800a744:	b580      	push	{r7, lr}
 800a746:	af00      	add	r7, sp, #0
	SetSysClock();
 800a748:	f000 f828 	bl	800a79c <SetSysClock>
	systickConfig();
 800a74c:	f000 f818 	bl	800a780 <systickConfig>
}
 800a750:	46c0      	nop			; (mov r8, r8)
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
	...

0800a758 <SysTick_CLKSourceConfig>:

static void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource) {
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]

	if (SysTick_CLKSource == SysTick_CLKSource_HCLK) {
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b04      	cmp	r3, #4
 800a764:	d105      	bne.n	800a772 <SysTick_CLKSourceConfig+0x1a>
		SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800a766:	4b05      	ldr	r3, [pc, #20]	; (800a77c <SysTick_CLKSourceConfig+0x24>)
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	4b04      	ldr	r3, [pc, #16]	; (800a77c <SysTick_CLKSourceConfig+0x24>)
 800a76c:	2104      	movs	r1, #4
 800a76e:	430a      	orrs	r2, r1
 800a770:	601a      	str	r2, [r3, #0]
	}
}
 800a772:	46c0      	nop			; (mov r8, r8)
 800a774:	46bd      	mov	sp, r7
 800a776:	b002      	add	sp, #8
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	46c0      	nop			; (mov r8, r8)
 800a77c:	e000e010 	.word	0xe000e010

0800a780 <systickConfig>:

static void systickConfig(void) {
 800a780:	b580      	push	{r7, lr}
 800a782:	af00      	add	r7, sp, #0
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 800a784:	2004      	movs	r0, #4
 800a786:	f7ff ffe7 	bl	800a758 <SysTick_CLKSourceConfig>
	SysTick_Config(systemClock / 1000);
 800a78a:	23fa      	movs	r3, #250	; 0xfa
 800a78c:	021b      	lsls	r3, r3, #8
 800a78e:	0018      	movs	r0, r3
 800a790:	f7ff ffb4 	bl	800a6fc <SysTick_Config>
}
 800a794:	46c0      	nop			; (mov r8, r8)
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
	...

0800a79c <SetSysClock>:

static void SetSysClock(void) {
 800a79c:	b580      	push	{r7, lr}
 800a79e:	af00      	add	r7, sp, #0
	/* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
	/* Enable HSE */
	RCC->CR |= ((uint32_t) RCC_CR_HSEON);
 800a7a0:	4b2b      	ldr	r3, [pc, #172]	; (800a850 <SetSysClock+0xb4>)
 800a7a2:	681a      	ldr	r2, [r3, #0]
 800a7a4:	4b2a      	ldr	r3, [pc, #168]	; (800a850 <SetSysClock+0xb4>)
 800a7a6:	2180      	movs	r1, #128	; 0x80
 800a7a8:	0249      	lsls	r1, r1, #9
 800a7aa:	430a      	orrs	r2, r1
 800a7ac:	601a      	str	r2, [r3, #0]
	while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800a7ae:	46c0      	nop			; (mov r8, r8)
 800a7b0:	4b27      	ldr	r3, [pc, #156]	; (800a850 <SetSysClock+0xb4>)
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	2380      	movs	r3, #128	; 0x80
 800a7b6:	029b      	lsls	r3, r3, #10
 800a7b8:	4013      	ands	r3, r2
 800a7ba:	d0f9      	beq.n	800a7b0 <SetSysClock+0x14>
		;

	/* Enable Prefetch Buffer and set Flash Latency */
	FLASH->ACR |= FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_2;
 800a7bc:	4b25      	ldr	r3, [pc, #148]	; (800a854 <SetSysClock+0xb8>)
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	4b24      	ldr	r3, [pc, #144]	; (800a854 <SetSysClock+0xb8>)
 800a7c2:	2182      	movs	r1, #130	; 0x82
 800a7c4:	0049      	lsls	r1, r1, #1
 800a7c6:	430a      	orrs	r2, r1
 800a7c8:	601a      	str	r2, [r3, #0]
	// 4. Configure the PRESCALARS HCLK, PCLK1, PCLK2
	// APB PR
	RCC->CFGR &= (uint32_t) (~RCC_CFGR_HPRE);
 800a7ca:	4b21      	ldr	r3, [pc, #132]	; (800a850 <SetSysClock+0xb4>)
 800a7cc:	689a      	ldr	r2, [r3, #8]
 800a7ce:	4b20      	ldr	r3, [pc, #128]	; (800a850 <SetSysClock+0xb4>)
 800a7d0:	4921      	ldr	r1, [pc, #132]	; (800a858 <SetSysClock+0xbc>)
 800a7d2:	400a      	ands	r2, r1
 800a7d4:	609a      	str	r2, [r3, #8]
	// AHB PR
	RCC->CFGR &= (uint32_t) (~RCC_CFGR_PPRE);
 800a7d6:	4b1e      	ldr	r3, [pc, #120]	; (800a850 <SetSysClock+0xb4>)
 800a7d8:	689a      	ldr	r2, [r3, #8]
 800a7da:	4b1d      	ldr	r3, [pc, #116]	; (800a850 <SetSysClock+0xb4>)
 800a7dc:	491f      	ldr	r1, [pc, #124]	; (800a85c <SetSysClock+0xc0>)
 800a7de:	400a      	ands	r2, r1
 800a7e0:	609a      	str	r2, [r3, #8]

	//PLL INPUT CLOCK SOURCE HSE
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC;
 800a7e2:	4b1b      	ldr	r3, [pc, #108]	; (800a850 <SetSysClock+0xb4>)
 800a7e4:	68da      	ldr	r2, [r3, #12]
 800a7e6:	4b1a      	ldr	r3, [pc, #104]	; (800a850 <SetSysClock+0xb4>)
 800a7e8:	2103      	movs	r1, #3
 800a7ea:	430a      	orrs	r2, r1
 800a7ec:	60da      	str	r2, [r3, #12]

	/* PLL configuration = HSE = 64 MHz */
	//PLLM = 1
	//PLLN = 16
	//PLLR = 2
	RCC->PLLCFGR &= (uint32_t) ((uint32_t) ~(RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN
 800a7ee:	4b18      	ldr	r3, [pc, #96]	; (800a850 <SetSysClock+0xb4>)
 800a7f0:	68da      	ldr	r2, [r3, #12]
 800a7f2:	4b17      	ldr	r3, [pc, #92]	; (800a850 <SetSysClock+0xb4>)
 800a7f4:	491a      	ldr	r1, [pc, #104]	; (800a860 <SetSysClock+0xc4>)
 800a7f6:	400a      	ands	r2, r1
 800a7f8:	60da      	str	r2, [r3, #12]
			| RCC_PLLCFGR_PLLR));

	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_4)
 800a7fa:	4b15      	ldr	r3, [pc, #84]	; (800a850 <SetSysClock+0xb4>)
 800a7fc:	68da      	ldr	r2, [r3, #12]
 800a7fe:	4b14      	ldr	r3, [pc, #80]	; (800a850 <SetSysClock+0xb4>)
 800a800:	4918      	ldr	r1, [pc, #96]	; (800a864 <SetSysClock+0xc8>)
 800a802:	430a      	orrs	r2, r1
 800a804:	60da      	str	r2, [r3, #12]
			| (RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLREN) | (RCC_PLLCFGR_PLLQEN)
			| (RCC_PLLCFGR_PLLSRC_HSE);

	/* Enable PLL */
	RCC->CR |= RCC_CR_PLLON;
 800a806:	4b12      	ldr	r3, [pc, #72]	; (800a850 <SetSysClock+0xb4>)
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	4b11      	ldr	r3, [pc, #68]	; (800a850 <SetSysClock+0xb4>)
 800a80c:	2180      	movs	r1, #128	; 0x80
 800a80e:	0449      	lsls	r1, r1, #17
 800a810:	430a      	orrs	r2, r1
 800a812:	601a      	str	r2, [r3, #0]

	/* Wait till PLL is ready */
	while ((RCC->CR & RCC_CR_PLLRDY) == 0) {
 800a814:	46c0      	nop			; (mov r8, r8)
 800a816:	4b0e      	ldr	r3, [pc, #56]	; (800a850 <SetSysClock+0xb4>)
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	2380      	movs	r3, #128	; 0x80
 800a81c:	049b      	lsls	r3, r3, #18
 800a81e:	4013      	ands	r3, r2
 800a820:	d0f9      	beq.n	800a816 <SetSysClock+0x7a>
	}

	/* Select PLL as system clock source */
	RCC->CFGR &= (uint32_t) ((uint32_t) ~(RCC_CFGR_SW));
 800a822:	4b0b      	ldr	r3, [pc, #44]	; (800a850 <SetSysClock+0xb4>)
 800a824:	689a      	ldr	r2, [r3, #8]
 800a826:	4b0a      	ldr	r3, [pc, #40]	; (800a850 <SetSysClock+0xb4>)
 800a828:	2107      	movs	r1, #7
 800a82a:	438a      	bics	r2, r1
 800a82c:	609a      	str	r2, [r3, #8]
	RCC->CFGR |= (uint32_t) RCC_CFGR_SW_1;
 800a82e:	4b08      	ldr	r3, [pc, #32]	; (800a850 <SetSysClock+0xb4>)
 800a830:	689a      	ldr	r2, [r3, #8]
 800a832:	4b07      	ldr	r3, [pc, #28]	; (800a850 <SetSysClock+0xb4>)
 800a834:	2102      	movs	r1, #2
 800a836:	430a      	orrs	r2, r1
 800a838:	609a      	str	r2, [r3, #8]

	/* Wait till PLL is used as system clock source */
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1)
 800a83a:	46c0      	nop			; (mov r8, r8)
 800a83c:	4b04      	ldr	r3, [pc, #16]	; (800a850 <SetSysClock+0xb4>)
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	2238      	movs	r2, #56	; 0x38
 800a842:	4013      	ands	r3, r2
 800a844:	2b10      	cmp	r3, #16
 800a846:	d1f9      	bne.n	800a83c <SetSysClock+0xa0>
		;
}
 800a848:	46c0      	nop			; (mov r8, r8)
 800a84a:	46c0      	nop			; (mov r8, r8)
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	40021000 	.word	0x40021000
 800a854:	40022000 	.word	0x40022000
 800a858:	fffff0ff 	.word	0xfffff0ff
 800a85c:	ffff8fff 	.word	0xffff8fff
 800a860:	1fff808f 	.word	0x1fff808f
 800a864:	31001003 	.word	0x31001003

0800a868 <xputc>:
/*----------------------------------------------*/
/* Put a character                              */
/*----------------------------------------------*/

void xputc (char c)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	0002      	movs	r2, r0
 800a870:	1dfb      	adds	r3, r7, #7
 800a872:	701a      	strb	r2, [r3, #0]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */

	if (outptr) {
 800a874:	4b0c      	ldr	r3, [pc, #48]	; (800a8a8 <xputc+0x40>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d008      	beq.n	800a88e <xputc+0x26>
		*outptr++ = (unsigned char)c;
 800a87c:	4b0a      	ldr	r3, [pc, #40]	; (800a8a8 <xputc+0x40>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	1c59      	adds	r1, r3, #1
 800a882:	4a09      	ldr	r2, [pc, #36]	; (800a8a8 <xputc+0x40>)
 800a884:	6011      	str	r1, [r2, #0]
 800a886:	1dfa      	adds	r2, r7, #7
 800a888:	7812      	ldrb	r2, [r2, #0]
 800a88a:	701a      	strb	r2, [r3, #0]
		return;
 800a88c:	e009      	b.n	800a8a2 <xputc+0x3a>
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 800a88e:	4b07      	ldr	r3, [pc, #28]	; (800a8ac <xputc+0x44>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d005      	beq.n	800a8a2 <xputc+0x3a>
 800a896:	4b05      	ldr	r3, [pc, #20]	; (800a8ac <xputc+0x44>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	1dfa      	adds	r2, r7, #7
 800a89c:	7812      	ldrb	r2, [r2, #0]
 800a89e:	0010      	movs	r0, r2
 800a8a0:	4798      	blx	r3
}
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	b002      	add	sp, #8
 800a8a6:	bd80      	pop	{r7, pc}
 800a8a8:	20001038 	.word	0x20001038
 800a8ac:	20001034 	.word	0x20001034

0800a8b0 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
	while (*str)
 800a8b8:	e006      	b.n	800a8c8 <xputs+0x18>
		xputc(*str++);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	1c5a      	adds	r2, r3, #1
 800a8be:	607a      	str	r2, [r7, #4]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	0018      	movs	r0, r3
 800a8c4:	f7ff ffd0 	bl	800a868 <xputc>
	while (*str)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d1f4      	bne.n	800a8ba <xputs+0xa>
}
 800a8d0:	46c0      	nop			; (mov r8, r8)
 800a8d2:	46c0      	nop			; (mov r8, r8)
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	b002      	add	sp, #8
 800a8d8:	bd80      	pop	{r7, pc}
	...

0800a8dc <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 800a8dc:	b590      	push	{r4, r7, lr}
 800a8de:	b08f      	sub	sp, #60	; 0x3c
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	1c5a      	adds	r2, r3, #1
 800a8ea:	607a      	str	r2, [r7, #4]
 800a8ec:	211f      	movs	r1, #31
 800a8ee:	187a      	adds	r2, r7, r1
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	7013      	strb	r3, [r2, #0]
		if (!c) break;				/* End of format? */
 800a8f4:	000a      	movs	r2, r1
 800a8f6:	18bb      	adds	r3, r7, r2
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d100      	bne.n	800a900 <xvprintf+0x24>
 800a8fe:	e164      	b.n	800abca <xvprintf+0x2ee>
		if (c != '%') {				/* Pass through it if not a % sequense */
 800a900:	18bb      	adds	r3, r7, r2
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	2b25      	cmp	r3, #37	; 0x25
 800a906:	d005      	beq.n	800a914 <xvprintf+0x38>
			xputc(c); continue;
 800a908:	18bb      	adds	r3, r7, r2
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	0018      	movs	r0, r3
 800a90e:	f7ff ffab 	bl	800a868 <xputc>
 800a912:	e159      	b.n	800abc8 <xvprintf+0x2ec>
		}
		f = 0;
 800a914:	2300      	movs	r3, #0
 800a916:	627b      	str	r3, [r7, #36]	; 0x24
		c = *fmt++;					/* Get first char of the sequense */
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	1c5a      	adds	r2, r3, #1
 800a91c:	607a      	str	r2, [r7, #4]
 800a91e:	211f      	movs	r1, #31
 800a920:	187a      	adds	r2, r7, r1
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	7013      	strb	r3, [r2, #0]
		if (c == '0') {				/* Flag: '0' padded */
 800a926:	187b      	adds	r3, r7, r1
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b30      	cmp	r3, #48	; 0x30
 800a92c:	d108      	bne.n	800a940 <xvprintf+0x64>
			f = 1; c = *fmt++;
 800a92e:	2301      	movs	r3, #1
 800a930:	627b      	str	r3, [r7, #36]	; 0x24
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	1c5a      	adds	r2, r3, #1
 800a936:	607a      	str	r2, [r7, #4]
 800a938:	187a      	adds	r2, r7, r1
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	7013      	strb	r3, [r2, #0]
 800a93e:	e00c      	b.n	800a95a <xvprintf+0x7e>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800a940:	211f      	movs	r1, #31
 800a942:	187b      	adds	r3, r7, r1
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	2b2d      	cmp	r3, #45	; 0x2d
 800a948:	d107      	bne.n	800a95a <xvprintf+0x7e>
				f = 2; c = *fmt++;
 800a94a:	2302      	movs	r3, #2
 800a94c:	627b      	str	r3, [r7, #36]	; 0x24
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	1c5a      	adds	r2, r3, #1
 800a952:	607a      	str	r2, [r7, #4]
 800a954:	187a      	adds	r2, r7, r1
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	7013      	strb	r3, [r2, #0]
			}
		}
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 800a95a:	2300      	movs	r3, #0
 800a95c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a95e:	e011      	b.n	800a984 <xvprintf+0xa8>
			w = w * 10 + c - '0';
 800a960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a962:	0013      	movs	r3, r2
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	189b      	adds	r3, r3, r2
 800a968:	005b      	lsls	r3, r3, #1
 800a96a:	001a      	movs	r2, r3
 800a96c:	211f      	movs	r1, #31
 800a96e:	187b      	adds	r3, r7, r1
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	18d3      	adds	r3, r2, r3
 800a974:	3b30      	subs	r3, #48	; 0x30
 800a976:	62bb      	str	r3, [r7, #40]	; 0x28
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	1c5a      	adds	r2, r3, #1
 800a97c:	607a      	str	r2, [r7, #4]
 800a97e:	187a      	adds	r2, r7, r1
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	7013      	strb	r3, [r2, #0]
 800a984:	221f      	movs	r2, #31
 800a986:	18bb      	adds	r3, r7, r2
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2b2f      	cmp	r3, #47	; 0x2f
 800a98c:	d903      	bls.n	800a996 <xvprintf+0xba>
 800a98e:	18bb      	adds	r3, r7, r2
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	2b39      	cmp	r3, #57	; 0x39
 800a994:	d9e4      	bls.n	800a960 <xvprintf+0x84>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800a996:	221f      	movs	r2, #31
 800a998:	18bb      	adds	r3, r7, r2
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	2b6c      	cmp	r3, #108	; 0x6c
 800a99e:	d003      	beq.n	800a9a8 <xvprintf+0xcc>
 800a9a0:	18bb      	adds	r3, r7, r2
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	2b4c      	cmp	r3, #76	; 0x4c
 800a9a6:	d10a      	bne.n	800a9be <xvprintf+0xe2>
			f |= 4; c = *fmt++;
 800a9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9aa:	2204      	movs	r2, #4
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	627b      	str	r3, [r7, #36]	; 0x24
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	1c5a      	adds	r2, r3, #1
 800a9b4:	607a      	str	r2, [r7, #4]
 800a9b6:	221f      	movs	r2, #31
 800a9b8:	18ba      	adds	r2, r7, r2
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	7013      	strb	r3, [r2, #0]
		}
		if (!c) break;				/* End of format? */
 800a9be:	221f      	movs	r2, #31
 800a9c0:	18bb      	adds	r3, r7, r2
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d100      	bne.n	800a9ca <xvprintf+0xee>
 800a9c8:	e101      	b.n	800abce <xvprintf+0x2f2>
		d = c;
 800a9ca:	211e      	movs	r1, #30
 800a9cc:	187b      	adds	r3, r7, r1
 800a9ce:	18ba      	adds	r2, r7, r2
 800a9d0:	7812      	ldrb	r2, [r2, #0]
 800a9d2:	701a      	strb	r2, [r3, #0]
		if (d >= 'a') d -= 0x20;
 800a9d4:	187b      	adds	r3, r7, r1
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	2b60      	cmp	r3, #96	; 0x60
 800a9da:	d904      	bls.n	800a9e6 <xvprintf+0x10a>
 800a9dc:	187b      	adds	r3, r7, r1
 800a9de:	187a      	adds	r2, r7, r1
 800a9e0:	7812      	ldrb	r2, [r2, #0]
 800a9e2:	3a20      	subs	r2, #32
 800a9e4:	701a      	strb	r2, [r3, #0]
		switch (d) {				/* Type is... */
 800a9e6:	231e      	movs	r3, #30
 800a9e8:	18fb      	adds	r3, r7, r3
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	3b42      	subs	r3, #66	; 0x42
 800a9ee:	2b16      	cmp	r3, #22
 800a9f0:	d847      	bhi.n	800aa82 <xvprintf+0x1a6>
 800a9f2:	009a      	lsls	r2, r3, #2
 800a9f4:	4b78      	ldr	r3, [pc, #480]	; (800abd8 <xvprintf+0x2fc>)
 800a9f6:	18d3      	adds	r3, r2, r3
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	469f      	mov	pc, r3
		case 'S' :					/* String */
			p = va_arg(arp, char*);
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	1d1a      	adds	r2, r3, #4
 800aa00:	603a      	str	r2, [r7, #0]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	61bb      	str	r3, [r7, #24]
			for (j = 0; p[j]; j++) ;
 800aa06:	2300      	movs	r3, #0
 800aa08:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa0a:	e002      	b.n	800aa12 <xvprintf+0x136>
 800aa0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa0e:	3301      	adds	r3, #1
 800aa10:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa12:	69ba      	ldr	r2, [r7, #24]
 800aa14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa16:	18d3      	adds	r3, r2, r3
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1f6      	bne.n	800aa0c <xvprintf+0x130>
			while (!(f & 2) && j++ < w) xputc(' ');
 800aa1e:	e002      	b.n	800aa26 <xvprintf+0x14a>
 800aa20:	2020      	movs	r0, #32
 800aa22:	f7ff ff21 	bl	800a868 <xputc>
 800aa26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa28:	2202      	movs	r2, #2
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	d105      	bne.n	800aa3a <xvprintf+0x15e>
 800aa2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa30:	1c5a      	adds	r2, r3, #1
 800aa32:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d8f2      	bhi.n	800aa20 <xvprintf+0x144>
			xputs(p);
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	0018      	movs	r0, r3
 800aa3e:	f7ff ff37 	bl	800a8b0 <xputs>
			while (j++ < w) xputc(' ');
 800aa42:	e002      	b.n	800aa4a <xvprintf+0x16e>
 800aa44:	2020      	movs	r0, #32
 800aa46:	f7ff ff0f 	bl	800a868 <xputc>
 800aa4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa4c:	1c5a      	adds	r2, r3, #1
 800aa4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d8f6      	bhi.n	800aa44 <xvprintf+0x168>
			continue;
 800aa56:	e0b7      	b.n	800abc8 <xvprintf+0x2ec>
		case 'C' :					/* Character */
			xputc((char)va_arg(arp, int)); continue;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	1d1a      	adds	r2, r3, #4
 800aa5c:	603a      	str	r2, [r7, #0]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	0018      	movs	r0, r3
 800aa64:	f7ff ff00 	bl	800a868 <xputc>
 800aa68:	e0ae      	b.n	800abc8 <xvprintf+0x2ec>
		case 'B' :					/* Binary */
			r = 2; break;
 800aa6a:	2302      	movs	r3, #2
 800aa6c:	637b      	str	r3, [r7, #52]	; 0x34
 800aa6e:	e00f      	b.n	800aa90 <xvprintf+0x1b4>
		case 'O' :					/* Octal */
			r = 8; break;
 800aa70:	2308      	movs	r3, #8
 800aa72:	637b      	str	r3, [r7, #52]	; 0x34
 800aa74:	e00c      	b.n	800aa90 <xvprintf+0x1b4>
		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800aa76:	230a      	movs	r3, #10
 800aa78:	637b      	str	r3, [r7, #52]	; 0x34
 800aa7a:	e009      	b.n	800aa90 <xvprintf+0x1b4>
		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800aa7c:	2310      	movs	r3, #16
 800aa7e:	637b      	str	r3, [r7, #52]	; 0x34
 800aa80:	e006      	b.n	800aa90 <xvprintf+0x1b4>
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 800aa82:	231f      	movs	r3, #31
 800aa84:	18fb      	adds	r3, r7, r3
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	0018      	movs	r0, r3
 800aa8a:	f7ff feed 	bl	800a868 <xputc>
 800aa8e:	e09b      	b.n	800abc8 <xvprintf+0x2ec>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 800aa90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa92:	2204      	movs	r2, #4
 800aa94:	4013      	ands	r3, r2
 800aa96:	d004      	beq.n	800aaa2 <xvprintf+0x1c6>
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	1d1a      	adds	r2, r3, #4
 800aa9c:	603a      	str	r2, [r7, #0]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	e00d      	b.n	800aabe <xvprintf+0x1e2>
 800aaa2:	231e      	movs	r3, #30
 800aaa4:	18fb      	adds	r3, r7, r3
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	2b44      	cmp	r3, #68	; 0x44
 800aaaa:	d104      	bne.n	800aab6 <xvprintf+0x1da>
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	1d1a      	adds	r2, r3, #4
 800aab0:	603a      	str	r2, [r7, #0]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	e003      	b.n	800aabe <xvprintf+0x1e2>
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	1d1a      	adds	r2, r3, #4
 800aaba:	603a      	str	r2, [r7, #0]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	623b      	str	r3, [r7, #32]
		if (d == 'D' && (v & 0x80000000)) {
 800aac0:	231e      	movs	r3, #30
 800aac2:	18fb      	adds	r3, r7, r3
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	2b44      	cmp	r3, #68	; 0x44
 800aac8:	d109      	bne.n	800aade <xvprintf+0x202>
 800aaca:	6a3b      	ldr	r3, [r7, #32]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	da06      	bge.n	800aade <xvprintf+0x202>
			v = 0 - v;
 800aad0:	6a3b      	ldr	r3, [r7, #32]
 800aad2:	425b      	negs	r3, r3
 800aad4:	623b      	str	r3, [r7, #32]
			f |= 8;
 800aad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad8:	2208      	movs	r2, #8
 800aada:	4313      	orrs	r3, r2
 800aadc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		i = 0;
 800aade:	2300      	movs	r3, #0
 800aae0:	633b      	str	r3, [r7, #48]	; 0x30
		do {
			d = (char)(v % r); v /= r;
 800aae2:	6a3b      	ldr	r3, [r7, #32]
 800aae4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aae6:	0018      	movs	r0, r3
 800aae8:	f7f7 ffa6 	bl	8002a38 <__aeabi_uidivmod>
 800aaec:	000b      	movs	r3, r1
 800aaee:	001a      	movs	r2, r3
 800aaf0:	241e      	movs	r4, #30
 800aaf2:	193b      	adds	r3, r7, r4
 800aaf4:	701a      	strb	r2, [r3, #0]
 800aaf6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aaf8:	6a38      	ldr	r0, [r7, #32]
 800aafa:	f7f7 ff17 	bl	800292c <__udivsi3>
 800aafe:	0003      	movs	r3, r0
 800ab00:	623b      	str	r3, [r7, #32]
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800ab02:	193b      	adds	r3, r7, r4
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	2b09      	cmp	r3, #9
 800ab08:	d90d      	bls.n	800ab26 <xvprintf+0x24a>
 800ab0a:	231f      	movs	r3, #31
 800ab0c:	18fb      	adds	r3, r7, r3
 800ab0e:	781b      	ldrb	r3, [r3, #0]
 800ab10:	2b78      	cmp	r3, #120	; 0x78
 800ab12:	d101      	bne.n	800ab18 <xvprintf+0x23c>
 800ab14:	2327      	movs	r3, #39	; 0x27
 800ab16:	e000      	b.n	800ab1a <xvprintf+0x23e>
 800ab18:	2307      	movs	r3, #7
 800ab1a:	211e      	movs	r1, #30
 800ab1c:	187a      	adds	r2, r7, r1
 800ab1e:	1879      	adds	r1, r7, r1
 800ab20:	7809      	ldrb	r1, [r1, #0]
 800ab22:	185b      	adds	r3, r3, r1
 800ab24:	7013      	strb	r3, [r2, #0]
			s[i++] = d + '0';
 800ab26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab28:	1c5a      	adds	r2, r3, #1
 800ab2a:	633a      	str	r2, [r7, #48]	; 0x30
 800ab2c:	221e      	movs	r2, #30
 800ab2e:	18ba      	adds	r2, r7, r2
 800ab30:	7812      	ldrb	r2, [r2, #0]
 800ab32:	3230      	adds	r2, #48	; 0x30
 800ab34:	b2d1      	uxtb	r1, r2
 800ab36:	2208      	movs	r2, #8
 800ab38:	18ba      	adds	r2, r7, r2
 800ab3a:	54d1      	strb	r1, [r2, r3]
		} while (v && i < sizeof(s));
 800ab3c:	6a3b      	ldr	r3, [r7, #32]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d002      	beq.n	800ab48 <xvprintf+0x26c>
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	2b0f      	cmp	r3, #15
 800ab46:	d9cc      	bls.n	800aae2 <xvprintf+0x206>
		if (f & 8) s[i++] = '-';
 800ab48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab4a:	2208      	movs	r2, #8
 800ab4c:	4013      	ands	r3, r2
 800ab4e:	d006      	beq.n	800ab5e <xvprintf+0x282>
 800ab50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab52:	1c5a      	adds	r2, r3, #1
 800ab54:	633a      	str	r2, [r7, #48]	; 0x30
 800ab56:	2208      	movs	r2, #8
 800ab58:	18ba      	adds	r2, r7, r2
 800ab5a:	212d      	movs	r1, #45	; 0x2d
 800ab5c:	54d1      	strb	r1, [r2, r3]
		j = i; d = (f & 1) ? '0' : ' ';
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab60:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab64:	2201      	movs	r2, #1
 800ab66:	4013      	ands	r3, r2
 800ab68:	d001      	beq.n	800ab6e <xvprintf+0x292>
 800ab6a:	2230      	movs	r2, #48	; 0x30
 800ab6c:	e000      	b.n	800ab70 <xvprintf+0x294>
 800ab6e:	2220      	movs	r2, #32
 800ab70:	231e      	movs	r3, #30
 800ab72:	18fb      	adds	r3, r7, r3
 800ab74:	701a      	strb	r2, [r3, #0]
		while (!(f & 2) && j++ < w) xputc(d);
 800ab76:	e005      	b.n	800ab84 <xvprintf+0x2a8>
 800ab78:	231e      	movs	r3, #30
 800ab7a:	18fb      	adds	r3, r7, r3
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	0018      	movs	r0, r3
 800ab80:	f7ff fe72 	bl	800a868 <xputc>
 800ab84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab86:	2202      	movs	r2, #2
 800ab88:	4013      	ands	r3, r2
 800ab8a:	d105      	bne.n	800ab98 <xvprintf+0x2bc>
 800ab8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d8ef      	bhi.n	800ab78 <xvprintf+0x29c>
		do xputc(s[--i]); while(i);
 800ab98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab9a:	3b01      	subs	r3, #1
 800ab9c:	633b      	str	r3, [r7, #48]	; 0x30
 800ab9e:	2308      	movs	r3, #8
 800aba0:	18fa      	adds	r2, r7, r3
 800aba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba4:	18d3      	adds	r3, r2, r3
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	0018      	movs	r0, r3
 800abaa:	f7ff fe5d 	bl	800a868 <xputc>
 800abae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d1f1      	bne.n	800ab98 <xvprintf+0x2bc>
		while (j++ < w) xputc(' ');
 800abb4:	e002      	b.n	800abbc <xvprintf+0x2e0>
 800abb6:	2020      	movs	r0, #32
 800abb8:	f7ff fe56 	bl	800a868 <xputc>
 800abbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abbe:	1c5a      	adds	r2, r3, #1
 800abc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d8f6      	bhi.n	800abb6 <xvprintf+0x2da>
		c = *fmt++;					/* Get a char */
 800abc8:	e68d      	b.n	800a8e6 <xvprintf+0xa>
		if (!c) break;				/* End of format? */
 800abca:	46c0      	nop			; (mov r8, r8)
 800abcc:	e000      	b.n	800abd0 <xvprintf+0x2f4>
		if (!c) break;				/* End of format? */
 800abce:	46c0      	nop			; (mov r8, r8)
	}
}
 800abd0:	46c0      	nop			; (mov r8, r8)
 800abd2:	46bd      	mov	sp, r7
 800abd4:	b00f      	add	sp, #60	; 0x3c
 800abd6:	bd90      	pop	{r4, r7, pc}
 800abd8:	0800d54c 	.word	0x0800d54c

0800abdc <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 800abdc:	b40f      	push	{r0, r1, r2, r3}
 800abde:	b580      	push	{r7, lr}
 800abe0:	b082      	sub	sp, #8
 800abe2:	af00      	add	r7, sp, #0
	va_list arp;


	va_start(arp, fmt);
 800abe4:	2314      	movs	r3, #20
 800abe6:	18fb      	adds	r3, r7, r3
 800abe8:	607b      	str	r3, [r7, #4]
	xvprintf(fmt, arp);
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	0011      	movs	r1, r2
 800abf0:	0018      	movs	r0, r3
 800abf2:	f7ff fe73 	bl	800a8dc <xvprintf>
	va_end(arp);
}
 800abf6:	46c0      	nop			; (mov r8, r8)
 800abf8:	46bd      	mov	sp, r7
 800abfa:	b002      	add	sp, #8
 800abfc:	bc80      	pop	{r7}
 800abfe:	bc08      	pop	{r3}
 800ac00:	b004      	add	sp, #16
 800ac02:	4718      	bx	r3

0800ac04 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800ac04:	480d      	ldr	r0, [pc, #52]	; (800ac3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800ac06:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  systemInit
 800ac08:	f7ff fd9c 	bl	800a744 <systemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ac0c:	480c      	ldr	r0, [pc, #48]	; (800ac40 <LoopForever+0x6>)
  ldr r1, =_edata
 800ac0e:	490d      	ldr	r1, [pc, #52]	; (800ac44 <LoopForever+0xa>)
  ldr r2, =_sidata
 800ac10:	4a0d      	ldr	r2, [pc, #52]	; (800ac48 <LoopForever+0xe>)
  movs r3, #0
 800ac12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ac14:	e002      	b.n	800ac1c <LoopCopyDataInit>

0800ac16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ac16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ac18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ac1a:	3304      	adds	r3, #4

0800ac1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ac1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ac1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ac20:	d3f9      	bcc.n	800ac16 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ac22:	4a0a      	ldr	r2, [pc, #40]	; (800ac4c <LoopForever+0x12>)
  ldr r4, =_ebss
 800ac24:	4c0a      	ldr	r4, [pc, #40]	; (800ac50 <LoopForever+0x16>)
  movs r3, #0
 800ac26:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ac28:	e001      	b.n	800ac2e <LoopFillZerobss>

0800ac2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ac2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ac2c:	3204      	adds	r2, #4

0800ac2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ac2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ac30:	d3fb      	bcc.n	800ac2a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800ac32:	f001 f8e5 	bl	800be00 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800ac36:	f7fd fb05 	bl	8008244 <main>

0800ac3a <LoopForever>:

LoopForever:
  b LoopForever
 800ac3a:	e7fe      	b.n	800ac3a <LoopForever>
  ldr   r0, =_estack
 800ac3c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800ac40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800ac44:	20000120 	.word	0x20000120
  ldr r2, =_sidata
 800ac48:	0800d7b8 	.word	0x0800d7b8
  ldr r2, =_sbss
 800ac4c:	20000120 	.word	0x20000120
  ldr r4, =_ebss
 800ac50:	20001050 	.word	0x20001050

0800ac54 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800ac54:	e7fe      	b.n	800ac54 <ADC1_IRQHandler>
	...

0800ac58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800ac5c:	4b05      	ldr	r3, [pc, #20]	; (800ac74 <HAL_IncTick+0x1c>)
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	001a      	movs	r2, r3
 800ac62:	4b05      	ldr	r3, [pc, #20]	; (800ac78 <HAL_IncTick+0x20>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	18d2      	adds	r2, r2, r3
 800ac68:	4b03      	ldr	r3, [pc, #12]	; (800ac78 <HAL_IncTick+0x20>)
 800ac6a:	601a      	str	r2, [r3, #0]
}
 800ac6c:	46c0      	nop			; (mov r8, r8)
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	46c0      	nop			; (mov r8, r8)
 800ac74:	200000b8 	.word	0x200000b8
 800ac78:	2000103c 	.word	0x2000103c

0800ac7c <__NVIC_EnableIRQ>:
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	0002      	movs	r2, r0
 800ac84:	1dfb      	adds	r3, r7, #7
 800ac86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ac88:	1dfb      	adds	r3, r7, #7
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	2b7f      	cmp	r3, #127	; 0x7f
 800ac8e:	d809      	bhi.n	800aca4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ac90:	1dfb      	adds	r3, r7, #7
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	001a      	movs	r2, r3
 800ac96:	231f      	movs	r3, #31
 800ac98:	401a      	ands	r2, r3
 800ac9a:	4b04      	ldr	r3, [pc, #16]	; (800acac <__NVIC_EnableIRQ+0x30>)
 800ac9c:	2101      	movs	r1, #1
 800ac9e:	4091      	lsls	r1, r2
 800aca0:	000a      	movs	r2, r1
 800aca2:	601a      	str	r2, [r3, #0]
}
 800aca4:	46c0      	nop			; (mov r8, r8)
 800aca6:	46bd      	mov	sp, r7
 800aca8:	b002      	add	sp, #8
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	e000e100 	.word	0xe000e100

0800acb0 <__NVIC_SetPriority>:
{
 800acb0:	b590      	push	{r4, r7, lr}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	0002      	movs	r2, r0
 800acb8:	6039      	str	r1, [r7, #0]
 800acba:	1dfb      	adds	r3, r7, #7
 800acbc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800acbe:	1dfb      	adds	r3, r7, #7
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	2b7f      	cmp	r3, #127	; 0x7f
 800acc4:	d828      	bhi.n	800ad18 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800acc6:	4a2f      	ldr	r2, [pc, #188]	; (800ad84 <__NVIC_SetPriority+0xd4>)
 800acc8:	1dfb      	adds	r3, r7, #7
 800acca:	781b      	ldrb	r3, [r3, #0]
 800accc:	b25b      	sxtb	r3, r3
 800acce:	089b      	lsrs	r3, r3, #2
 800acd0:	33c0      	adds	r3, #192	; 0xc0
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	589b      	ldr	r3, [r3, r2]
 800acd6:	1dfa      	adds	r2, r7, #7
 800acd8:	7812      	ldrb	r2, [r2, #0]
 800acda:	0011      	movs	r1, r2
 800acdc:	2203      	movs	r2, #3
 800acde:	400a      	ands	r2, r1
 800ace0:	00d2      	lsls	r2, r2, #3
 800ace2:	21ff      	movs	r1, #255	; 0xff
 800ace4:	4091      	lsls	r1, r2
 800ace6:	000a      	movs	r2, r1
 800ace8:	43d2      	mvns	r2, r2
 800acea:	401a      	ands	r2, r3
 800acec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	019b      	lsls	r3, r3, #6
 800acf2:	22ff      	movs	r2, #255	; 0xff
 800acf4:	401a      	ands	r2, r3
 800acf6:	1dfb      	adds	r3, r7, #7
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	0018      	movs	r0, r3
 800acfc:	2303      	movs	r3, #3
 800acfe:	4003      	ands	r3, r0
 800ad00:	00db      	lsls	r3, r3, #3
 800ad02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ad04:	481f      	ldr	r0, [pc, #124]	; (800ad84 <__NVIC_SetPriority+0xd4>)
 800ad06:	1dfb      	adds	r3, r7, #7
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	b25b      	sxtb	r3, r3
 800ad0c:	089b      	lsrs	r3, r3, #2
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	33c0      	adds	r3, #192	; 0xc0
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	501a      	str	r2, [r3, r0]
}
 800ad16:	e031      	b.n	800ad7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ad18:	4a1b      	ldr	r2, [pc, #108]	; (800ad88 <__NVIC_SetPriority+0xd8>)
 800ad1a:	1dfb      	adds	r3, r7, #7
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	0019      	movs	r1, r3
 800ad20:	230f      	movs	r3, #15
 800ad22:	400b      	ands	r3, r1
 800ad24:	3b08      	subs	r3, #8
 800ad26:	089b      	lsrs	r3, r3, #2
 800ad28:	3306      	adds	r3, #6
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	18d3      	adds	r3, r2, r3
 800ad2e:	3304      	adds	r3, #4
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	1dfa      	adds	r2, r7, #7
 800ad34:	7812      	ldrb	r2, [r2, #0]
 800ad36:	0011      	movs	r1, r2
 800ad38:	2203      	movs	r2, #3
 800ad3a:	400a      	ands	r2, r1
 800ad3c:	00d2      	lsls	r2, r2, #3
 800ad3e:	21ff      	movs	r1, #255	; 0xff
 800ad40:	4091      	lsls	r1, r2
 800ad42:	000a      	movs	r2, r1
 800ad44:	43d2      	mvns	r2, r2
 800ad46:	401a      	ands	r2, r3
 800ad48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	019b      	lsls	r3, r3, #6
 800ad4e:	22ff      	movs	r2, #255	; 0xff
 800ad50:	401a      	ands	r2, r3
 800ad52:	1dfb      	adds	r3, r7, #7
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	0018      	movs	r0, r3
 800ad58:	2303      	movs	r3, #3
 800ad5a:	4003      	ands	r3, r0
 800ad5c:	00db      	lsls	r3, r3, #3
 800ad5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ad60:	4809      	ldr	r0, [pc, #36]	; (800ad88 <__NVIC_SetPriority+0xd8>)
 800ad62:	1dfb      	adds	r3, r7, #7
 800ad64:	781b      	ldrb	r3, [r3, #0]
 800ad66:	001c      	movs	r4, r3
 800ad68:	230f      	movs	r3, #15
 800ad6a:	4023      	ands	r3, r4
 800ad6c:	3b08      	subs	r3, #8
 800ad6e:	089b      	lsrs	r3, r3, #2
 800ad70:	430a      	orrs	r2, r1
 800ad72:	3306      	adds	r3, #6
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	18c3      	adds	r3, r0, r3
 800ad78:	3304      	adds	r3, #4
 800ad7a:	601a      	str	r2, [r3, #0]
}
 800ad7c:	46c0      	nop			; (mov r8, r8)
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	b003      	add	sp, #12
 800ad82:	bd90      	pop	{r4, r7, pc}
 800ad84:	e000e100 	.word	0xe000e100
 800ad88:	e000ed00 	.word	0xe000ed00

0800ad8c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	60b9      	str	r1, [r7, #8]
 800ad94:	607a      	str	r2, [r7, #4]
 800ad96:	210f      	movs	r1, #15
 800ad98:	187b      	adds	r3, r7, r1
 800ad9a:	1c02      	adds	r2, r0, #0
 800ad9c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	187b      	adds	r3, r7, r1
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	b25b      	sxtb	r3, r3
 800ada6:	0011      	movs	r1, r2
 800ada8:	0018      	movs	r0, r3
 800adaa:	f7ff ff81 	bl	800acb0 <__NVIC_SetPriority>
}
 800adae:	46c0      	nop			; (mov r8, r8)
 800adb0:	46bd      	mov	sp, r7
 800adb2:	b004      	add	sp, #16
 800adb4:	bd80      	pop	{r7, pc}

0800adb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b082      	sub	sp, #8
 800adba:	af00      	add	r7, sp, #0
 800adbc:	0002      	movs	r2, r0
 800adbe:	1dfb      	adds	r3, r7, #7
 800adc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800adc2:	1dfb      	adds	r3, r7, #7
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	b25b      	sxtb	r3, r3
 800adc8:	0018      	movs	r0, r3
 800adca:	f7ff ff57 	bl	800ac7c <__NVIC_EnableIRQ>
}
 800adce:	46c0      	nop			; (mov r8, r8)
 800add0:	46bd      	mov	sp, r7
 800add2:	b002      	add	sp, #8
 800add4:	bd80      	pop	{r7, pc}
	...

0800add8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b086      	sub	sp, #24
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ade2:	2300      	movs	r3, #0
 800ade4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ade6:	e147      	b.n	800b078 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2101      	movs	r1, #1
 800adee:	697a      	ldr	r2, [r7, #20]
 800adf0:	4091      	lsls	r1, r2
 800adf2:	000a      	movs	r2, r1
 800adf4:	4013      	ands	r3, r2
 800adf6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d100      	bne.n	800ae00 <HAL_GPIO_Init+0x28>
 800adfe:	e138      	b.n	800b072 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	685b      	ldr	r3, [r3, #4]
 800ae04:	2203      	movs	r2, #3
 800ae06:	4013      	ands	r3, r2
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d005      	beq.n	800ae18 <HAL_GPIO_Init+0x40>
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	2203      	movs	r2, #3
 800ae12:	4013      	ands	r3, r2
 800ae14:	2b02      	cmp	r3, #2
 800ae16:	d130      	bne.n	800ae7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	689b      	ldr	r3, [r3, #8]
 800ae1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	005b      	lsls	r3, r3, #1
 800ae22:	2203      	movs	r2, #3
 800ae24:	409a      	lsls	r2, r3
 800ae26:	0013      	movs	r3, r2
 800ae28:	43da      	mvns	r2, r3
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	4013      	ands	r3, r2
 800ae2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	68da      	ldr	r2, [r3, #12]
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	005b      	lsls	r3, r3, #1
 800ae38:	409a      	lsls	r2, r3
 800ae3a:	0013      	movs	r3, r2
 800ae3c:	693a      	ldr	r2, [r7, #16]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ae4e:	2201      	movs	r2, #1
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	409a      	lsls	r2, r3
 800ae54:	0013      	movs	r3, r2
 800ae56:	43da      	mvns	r2, r3
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	4013      	ands	r3, r2
 800ae5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	091b      	lsrs	r3, r3, #4
 800ae64:	2201      	movs	r2, #1
 800ae66:	401a      	ands	r2, r3
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	409a      	lsls	r2, r3
 800ae6c:	0013      	movs	r3, r2
 800ae6e:	693a      	ldr	r2, [r7, #16]
 800ae70:	4313      	orrs	r3, r2
 800ae72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	2203      	movs	r2, #3
 800ae80:	4013      	ands	r3, r2
 800ae82:	2b03      	cmp	r3, #3
 800ae84:	d017      	beq.n	800aeb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	005b      	lsls	r3, r3, #1
 800ae90:	2203      	movs	r2, #3
 800ae92:	409a      	lsls	r2, r3
 800ae94:	0013      	movs	r3, r2
 800ae96:	43da      	mvns	r2, r3
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	4013      	ands	r3, r2
 800ae9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	689a      	ldr	r2, [r3, #8]
 800aea2:	697b      	ldr	r3, [r7, #20]
 800aea4:	005b      	lsls	r3, r3, #1
 800aea6:	409a      	lsls	r2, r3
 800aea8:	0013      	movs	r3, r2
 800aeaa:	693a      	ldr	r2, [r7, #16]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	2203      	movs	r2, #3
 800aebc:	4013      	ands	r3, r2
 800aebe:	2b02      	cmp	r3, #2
 800aec0:	d123      	bne.n	800af0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	08da      	lsrs	r2, r3, #3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	3208      	adds	r2, #8
 800aeca:	0092      	lsls	r2, r2, #2
 800aecc:	58d3      	ldr	r3, [r2, r3]
 800aece:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	2207      	movs	r2, #7
 800aed4:	4013      	ands	r3, r2
 800aed6:	009b      	lsls	r3, r3, #2
 800aed8:	220f      	movs	r2, #15
 800aeda:	409a      	lsls	r2, r3
 800aedc:	0013      	movs	r3, r2
 800aede:	43da      	mvns	r2, r3
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	4013      	ands	r3, r2
 800aee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	691a      	ldr	r2, [r3, #16]
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	2107      	movs	r1, #7
 800aeee:	400b      	ands	r3, r1
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	409a      	lsls	r2, r3
 800aef4:	0013      	movs	r3, r2
 800aef6:	693a      	ldr	r2, [r7, #16]
 800aef8:	4313      	orrs	r3, r2
 800aefa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	08da      	lsrs	r2, r3, #3
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	3208      	adds	r2, #8
 800af04:	0092      	lsls	r2, r2, #2
 800af06:	6939      	ldr	r1, [r7, #16]
 800af08:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	005b      	lsls	r3, r3, #1
 800af14:	2203      	movs	r2, #3
 800af16:	409a      	lsls	r2, r3
 800af18:	0013      	movs	r3, r2
 800af1a:	43da      	mvns	r2, r3
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	4013      	ands	r3, r2
 800af20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	2203      	movs	r2, #3
 800af28:	401a      	ands	r2, r3
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	005b      	lsls	r3, r3, #1
 800af2e:	409a      	lsls	r2, r3
 800af30:	0013      	movs	r3, r2
 800af32:	693a      	ldr	r2, [r7, #16]
 800af34:	4313      	orrs	r3, r2
 800af36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	693a      	ldr	r2, [r7, #16]
 800af3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	685a      	ldr	r2, [r3, #4]
 800af42:	23c0      	movs	r3, #192	; 0xc0
 800af44:	029b      	lsls	r3, r3, #10
 800af46:	4013      	ands	r3, r2
 800af48:	d100      	bne.n	800af4c <HAL_GPIO_Init+0x174>
 800af4a:	e092      	b.n	800b072 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800af4c:	4a50      	ldr	r2, [pc, #320]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	089b      	lsrs	r3, r3, #2
 800af52:	3318      	adds	r3, #24
 800af54:	009b      	lsls	r3, r3, #2
 800af56:	589b      	ldr	r3, [r3, r2]
 800af58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	2203      	movs	r2, #3
 800af5e:	4013      	ands	r3, r2
 800af60:	00db      	lsls	r3, r3, #3
 800af62:	220f      	movs	r2, #15
 800af64:	409a      	lsls	r2, r3
 800af66:	0013      	movs	r3, r2
 800af68:	43da      	mvns	r2, r3
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	4013      	ands	r3, r2
 800af6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	23a0      	movs	r3, #160	; 0xa0
 800af74:	05db      	lsls	r3, r3, #23
 800af76:	429a      	cmp	r2, r3
 800af78:	d013      	beq.n	800afa2 <HAL_GPIO_Init+0x1ca>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	4a45      	ldr	r2, [pc, #276]	; (800b094 <HAL_GPIO_Init+0x2bc>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d00d      	beq.n	800af9e <HAL_GPIO_Init+0x1c6>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a44      	ldr	r2, [pc, #272]	; (800b098 <HAL_GPIO_Init+0x2c0>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d007      	beq.n	800af9a <HAL_GPIO_Init+0x1c2>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4a43      	ldr	r2, [pc, #268]	; (800b09c <HAL_GPIO_Init+0x2c4>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d101      	bne.n	800af96 <HAL_GPIO_Init+0x1be>
 800af92:	2303      	movs	r3, #3
 800af94:	e006      	b.n	800afa4 <HAL_GPIO_Init+0x1cc>
 800af96:	2305      	movs	r3, #5
 800af98:	e004      	b.n	800afa4 <HAL_GPIO_Init+0x1cc>
 800af9a:	2302      	movs	r3, #2
 800af9c:	e002      	b.n	800afa4 <HAL_GPIO_Init+0x1cc>
 800af9e:	2301      	movs	r3, #1
 800afa0:	e000      	b.n	800afa4 <HAL_GPIO_Init+0x1cc>
 800afa2:	2300      	movs	r3, #0
 800afa4:	697a      	ldr	r2, [r7, #20]
 800afa6:	2103      	movs	r1, #3
 800afa8:	400a      	ands	r2, r1
 800afaa:	00d2      	lsls	r2, r2, #3
 800afac:	4093      	lsls	r3, r2
 800afae:	693a      	ldr	r2, [r7, #16]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800afb4:	4936      	ldr	r1, [pc, #216]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	089b      	lsrs	r3, r3, #2
 800afba:	3318      	adds	r3, #24
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	693a      	ldr	r2, [r7, #16]
 800afc0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800afc2:	4b33      	ldr	r3, [pc, #204]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	43da      	mvns	r2, r3
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	4013      	ands	r3, r2
 800afd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	685a      	ldr	r2, [r3, #4]
 800afd6:	2380      	movs	r3, #128	; 0x80
 800afd8:	035b      	lsls	r3, r3, #13
 800afda:	4013      	ands	r3, r2
 800afdc:	d003      	beq.n	800afe6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800afde:	693a      	ldr	r2, [r7, #16]
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	4313      	orrs	r3, r2
 800afe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800afe6:	4b2a      	ldr	r3, [pc, #168]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800afe8:	693a      	ldr	r2, [r7, #16]
 800afea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800afec:	4b28      	ldr	r3, [pc, #160]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	43da      	mvns	r2, r3
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	4013      	ands	r3, r2
 800affa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	685a      	ldr	r2, [r3, #4]
 800b000:	2380      	movs	r3, #128	; 0x80
 800b002:	039b      	lsls	r3, r3, #14
 800b004:	4013      	ands	r3, r2
 800b006:	d003      	beq.n	800b010 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800b008:	693a      	ldr	r2, [r7, #16]
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b010:	4b1f      	ldr	r3, [pc, #124]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800b012:	693a      	ldr	r2, [r7, #16]
 800b014:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b016:	4a1e      	ldr	r2, [pc, #120]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800b018:	2384      	movs	r3, #132	; 0x84
 800b01a:	58d3      	ldr	r3, [r2, r3]
 800b01c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	43da      	mvns	r2, r3
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	4013      	ands	r3, r2
 800b026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	2380      	movs	r3, #128	; 0x80
 800b02e:	029b      	lsls	r3, r3, #10
 800b030:	4013      	ands	r3, r2
 800b032:	d003      	beq.n	800b03c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800b034:	693a      	ldr	r2, [r7, #16]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	4313      	orrs	r3, r2
 800b03a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b03c:	4914      	ldr	r1, [pc, #80]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800b03e:	2284      	movs	r2, #132	; 0x84
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800b044:	4a12      	ldr	r2, [pc, #72]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800b046:	2380      	movs	r3, #128	; 0x80
 800b048:	58d3      	ldr	r3, [r2, r3]
 800b04a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	43da      	mvns	r2, r3
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	4013      	ands	r3, r2
 800b054:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	685a      	ldr	r2, [r3, #4]
 800b05a:	2380      	movs	r3, #128	; 0x80
 800b05c:	025b      	lsls	r3, r3, #9
 800b05e:	4013      	ands	r3, r2
 800b060:	d003      	beq.n	800b06a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800b062:	693a      	ldr	r2, [r7, #16]
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	4313      	orrs	r3, r2
 800b068:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b06a:	4909      	ldr	r1, [pc, #36]	; (800b090 <HAL_GPIO_Init+0x2b8>)
 800b06c:	2280      	movs	r2, #128	; 0x80
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	3301      	adds	r3, #1
 800b076:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	681a      	ldr	r2, [r3, #0]
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	40da      	lsrs	r2, r3
 800b080:	1e13      	subs	r3, r2, #0
 800b082:	d000      	beq.n	800b086 <HAL_GPIO_Init+0x2ae>
 800b084:	e6b0      	b.n	800ade8 <HAL_GPIO_Init+0x10>
  }
}
 800b086:	46c0      	nop			; (mov r8, r8)
 800b088:	46c0      	nop			; (mov r8, r8)
 800b08a:	46bd      	mov	sp, r7
 800b08c:	b006      	add	sp, #24
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	40021800 	.word	0x40021800
 800b094:	50000400 	.word	0x50000400
 800b098:	50000800 	.word	0x50000800
 800b09c:	50000c00 	.word	0x50000c00

0800b0a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b082      	sub	sp, #8
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d101      	bne.n	800b0b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e04a      	b.n	800b148 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	223d      	movs	r2, #61	; 0x3d
 800b0b6:	5c9b      	ldrb	r3, [r3, r2]
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d107      	bne.n	800b0ce <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	223c      	movs	r2, #60	; 0x3c
 800b0c2:	2100      	movs	r1, #0
 800b0c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	0018      	movs	r0, r3
 800b0ca:	f7ff f9db 	bl	800a484 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	223d      	movs	r2, #61	; 0x3d
 800b0d2:	2102      	movs	r1, #2
 800b0d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	3304      	adds	r3, #4
 800b0de:	0019      	movs	r1, r3
 800b0e0:	0010      	movs	r0, r2
 800b0e2:	f000 fc49 	bl	800b978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2248      	movs	r2, #72	; 0x48
 800b0ea:	2101      	movs	r1, #1
 800b0ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	223e      	movs	r2, #62	; 0x3e
 800b0f2:	2101      	movs	r1, #1
 800b0f4:	5499      	strb	r1, [r3, r2]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	223f      	movs	r2, #63	; 0x3f
 800b0fa:	2101      	movs	r1, #1
 800b0fc:	5499      	strb	r1, [r3, r2]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2240      	movs	r2, #64	; 0x40
 800b102:	2101      	movs	r1, #1
 800b104:	5499      	strb	r1, [r3, r2]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2241      	movs	r2, #65	; 0x41
 800b10a:	2101      	movs	r1, #1
 800b10c:	5499      	strb	r1, [r3, r2]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2242      	movs	r2, #66	; 0x42
 800b112:	2101      	movs	r1, #1
 800b114:	5499      	strb	r1, [r3, r2]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2243      	movs	r2, #67	; 0x43
 800b11a:	2101      	movs	r1, #1
 800b11c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2244      	movs	r2, #68	; 0x44
 800b122:	2101      	movs	r1, #1
 800b124:	5499      	strb	r1, [r3, r2]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2245      	movs	r2, #69	; 0x45
 800b12a:	2101      	movs	r1, #1
 800b12c:	5499      	strb	r1, [r3, r2]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2246      	movs	r2, #70	; 0x46
 800b132:	2101      	movs	r1, #1
 800b134:	5499      	strb	r1, [r3, r2]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2247      	movs	r2, #71	; 0x47
 800b13a:	2101      	movs	r1, #1
 800b13c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	223d      	movs	r2, #61	; 0x3d
 800b142:	2101      	movs	r1, #1
 800b144:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b146:	2300      	movs	r3, #0
}
 800b148:	0018      	movs	r0, r3
 800b14a:	46bd      	mov	sp, r7
 800b14c:	b002      	add	sp, #8
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b15a:	230f      	movs	r3, #15
 800b15c:	18fb      	adds	r3, r7, r3
 800b15e:	2200      	movs	r2, #0
 800b160:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d104      	bne.n	800b172 <HAL_TIM_IC_Start_IT+0x22>
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	223e      	movs	r2, #62	; 0x3e
 800b16c:	5c9b      	ldrb	r3, [r3, r2]
 800b16e:	b2db      	uxtb	r3, r3
 800b170:	e023      	b.n	800b1ba <HAL_TIM_IC_Start_IT+0x6a>
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	2b04      	cmp	r3, #4
 800b176:	d104      	bne.n	800b182 <HAL_TIM_IC_Start_IT+0x32>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	223f      	movs	r2, #63	; 0x3f
 800b17c:	5c9b      	ldrb	r3, [r3, r2]
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	e01b      	b.n	800b1ba <HAL_TIM_IC_Start_IT+0x6a>
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	2b08      	cmp	r3, #8
 800b186:	d104      	bne.n	800b192 <HAL_TIM_IC_Start_IT+0x42>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2240      	movs	r2, #64	; 0x40
 800b18c:	5c9b      	ldrb	r3, [r3, r2]
 800b18e:	b2db      	uxtb	r3, r3
 800b190:	e013      	b.n	800b1ba <HAL_TIM_IC_Start_IT+0x6a>
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	2b0c      	cmp	r3, #12
 800b196:	d104      	bne.n	800b1a2 <HAL_TIM_IC_Start_IT+0x52>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2241      	movs	r2, #65	; 0x41
 800b19c:	5c9b      	ldrb	r3, [r3, r2]
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	e00b      	b.n	800b1ba <HAL_TIM_IC_Start_IT+0x6a>
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	2b10      	cmp	r3, #16
 800b1a6:	d104      	bne.n	800b1b2 <HAL_TIM_IC_Start_IT+0x62>
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2242      	movs	r2, #66	; 0x42
 800b1ac:	5c9b      	ldrb	r3, [r3, r2]
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	e003      	b.n	800b1ba <HAL_TIM_IC_Start_IT+0x6a>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2243      	movs	r2, #67	; 0x43
 800b1b6:	5c9b      	ldrb	r3, [r3, r2]
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	220e      	movs	r2, #14
 800b1bc:	18ba      	adds	r2, r7, r2
 800b1be:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d104      	bne.n	800b1d0 <HAL_TIM_IC_Start_IT+0x80>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2244      	movs	r2, #68	; 0x44
 800b1ca:	5c9b      	ldrb	r3, [r3, r2]
 800b1cc:	b2db      	uxtb	r3, r3
 800b1ce:	e013      	b.n	800b1f8 <HAL_TIM_IC_Start_IT+0xa8>
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	2b04      	cmp	r3, #4
 800b1d4:	d104      	bne.n	800b1e0 <HAL_TIM_IC_Start_IT+0x90>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2245      	movs	r2, #69	; 0x45
 800b1da:	5c9b      	ldrb	r3, [r3, r2]
 800b1dc:	b2db      	uxtb	r3, r3
 800b1de:	e00b      	b.n	800b1f8 <HAL_TIM_IC_Start_IT+0xa8>
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	2b08      	cmp	r3, #8
 800b1e4:	d104      	bne.n	800b1f0 <HAL_TIM_IC_Start_IT+0xa0>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2246      	movs	r2, #70	; 0x46
 800b1ea:	5c9b      	ldrb	r3, [r3, r2]
 800b1ec:	b2db      	uxtb	r3, r3
 800b1ee:	e003      	b.n	800b1f8 <HAL_TIM_IC_Start_IT+0xa8>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2247      	movs	r2, #71	; 0x47
 800b1f4:	5c9b      	ldrb	r3, [r3, r2]
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	210d      	movs	r1, #13
 800b1fa:	187a      	adds	r2, r7, r1
 800b1fc:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b1fe:	230e      	movs	r3, #14
 800b200:	18fb      	adds	r3, r7, r3
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	2b01      	cmp	r3, #1
 800b206:	d103      	bne.n	800b210 <HAL_TIM_IC_Start_IT+0xc0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b208:	187b      	adds	r3, r7, r1
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d001      	beq.n	800b214 <HAL_TIM_IC_Start_IT+0xc4>
  {
    return HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	e0c3      	b.n	800b39c <HAL_TIM_IC_Start_IT+0x24c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d104      	bne.n	800b224 <HAL_TIM_IC_Start_IT+0xd4>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	223e      	movs	r2, #62	; 0x3e
 800b21e:	2102      	movs	r1, #2
 800b220:	5499      	strb	r1, [r3, r2]
 800b222:	e023      	b.n	800b26c <HAL_TIM_IC_Start_IT+0x11c>
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	2b04      	cmp	r3, #4
 800b228:	d104      	bne.n	800b234 <HAL_TIM_IC_Start_IT+0xe4>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	223f      	movs	r2, #63	; 0x3f
 800b22e:	2102      	movs	r1, #2
 800b230:	5499      	strb	r1, [r3, r2]
 800b232:	e01b      	b.n	800b26c <HAL_TIM_IC_Start_IT+0x11c>
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	2b08      	cmp	r3, #8
 800b238:	d104      	bne.n	800b244 <HAL_TIM_IC_Start_IT+0xf4>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2240      	movs	r2, #64	; 0x40
 800b23e:	2102      	movs	r1, #2
 800b240:	5499      	strb	r1, [r3, r2]
 800b242:	e013      	b.n	800b26c <HAL_TIM_IC_Start_IT+0x11c>
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	2b0c      	cmp	r3, #12
 800b248:	d104      	bne.n	800b254 <HAL_TIM_IC_Start_IT+0x104>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2241      	movs	r2, #65	; 0x41
 800b24e:	2102      	movs	r1, #2
 800b250:	5499      	strb	r1, [r3, r2]
 800b252:	e00b      	b.n	800b26c <HAL_TIM_IC_Start_IT+0x11c>
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	2b10      	cmp	r3, #16
 800b258:	d104      	bne.n	800b264 <HAL_TIM_IC_Start_IT+0x114>
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	2242      	movs	r2, #66	; 0x42
 800b25e:	2102      	movs	r1, #2
 800b260:	5499      	strb	r1, [r3, r2]
 800b262:	e003      	b.n	800b26c <HAL_TIM_IC_Start_IT+0x11c>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2243      	movs	r2, #67	; 0x43
 800b268:	2102      	movs	r1, #2
 800b26a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d104      	bne.n	800b27c <HAL_TIM_IC_Start_IT+0x12c>
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2244      	movs	r2, #68	; 0x44
 800b276:	2102      	movs	r1, #2
 800b278:	5499      	strb	r1, [r3, r2]
 800b27a:	e013      	b.n	800b2a4 <HAL_TIM_IC_Start_IT+0x154>
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	2b04      	cmp	r3, #4
 800b280:	d104      	bne.n	800b28c <HAL_TIM_IC_Start_IT+0x13c>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2245      	movs	r2, #69	; 0x45
 800b286:	2102      	movs	r1, #2
 800b288:	5499      	strb	r1, [r3, r2]
 800b28a:	e00b      	b.n	800b2a4 <HAL_TIM_IC_Start_IT+0x154>
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	2b08      	cmp	r3, #8
 800b290:	d104      	bne.n	800b29c <HAL_TIM_IC_Start_IT+0x14c>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2246      	movs	r2, #70	; 0x46
 800b296:	2102      	movs	r1, #2
 800b298:	5499      	strb	r1, [r3, r2]
 800b29a:	e003      	b.n	800b2a4 <HAL_TIM_IC_Start_IT+0x154>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2247      	movs	r2, #71	; 0x47
 800b2a0:	2102      	movs	r1, #2
 800b2a2:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	2b0c      	cmp	r3, #12
 800b2a8:	d02a      	beq.n	800b300 <HAL_TIM_IC_Start_IT+0x1b0>
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	2b0c      	cmp	r3, #12
 800b2ae:	d830      	bhi.n	800b312 <HAL_TIM_IC_Start_IT+0x1c2>
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	2b08      	cmp	r3, #8
 800b2b4:	d01b      	beq.n	800b2ee <HAL_TIM_IC_Start_IT+0x19e>
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	2b08      	cmp	r3, #8
 800b2ba:	d82a      	bhi.n	800b312 <HAL_TIM_IC_Start_IT+0x1c2>
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d003      	beq.n	800b2ca <HAL_TIM_IC_Start_IT+0x17a>
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2b04      	cmp	r3, #4
 800b2c6:	d009      	beq.n	800b2dc <HAL_TIM_IC_Start_IT+0x18c>
 800b2c8:	e023      	b.n	800b312 <HAL_TIM_IC_Start_IT+0x1c2>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	68da      	ldr	r2, [r3, #12]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	2102      	movs	r1, #2
 800b2d6:	430a      	orrs	r2, r1
 800b2d8:	60da      	str	r2, [r3, #12]
      break;
 800b2da:	e01f      	b.n	800b31c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	68da      	ldr	r2, [r3, #12]
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2104      	movs	r1, #4
 800b2e8:	430a      	orrs	r2, r1
 800b2ea:	60da      	str	r2, [r3, #12]
      break;
 800b2ec:	e016      	b.n	800b31c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	68da      	ldr	r2, [r3, #12]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2108      	movs	r1, #8
 800b2fa:	430a      	orrs	r2, r1
 800b2fc:	60da      	str	r2, [r3, #12]
      break;
 800b2fe:	e00d      	b.n	800b31c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	68da      	ldr	r2, [r3, #12]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2110      	movs	r1, #16
 800b30c:	430a      	orrs	r2, r1
 800b30e:	60da      	str	r2, [r3, #12]
      break;
 800b310:	e004      	b.n	800b31c <HAL_TIM_IC_Start_IT+0x1cc>
    }

    default:
      status = HAL_ERROR;
 800b312:	230f      	movs	r3, #15
 800b314:	18fb      	adds	r3, r7, r3
 800b316:	2201      	movs	r2, #1
 800b318:	701a      	strb	r2, [r3, #0]
      break;
 800b31a:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800b31c:	230f      	movs	r3, #15
 800b31e:	18fb      	adds	r3, r7, r3
 800b320:	781b      	ldrb	r3, [r3, #0]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d137      	bne.n	800b396 <HAL_TIM_IC_Start_IT+0x246>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	6839      	ldr	r1, [r7, #0]
 800b32c:	2201      	movs	r2, #1
 800b32e:	0018      	movs	r0, r3
 800b330:	f000 fcb6 	bl	800bca0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a1a      	ldr	r2, [pc, #104]	; (800b3a4 <HAL_TIM_IC_Start_IT+0x254>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d00a      	beq.n	800b354 <HAL_TIM_IC_Start_IT+0x204>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681a      	ldr	r2, [r3, #0]
 800b342:	2380      	movs	r3, #128	; 0x80
 800b344:	05db      	lsls	r3, r3, #23
 800b346:	429a      	cmp	r2, r3
 800b348:	d004      	beq.n	800b354 <HAL_TIM_IC_Start_IT+0x204>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4a16      	ldr	r2, [pc, #88]	; (800b3a8 <HAL_TIM_IC_Start_IT+0x258>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d116      	bne.n	800b382 <HAL_TIM_IC_Start_IT+0x232>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	4a14      	ldr	r2, [pc, #80]	; (800b3ac <HAL_TIM_IC_Start_IT+0x25c>)
 800b35c:	4013      	ands	r3, r2
 800b35e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	2b06      	cmp	r3, #6
 800b364:	d016      	beq.n	800b394 <HAL_TIM_IC_Start_IT+0x244>
 800b366:	68ba      	ldr	r2, [r7, #8]
 800b368:	2380      	movs	r3, #128	; 0x80
 800b36a:	025b      	lsls	r3, r3, #9
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d011      	beq.n	800b394 <HAL_TIM_IC_Start_IT+0x244>
      {
        __HAL_TIM_ENABLE(htim);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	2101      	movs	r1, #1
 800b37c:	430a      	orrs	r2, r1
 800b37e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b380:	e008      	b.n	800b394 <HAL_TIM_IC_Start_IT+0x244>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2101      	movs	r1, #1
 800b38e:	430a      	orrs	r2, r1
 800b390:	601a      	str	r2, [r3, #0]
 800b392:	e000      	b.n	800b396 <HAL_TIM_IC_Start_IT+0x246>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b394:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800b396:	230f      	movs	r3, #15
 800b398:	18fb      	adds	r3, r7, r3
 800b39a:	781b      	ldrb	r3, [r3, #0]
}
 800b39c:	0018      	movs	r0, r3
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	b004      	add	sp, #16
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	40012c00 	.word	0x40012c00
 800b3a8:	40000400 	.word	0x40000400
 800b3ac:	00010007 	.word	0x00010007

0800b3b0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b084      	sub	sp, #16
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	6078      	str	r0, [r7, #4]
 800b3b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b3ba:	230f      	movs	r3, #15
 800b3bc:	18fb      	adds	r3, r7, r3
 800b3be:	2200      	movs	r2, #0
 800b3c0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	2b0c      	cmp	r3, #12
 800b3c6:	d02a      	beq.n	800b41e <HAL_TIM_IC_Stop_IT+0x6e>
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	2b0c      	cmp	r3, #12
 800b3cc:	d830      	bhi.n	800b430 <HAL_TIM_IC_Stop_IT+0x80>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	2b08      	cmp	r3, #8
 800b3d2:	d01b      	beq.n	800b40c <HAL_TIM_IC_Stop_IT+0x5c>
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	2b08      	cmp	r3, #8
 800b3d8:	d82a      	bhi.n	800b430 <HAL_TIM_IC_Stop_IT+0x80>
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d003      	beq.n	800b3e8 <HAL_TIM_IC_Stop_IT+0x38>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	2b04      	cmp	r3, #4
 800b3e4:	d009      	beq.n	800b3fa <HAL_TIM_IC_Stop_IT+0x4a>
 800b3e6:	e023      	b.n	800b430 <HAL_TIM_IC_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	68da      	ldr	r2, [r3, #12]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	2102      	movs	r1, #2
 800b3f4:	438a      	bics	r2, r1
 800b3f6:	60da      	str	r2, [r3, #12]
      break;
 800b3f8:	e01f      	b.n	800b43a <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	68da      	ldr	r2, [r3, #12]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	2104      	movs	r1, #4
 800b406:	438a      	bics	r2, r1
 800b408:	60da      	str	r2, [r3, #12]
      break;
 800b40a:	e016      	b.n	800b43a <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68da      	ldr	r2, [r3, #12]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	2108      	movs	r1, #8
 800b418:	438a      	bics	r2, r1
 800b41a:	60da      	str	r2, [r3, #12]
      break;
 800b41c:	e00d      	b.n	800b43a <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	68da      	ldr	r2, [r3, #12]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	2110      	movs	r1, #16
 800b42a:	438a      	bics	r2, r1
 800b42c:	60da      	str	r2, [r3, #12]
      break;
 800b42e:	e004      	b.n	800b43a <HAL_TIM_IC_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 800b430:	230f      	movs	r3, #15
 800b432:	18fb      	adds	r3, r7, r3
 800b434:	2201      	movs	r2, #1
 800b436:	701a      	strb	r2, [r3, #0]
      break;
 800b438:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800b43a:	230f      	movs	r3, #15
 800b43c:	18fb      	adds	r3, r7, r3
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d000      	beq.n	800b446 <HAL_TIM_IC_Stop_IT+0x96>
 800b444:	e062      	b.n	800b50c <HAL_TIM_IC_Stop_IT+0x15c>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	2200      	movs	r2, #0
 800b44e:	0018      	movs	r0, r3
 800b450:	f000 fc26 	bl	800bca0 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6a1b      	ldr	r3, [r3, #32]
 800b45a:	4a30      	ldr	r2, [pc, #192]	; (800b51c <HAL_TIM_IC_Stop_IT+0x16c>)
 800b45c:	4013      	ands	r3, r2
 800b45e:	d10d      	bne.n	800b47c <HAL_TIM_IC_Stop_IT+0xcc>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6a1b      	ldr	r3, [r3, #32]
 800b466:	4a2e      	ldr	r2, [pc, #184]	; (800b520 <HAL_TIM_IC_Stop_IT+0x170>)
 800b468:	4013      	ands	r3, r2
 800b46a:	d107      	bne.n	800b47c <HAL_TIM_IC_Stop_IT+0xcc>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	681a      	ldr	r2, [r3, #0]
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2101      	movs	r1, #1
 800b478:	438a      	bics	r2, r1
 800b47a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d104      	bne.n	800b48c <HAL_TIM_IC_Stop_IT+0xdc>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	223e      	movs	r2, #62	; 0x3e
 800b486:	2101      	movs	r1, #1
 800b488:	5499      	strb	r1, [r3, r2]
 800b48a:	e023      	b.n	800b4d4 <HAL_TIM_IC_Stop_IT+0x124>
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	2b04      	cmp	r3, #4
 800b490:	d104      	bne.n	800b49c <HAL_TIM_IC_Stop_IT+0xec>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	223f      	movs	r2, #63	; 0x3f
 800b496:	2101      	movs	r1, #1
 800b498:	5499      	strb	r1, [r3, r2]
 800b49a:	e01b      	b.n	800b4d4 <HAL_TIM_IC_Stop_IT+0x124>
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	2b08      	cmp	r3, #8
 800b4a0:	d104      	bne.n	800b4ac <HAL_TIM_IC_Stop_IT+0xfc>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2240      	movs	r2, #64	; 0x40
 800b4a6:	2101      	movs	r1, #1
 800b4a8:	5499      	strb	r1, [r3, r2]
 800b4aa:	e013      	b.n	800b4d4 <HAL_TIM_IC_Stop_IT+0x124>
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	2b0c      	cmp	r3, #12
 800b4b0:	d104      	bne.n	800b4bc <HAL_TIM_IC_Stop_IT+0x10c>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2241      	movs	r2, #65	; 0x41
 800b4b6:	2101      	movs	r1, #1
 800b4b8:	5499      	strb	r1, [r3, r2]
 800b4ba:	e00b      	b.n	800b4d4 <HAL_TIM_IC_Stop_IT+0x124>
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	2b10      	cmp	r3, #16
 800b4c0:	d104      	bne.n	800b4cc <HAL_TIM_IC_Stop_IT+0x11c>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2242      	movs	r2, #66	; 0x42
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	5499      	strb	r1, [r3, r2]
 800b4ca:	e003      	b.n	800b4d4 <HAL_TIM_IC_Stop_IT+0x124>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2243      	movs	r2, #67	; 0x43
 800b4d0:	2101      	movs	r1, #1
 800b4d2:	5499      	strb	r1, [r3, r2]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d104      	bne.n	800b4e4 <HAL_TIM_IC_Stop_IT+0x134>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2244      	movs	r2, #68	; 0x44
 800b4de:	2101      	movs	r1, #1
 800b4e0:	5499      	strb	r1, [r3, r2]
 800b4e2:	e013      	b.n	800b50c <HAL_TIM_IC_Stop_IT+0x15c>
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	2b04      	cmp	r3, #4
 800b4e8:	d104      	bne.n	800b4f4 <HAL_TIM_IC_Stop_IT+0x144>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2245      	movs	r2, #69	; 0x45
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	5499      	strb	r1, [r3, r2]
 800b4f2:	e00b      	b.n	800b50c <HAL_TIM_IC_Stop_IT+0x15c>
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	2b08      	cmp	r3, #8
 800b4f8:	d104      	bne.n	800b504 <HAL_TIM_IC_Stop_IT+0x154>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2246      	movs	r2, #70	; 0x46
 800b4fe:	2101      	movs	r1, #1
 800b500:	5499      	strb	r1, [r3, r2]
 800b502:	e003      	b.n	800b50c <HAL_TIM_IC_Stop_IT+0x15c>
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2247      	movs	r2, #71	; 0x47
 800b508:	2101      	movs	r1, #1
 800b50a:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 800b50c:	230f      	movs	r3, #15
 800b50e:	18fb      	adds	r3, r7, r3
 800b510:	781b      	ldrb	r3, [r3, #0]
}
 800b512:	0018      	movs	r0, r3
 800b514:	46bd      	mov	sp, r7
 800b516:	b004      	add	sp, #16
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	46c0      	nop			; (mov r8, r8)
 800b51c:	00001111 	.word	0x00001111
 800b520:	00000444 	.word	0x00000444

0800b524 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b082      	sub	sp, #8
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	2202      	movs	r2, #2
 800b534:	4013      	ands	r3, r2
 800b536:	2b02      	cmp	r3, #2
 800b538:	d124      	bne.n	800b584 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	68db      	ldr	r3, [r3, #12]
 800b540:	2202      	movs	r2, #2
 800b542:	4013      	ands	r3, r2
 800b544:	2b02      	cmp	r3, #2
 800b546:	d11d      	bne.n	800b584 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2203      	movs	r2, #3
 800b54e:	4252      	negs	r2, r2
 800b550:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2201      	movs	r2, #1
 800b556:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	699b      	ldr	r3, [r3, #24]
 800b55e:	2203      	movs	r2, #3
 800b560:	4013      	ands	r3, r2
 800b562:	d004      	beq.n	800b56e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	0018      	movs	r0, r3
 800b568:	f7fe fc0a 	bl	8009d80 <HAL_TIM_IC_CaptureCallback>
 800b56c:	e007      	b.n	800b57e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	0018      	movs	r0, r3
 800b572:	f000 f9e9 	bl	800b948 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	0018      	movs	r0, r3
 800b57a:	f000 f9ed 	bl	800b958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	691b      	ldr	r3, [r3, #16]
 800b58a:	2204      	movs	r2, #4
 800b58c:	4013      	ands	r3, r2
 800b58e:	2b04      	cmp	r3, #4
 800b590:	d125      	bne.n	800b5de <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	2204      	movs	r2, #4
 800b59a:	4013      	ands	r3, r2
 800b59c:	2b04      	cmp	r3, #4
 800b59e:	d11e      	bne.n	800b5de <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	2205      	movs	r2, #5
 800b5a6:	4252      	negs	r2, r2
 800b5a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2202      	movs	r2, #2
 800b5ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	699a      	ldr	r2, [r3, #24]
 800b5b6:	23c0      	movs	r3, #192	; 0xc0
 800b5b8:	009b      	lsls	r3, r3, #2
 800b5ba:	4013      	ands	r3, r2
 800b5bc:	d004      	beq.n	800b5c8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	0018      	movs	r0, r3
 800b5c2:	f7fe fbdd 	bl	8009d80 <HAL_TIM_IC_CaptureCallback>
 800b5c6:	e007      	b.n	800b5d8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	0018      	movs	r0, r3
 800b5cc:	f000 f9bc 	bl	800b948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	0018      	movs	r0, r3
 800b5d4:	f000 f9c0 	bl	800b958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	2208      	movs	r2, #8
 800b5e6:	4013      	ands	r3, r2
 800b5e8:	2b08      	cmp	r3, #8
 800b5ea:	d124      	bne.n	800b636 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	2208      	movs	r2, #8
 800b5f4:	4013      	ands	r3, r2
 800b5f6:	2b08      	cmp	r3, #8
 800b5f8:	d11d      	bne.n	800b636 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	2209      	movs	r2, #9
 800b600:	4252      	negs	r2, r2
 800b602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2204      	movs	r2, #4
 800b608:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	69db      	ldr	r3, [r3, #28]
 800b610:	2203      	movs	r2, #3
 800b612:	4013      	ands	r3, r2
 800b614:	d004      	beq.n	800b620 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	0018      	movs	r0, r3
 800b61a:	f7fe fbb1 	bl	8009d80 <HAL_TIM_IC_CaptureCallback>
 800b61e:	e007      	b.n	800b630 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	0018      	movs	r0, r3
 800b624:	f000 f990 	bl	800b948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	0018      	movs	r0, r3
 800b62c:	f000 f994 	bl	800b958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2200      	movs	r2, #0
 800b634:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	2210      	movs	r2, #16
 800b63e:	4013      	ands	r3, r2
 800b640:	2b10      	cmp	r3, #16
 800b642:	d125      	bne.n	800b690 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	2210      	movs	r2, #16
 800b64c:	4013      	ands	r3, r2
 800b64e:	2b10      	cmp	r3, #16
 800b650:	d11e      	bne.n	800b690 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2211      	movs	r2, #17
 800b658:	4252      	negs	r2, r2
 800b65a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2208      	movs	r2, #8
 800b660:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	69da      	ldr	r2, [r3, #28]
 800b668:	23c0      	movs	r3, #192	; 0xc0
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4013      	ands	r3, r2
 800b66e:	d004      	beq.n	800b67a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	0018      	movs	r0, r3
 800b674:	f7fe fb84 	bl	8009d80 <HAL_TIM_IC_CaptureCallback>
 800b678:	e007      	b.n	800b68a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	0018      	movs	r0, r3
 800b67e:	f000 f963 	bl	800b948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	0018      	movs	r0, r3
 800b686:	f000 f967 	bl	800b958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2200      	movs	r2, #0
 800b68e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	691b      	ldr	r3, [r3, #16]
 800b696:	2201      	movs	r2, #1
 800b698:	4013      	ands	r3, r2
 800b69a:	2b01      	cmp	r3, #1
 800b69c:	d10f      	bne.n	800b6be <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	2201      	movs	r2, #1
 800b6a6:	4013      	ands	r3, r2
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d108      	bne.n	800b6be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	4252      	negs	r2, r2
 800b6b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	0018      	movs	r0, r3
 800b6ba:	f000 f93d 	bl	800b938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	691b      	ldr	r3, [r3, #16]
 800b6c4:	2280      	movs	r2, #128	; 0x80
 800b6c6:	4013      	ands	r3, r2
 800b6c8:	2b80      	cmp	r3, #128	; 0x80
 800b6ca:	d10f      	bne.n	800b6ec <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	68db      	ldr	r3, [r3, #12]
 800b6d2:	2280      	movs	r2, #128	; 0x80
 800b6d4:	4013      	ands	r3, r2
 800b6d6:	2b80      	cmp	r3, #128	; 0x80
 800b6d8:	d108      	bne.n	800b6ec <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2281      	movs	r2, #129	; 0x81
 800b6e0:	4252      	negs	r2, r2
 800b6e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	0018      	movs	r0, r3
 800b6e8:	f000 fb6e 	bl	800bdc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	691a      	ldr	r2, [r3, #16]
 800b6f2:	2380      	movs	r3, #128	; 0x80
 800b6f4:	005b      	lsls	r3, r3, #1
 800b6f6:	401a      	ands	r2, r3
 800b6f8:	2380      	movs	r3, #128	; 0x80
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d10e      	bne.n	800b71e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	2280      	movs	r2, #128	; 0x80
 800b708:	4013      	ands	r3, r2
 800b70a:	2b80      	cmp	r3, #128	; 0x80
 800b70c:	d107      	bne.n	800b71e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a1c      	ldr	r2, [pc, #112]	; (800b784 <HAL_TIM_IRQHandler+0x260>)
 800b714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	0018      	movs	r0, r3
 800b71a:	f000 fb5d 	bl	800bdd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	691b      	ldr	r3, [r3, #16]
 800b724:	2240      	movs	r2, #64	; 0x40
 800b726:	4013      	ands	r3, r2
 800b728:	2b40      	cmp	r3, #64	; 0x40
 800b72a:	d10f      	bne.n	800b74c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	2240      	movs	r2, #64	; 0x40
 800b734:	4013      	ands	r3, r2
 800b736:	2b40      	cmp	r3, #64	; 0x40
 800b738:	d108      	bne.n	800b74c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	2241      	movs	r2, #65	; 0x41
 800b740:	4252      	negs	r2, r2
 800b742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	0018      	movs	r0, r3
 800b748:	f000 f90e 	bl	800b968 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	2220      	movs	r2, #32
 800b754:	4013      	ands	r3, r2
 800b756:	2b20      	cmp	r3, #32
 800b758:	d10f      	bne.n	800b77a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	2220      	movs	r2, #32
 800b762:	4013      	ands	r3, r2
 800b764:	2b20      	cmp	r3, #32
 800b766:	d108      	bne.n	800b77a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2221      	movs	r2, #33	; 0x21
 800b76e:	4252      	negs	r2, r2
 800b770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	0018      	movs	r0, r3
 800b776:	f000 fb1f 	bl	800bdb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b77a:	46c0      	nop			; (mov r8, r8)
 800b77c:	46bd      	mov	sp, r7
 800b77e:	b002      	add	sp, #8
 800b780:	bd80      	pop	{r7, pc}
 800b782:	46c0      	nop			; (mov r8, r8)
 800b784:	fffffeff 	.word	0xfffffeff

0800b788 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b086      	sub	sp, #24
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	60f8      	str	r0, [r7, #12]
 800b790:	60b9      	str	r1, [r7, #8]
 800b792:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b794:	2317      	movs	r3, #23
 800b796:	18fb      	adds	r3, r7, r3
 800b798:	2200      	movs	r2, #0
 800b79a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	223c      	movs	r2, #60	; 0x3c
 800b7a0:	5c9b      	ldrb	r3, [r3, r2]
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	d101      	bne.n	800b7aa <HAL_TIM_IC_ConfigChannel+0x22>
 800b7a6:	2302      	movs	r3, #2
 800b7a8:	e08c      	b.n	800b8c4 <HAL_TIM_IC_ConfigChannel+0x13c>
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	223c      	movs	r2, #60	; 0x3c
 800b7ae:	2101      	movs	r1, #1
 800b7b0:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d11b      	bne.n	800b7f0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6818      	ldr	r0, [r3, #0]
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	6819      	ldr	r1, [r3, #0]
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	685a      	ldr	r2, [r3, #4]
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	f000 f94c 	bl	800ba64 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	699a      	ldr	r2, [r3, #24]
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	210c      	movs	r1, #12
 800b7d8:	438a      	bics	r2, r1
 800b7da:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	6999      	ldr	r1, [r3, #24]
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	689a      	ldr	r2, [r3, #8]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	430a      	orrs	r2, r1
 800b7ec:	619a      	str	r2, [r3, #24]
 800b7ee:	e062      	b.n	800b8b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2b04      	cmp	r3, #4
 800b7f4:	d11c      	bne.n	800b830 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	6818      	ldr	r0, [r3, #0]
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	6819      	ldr	r1, [r3, #0]
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	685a      	ldr	r2, [r3, #4]
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	68db      	ldr	r3, [r3, #12]
 800b806:	f000 f983 	bl	800bb10 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	699a      	ldr	r2, [r3, #24]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	492d      	ldr	r1, [pc, #180]	; (800b8cc <HAL_TIM_IC_ConfigChannel+0x144>)
 800b816:	400a      	ands	r2, r1
 800b818:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	6999      	ldr	r1, [r3, #24]
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	689b      	ldr	r3, [r3, #8]
 800b824:	021a      	lsls	r2, r3, #8
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	430a      	orrs	r2, r1
 800b82c:	619a      	str	r2, [r3, #24]
 800b82e:	e042      	b.n	800b8b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2b08      	cmp	r3, #8
 800b834:	d11b      	bne.n	800b86e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	6818      	ldr	r0, [r3, #0]
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	6819      	ldr	r1, [r3, #0]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	685a      	ldr	r2, [r3, #4]
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	f000 f9a5 	bl	800bb94 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	69da      	ldr	r2, [r3, #28]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	210c      	movs	r1, #12
 800b856:	438a      	bics	r2, r1
 800b858:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	69d9      	ldr	r1, [r3, #28]
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	689a      	ldr	r2, [r3, #8]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	430a      	orrs	r2, r1
 800b86a:	61da      	str	r2, [r3, #28]
 800b86c:	e023      	b.n	800b8b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2b0c      	cmp	r3, #12
 800b872:	d11c      	bne.n	800b8ae <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6818      	ldr	r0, [r3, #0]
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	6819      	ldr	r1, [r3, #0]
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	685a      	ldr	r2, [r3, #4]
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	68db      	ldr	r3, [r3, #12]
 800b884:	f000 f9c6 	bl	800bc14 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	69da      	ldr	r2, [r3, #28]
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	490e      	ldr	r1, [pc, #56]	; (800b8cc <HAL_TIM_IC_ConfigChannel+0x144>)
 800b894:	400a      	ands	r2, r1
 800b896:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	69d9      	ldr	r1, [r3, #28]
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	689b      	ldr	r3, [r3, #8]
 800b8a2:	021a      	lsls	r2, r3, #8
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	430a      	orrs	r2, r1
 800b8aa:	61da      	str	r2, [r3, #28]
 800b8ac:	e003      	b.n	800b8b6 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800b8ae:	2317      	movs	r3, #23
 800b8b0:	18fb      	adds	r3, r7, r3
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	223c      	movs	r2, #60	; 0x3c
 800b8ba:	2100      	movs	r1, #0
 800b8bc:	5499      	strb	r1, [r3, r2]

  return status;
 800b8be:	2317      	movs	r3, #23
 800b8c0:	18fb      	adds	r3, r7, r3
 800b8c2:	781b      	ldrb	r3, [r3, #0]
}
 800b8c4:	0018      	movs	r0, r3
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	b006      	add	sp, #24
 800b8ca:	bd80      	pop	{r7, pc}
 800b8cc:	fffff3ff 	.word	0xfffff3ff

0800b8d0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b084      	sub	sp, #16
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	2b0c      	cmp	r3, #12
 800b8e2:	d01e      	beq.n	800b922 <HAL_TIM_ReadCapturedValue+0x52>
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	2b0c      	cmp	r3, #12
 800b8e8:	d820      	bhi.n	800b92c <HAL_TIM_ReadCapturedValue+0x5c>
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	2b08      	cmp	r3, #8
 800b8ee:	d013      	beq.n	800b918 <HAL_TIM_ReadCapturedValue+0x48>
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	2b08      	cmp	r3, #8
 800b8f4:	d81a      	bhi.n	800b92c <HAL_TIM_ReadCapturedValue+0x5c>
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d003      	beq.n	800b904 <HAL_TIM_ReadCapturedValue+0x34>
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	2b04      	cmp	r3, #4
 800b900:	d005      	beq.n	800b90e <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800b902:	e013      	b.n	800b92c <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b90a:	60fb      	str	r3, [r7, #12]
      break;
 800b90c:	e00f      	b.n	800b92e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b914:	60fb      	str	r3, [r7, #12]
      break;
 800b916:	e00a      	b.n	800b92e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b91e:	60fb      	str	r3, [r7, #12]
      break;
 800b920:	e005      	b.n	800b92e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b928:	60fb      	str	r3, [r7, #12]
      break;
 800b92a:	e000      	b.n	800b92e <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 800b92c:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 800b92e:	68fb      	ldr	r3, [r7, #12]
}
 800b930:	0018      	movs	r0, r3
 800b932:	46bd      	mov	sp, r7
 800b934:	b004      	add	sp, #16
 800b936:	bd80      	pop	{r7, pc}

0800b938 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b940:	46c0      	nop			; (mov r8, r8)
 800b942:	46bd      	mov	sp, r7
 800b944:	b002      	add	sp, #8
 800b946:	bd80      	pop	{r7, pc}

0800b948 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b950:	46c0      	nop			; (mov r8, r8)
 800b952:	46bd      	mov	sp, r7
 800b954:	b002      	add	sp, #8
 800b956:	bd80      	pop	{r7, pc}

0800b958 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b082      	sub	sp, #8
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b960:	46c0      	nop			; (mov r8, r8)
 800b962:	46bd      	mov	sp, r7
 800b964:	b002      	add	sp, #8
 800b966:	bd80      	pop	{r7, pc}

0800b968 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b082      	sub	sp, #8
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b970:	46c0      	nop			; (mov r8, r8)
 800b972:	46bd      	mov	sp, r7
 800b974:	b002      	add	sp, #8
 800b976:	bd80      	pop	{r7, pc}

0800b978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b084      	sub	sp, #16
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	4a30      	ldr	r2, [pc, #192]	; (800ba4c <TIM_Base_SetConfig+0xd4>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d008      	beq.n	800b9a2 <TIM_Base_SetConfig+0x2a>
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	2380      	movs	r3, #128	; 0x80
 800b994:	05db      	lsls	r3, r3, #23
 800b996:	429a      	cmp	r2, r3
 800b998:	d003      	beq.n	800b9a2 <TIM_Base_SetConfig+0x2a>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	4a2c      	ldr	r2, [pc, #176]	; (800ba50 <TIM_Base_SetConfig+0xd8>)
 800b99e:	4293      	cmp	r3, r2
 800b9a0:	d108      	bne.n	800b9b4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2270      	movs	r2, #112	; 0x70
 800b9a6:	4393      	bics	r3, r2
 800b9a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a25      	ldr	r2, [pc, #148]	; (800ba4c <TIM_Base_SetConfig+0xd4>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d014      	beq.n	800b9e6 <TIM_Base_SetConfig+0x6e>
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	2380      	movs	r3, #128	; 0x80
 800b9c0:	05db      	lsls	r3, r3, #23
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d00f      	beq.n	800b9e6 <TIM_Base_SetConfig+0x6e>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	4a21      	ldr	r2, [pc, #132]	; (800ba50 <TIM_Base_SetConfig+0xd8>)
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d00b      	beq.n	800b9e6 <TIM_Base_SetConfig+0x6e>
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	4a20      	ldr	r2, [pc, #128]	; (800ba54 <TIM_Base_SetConfig+0xdc>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d007      	beq.n	800b9e6 <TIM_Base_SetConfig+0x6e>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	4a1f      	ldr	r2, [pc, #124]	; (800ba58 <TIM_Base_SetConfig+0xe0>)
 800b9da:	4293      	cmp	r3, r2
 800b9dc:	d003      	beq.n	800b9e6 <TIM_Base_SetConfig+0x6e>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	4a1e      	ldr	r2, [pc, #120]	; (800ba5c <TIM_Base_SetConfig+0xe4>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d108      	bne.n	800b9f8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	4a1d      	ldr	r2, [pc, #116]	; (800ba60 <TIM_Base_SetConfig+0xe8>)
 800b9ea:	4013      	ands	r3, r2
 800b9ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	68fa      	ldr	r2, [r7, #12]
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2280      	movs	r2, #128	; 0x80
 800b9fc:	4393      	bics	r3, r2
 800b9fe:	001a      	movs	r2, r3
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	695b      	ldr	r3, [r3, #20]
 800ba04:	4313      	orrs	r3, r2
 800ba06:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	68fa      	ldr	r2, [r7, #12]
 800ba0c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	689a      	ldr	r2, [r3, #8]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a0a      	ldr	r2, [pc, #40]	; (800ba4c <TIM_Base_SetConfig+0xd4>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d007      	beq.n	800ba36 <TIM_Base_SetConfig+0xbe>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	4a0b      	ldr	r2, [pc, #44]	; (800ba58 <TIM_Base_SetConfig+0xe0>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d003      	beq.n	800ba36 <TIM_Base_SetConfig+0xbe>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	4a0a      	ldr	r2, [pc, #40]	; (800ba5c <TIM_Base_SetConfig+0xe4>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d103      	bne.n	800ba3e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	691a      	ldr	r2, [r3, #16]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2201      	movs	r2, #1
 800ba42:	615a      	str	r2, [r3, #20]
}
 800ba44:	46c0      	nop			; (mov r8, r8)
 800ba46:	46bd      	mov	sp, r7
 800ba48:	b004      	add	sp, #16
 800ba4a:	bd80      	pop	{r7, pc}
 800ba4c:	40012c00 	.word	0x40012c00
 800ba50:	40000400 	.word	0x40000400
 800ba54:	40002000 	.word	0x40002000
 800ba58:	40014400 	.word	0x40014400
 800ba5c:	40014800 	.word	0x40014800
 800ba60:	fffffcff 	.word	0xfffffcff

0800ba64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	60f8      	str	r0, [r7, #12]
 800ba6c:	60b9      	str	r1, [r7, #8]
 800ba6e:	607a      	str	r2, [r7, #4]
 800ba70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6a1b      	ldr	r3, [r3, #32]
 800ba76:	2201      	movs	r2, #1
 800ba78:	4393      	bics	r3, r2
 800ba7a:	001a      	movs	r2, r3
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	699b      	ldr	r3, [r3, #24]
 800ba84:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	6a1b      	ldr	r3, [r3, #32]
 800ba8a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	4a1e      	ldr	r2, [pc, #120]	; (800bb08 <TIM_TI1_SetConfig+0xa4>)
 800ba90:	4293      	cmp	r3, r2
 800ba92:	d008      	beq.n	800baa6 <TIM_TI1_SetConfig+0x42>
 800ba94:	68fa      	ldr	r2, [r7, #12]
 800ba96:	2380      	movs	r3, #128	; 0x80
 800ba98:	05db      	lsls	r3, r3, #23
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d003      	beq.n	800baa6 <TIM_TI1_SetConfig+0x42>
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	4a1a      	ldr	r2, [pc, #104]	; (800bb0c <TIM_TI1_SetConfig+0xa8>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d101      	bne.n	800baaa <TIM_TI1_SetConfig+0x46>
 800baa6:	2301      	movs	r3, #1
 800baa8:	e000      	b.n	800baac <TIM_TI1_SetConfig+0x48>
 800baaa:	2300      	movs	r3, #0
 800baac:	2b00      	cmp	r3, #0
 800baae:	d008      	beq.n	800bac2 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800bab0:	697b      	ldr	r3, [r7, #20]
 800bab2:	2203      	movs	r2, #3
 800bab4:	4393      	bics	r3, r2
 800bab6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800bab8:	697a      	ldr	r2, [r7, #20]
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	4313      	orrs	r3, r2
 800babe:	617b      	str	r3, [r7, #20]
 800bac0:	e003      	b.n	800baca <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	2201      	movs	r2, #1
 800bac6:	4313      	orrs	r3, r2
 800bac8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	22f0      	movs	r2, #240	; 0xf0
 800bace:	4393      	bics	r3, r2
 800bad0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	011b      	lsls	r3, r3, #4
 800bad6:	22ff      	movs	r2, #255	; 0xff
 800bad8:	4013      	ands	r3, r2
 800bada:	697a      	ldr	r2, [r7, #20]
 800badc:	4313      	orrs	r3, r2
 800bade:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	220a      	movs	r2, #10
 800bae4:	4393      	bics	r3, r2
 800bae6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	220a      	movs	r2, #10
 800baec:	4013      	ands	r3, r2
 800baee:	693a      	ldr	r2, [r7, #16]
 800baf0:	4313      	orrs	r3, r2
 800baf2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	697a      	ldr	r2, [r7, #20]
 800baf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	693a      	ldr	r2, [r7, #16]
 800bafe:	621a      	str	r2, [r3, #32]
}
 800bb00:	46c0      	nop			; (mov r8, r8)
 800bb02:	46bd      	mov	sp, r7
 800bb04:	b006      	add	sp, #24
 800bb06:	bd80      	pop	{r7, pc}
 800bb08:	40012c00 	.word	0x40012c00
 800bb0c:	40000400 	.word	0x40000400

0800bb10 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b086      	sub	sp, #24
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60f8      	str	r0, [r7, #12]
 800bb18:	60b9      	str	r1, [r7, #8]
 800bb1a:	607a      	str	r2, [r7, #4]
 800bb1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6a1b      	ldr	r3, [r3, #32]
 800bb22:	2210      	movs	r2, #16
 800bb24:	4393      	bics	r3, r2
 800bb26:	001a      	movs	r2, r3
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	699b      	ldr	r3, [r3, #24]
 800bb30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	6a1b      	ldr	r3, [r3, #32]
 800bb36:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	4a14      	ldr	r2, [pc, #80]	; (800bb8c <TIM_TI2_SetConfig+0x7c>)
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	021b      	lsls	r3, r3, #8
 800bb44:	697a      	ldr	r2, [r7, #20]
 800bb46:	4313      	orrs	r3, r2
 800bb48:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	4a10      	ldr	r2, [pc, #64]	; (800bb90 <TIM_TI2_SetConfig+0x80>)
 800bb4e:	4013      	ands	r3, r2
 800bb50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	031b      	lsls	r3, r3, #12
 800bb56:	041b      	lsls	r3, r3, #16
 800bb58:	0c1b      	lsrs	r3, r3, #16
 800bb5a:	697a      	ldr	r2, [r7, #20]
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	22a0      	movs	r2, #160	; 0xa0
 800bb64:	4393      	bics	r3, r2
 800bb66:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	011b      	lsls	r3, r3, #4
 800bb6c:	22a0      	movs	r2, #160	; 0xa0
 800bb6e:	4013      	ands	r3, r2
 800bb70:	693a      	ldr	r2, [r7, #16]
 800bb72:	4313      	orrs	r3, r2
 800bb74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	697a      	ldr	r2, [r7, #20]
 800bb7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	693a      	ldr	r2, [r7, #16]
 800bb80:	621a      	str	r2, [r3, #32]
}
 800bb82:	46c0      	nop			; (mov r8, r8)
 800bb84:	46bd      	mov	sp, r7
 800bb86:	b006      	add	sp, #24
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	46c0      	nop			; (mov r8, r8)
 800bb8c:	fffffcff 	.word	0xfffffcff
 800bb90:	ffff0fff 	.word	0xffff0fff

0800bb94 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b086      	sub	sp, #24
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	60f8      	str	r0, [r7, #12]
 800bb9c:	60b9      	str	r1, [r7, #8]
 800bb9e:	607a      	str	r2, [r7, #4]
 800bba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	6a1b      	ldr	r3, [r3, #32]
 800bba6:	4a19      	ldr	r2, [pc, #100]	; (800bc0c <TIM_TI3_SetConfig+0x78>)
 800bba8:	401a      	ands	r2, r3
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	69db      	ldr	r3, [r3, #28]
 800bbb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	6a1b      	ldr	r3, [r3, #32]
 800bbb8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	2203      	movs	r2, #3
 800bbbe:	4393      	bics	r3, r2
 800bbc0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800bbc2:	697a      	ldr	r2, [r7, #20]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	22f0      	movs	r2, #240	; 0xf0
 800bbce:	4393      	bics	r3, r2
 800bbd0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	011b      	lsls	r3, r3, #4
 800bbd6:	22ff      	movs	r2, #255	; 0xff
 800bbd8:	4013      	ands	r3, r2
 800bbda:	697a      	ldr	r2, [r7, #20]
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	4a0b      	ldr	r2, [pc, #44]	; (800bc10 <TIM_TI3_SetConfig+0x7c>)
 800bbe4:	4013      	ands	r3, r2
 800bbe6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	021a      	lsls	r2, r3, #8
 800bbec:	23a0      	movs	r3, #160	; 0xa0
 800bbee:	011b      	lsls	r3, r3, #4
 800bbf0:	4013      	ands	r3, r2
 800bbf2:	693a      	ldr	r2, [r7, #16]
 800bbf4:	4313      	orrs	r3, r2
 800bbf6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	697a      	ldr	r2, [r7, #20]
 800bbfc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	693a      	ldr	r2, [r7, #16]
 800bc02:	621a      	str	r2, [r3, #32]
}
 800bc04:	46c0      	nop			; (mov r8, r8)
 800bc06:	46bd      	mov	sp, r7
 800bc08:	b006      	add	sp, #24
 800bc0a:	bd80      	pop	{r7, pc}
 800bc0c:	fffffeff 	.word	0xfffffeff
 800bc10:	fffff5ff 	.word	0xfffff5ff

0800bc14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b086      	sub	sp, #24
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	60f8      	str	r0, [r7, #12]
 800bc1c:	60b9      	str	r1, [r7, #8]
 800bc1e:	607a      	str	r2, [r7, #4]
 800bc20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	6a1b      	ldr	r3, [r3, #32]
 800bc26:	4a1a      	ldr	r2, [pc, #104]	; (800bc90 <TIM_TI4_SetConfig+0x7c>)
 800bc28:	401a      	ands	r2, r3
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	69db      	ldr	r3, [r3, #28]
 800bc32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6a1b      	ldr	r3, [r3, #32]
 800bc38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	4a15      	ldr	r2, [pc, #84]	; (800bc94 <TIM_TI4_SetConfig+0x80>)
 800bc3e:	4013      	ands	r3, r2
 800bc40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	021b      	lsls	r3, r3, #8
 800bc46:	697a      	ldr	r2, [r7, #20]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	4a12      	ldr	r2, [pc, #72]	; (800bc98 <TIM_TI4_SetConfig+0x84>)
 800bc50:	4013      	ands	r3, r2
 800bc52:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	031b      	lsls	r3, r3, #12
 800bc58:	041b      	lsls	r3, r3, #16
 800bc5a:	0c1b      	lsrs	r3, r3, #16
 800bc5c:	697a      	ldr	r2, [r7, #20]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	4a0d      	ldr	r2, [pc, #52]	; (800bc9c <TIM_TI4_SetConfig+0x88>)
 800bc66:	4013      	ands	r3, r2
 800bc68:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	031a      	lsls	r2, r3, #12
 800bc6e:	23a0      	movs	r3, #160	; 0xa0
 800bc70:	021b      	lsls	r3, r3, #8
 800bc72:	4013      	ands	r3, r2
 800bc74:	693a      	ldr	r2, [r7, #16]
 800bc76:	4313      	orrs	r3, r2
 800bc78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	697a      	ldr	r2, [r7, #20]
 800bc7e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	693a      	ldr	r2, [r7, #16]
 800bc84:	621a      	str	r2, [r3, #32]
}
 800bc86:	46c0      	nop			; (mov r8, r8)
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	b006      	add	sp, #24
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	46c0      	nop			; (mov r8, r8)
 800bc90:	ffffefff 	.word	0xffffefff
 800bc94:	fffffcff 	.word	0xfffffcff
 800bc98:	ffff0fff 	.word	0xffff0fff
 800bc9c:	ffff5fff 	.word	0xffff5fff

0800bca0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b086      	sub	sp, #24
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	60f8      	str	r0, [r7, #12]
 800bca8:	60b9      	str	r1, [r7, #8]
 800bcaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	221f      	movs	r2, #31
 800bcb0:	4013      	ands	r3, r2
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	409a      	lsls	r2, r3
 800bcb6:	0013      	movs	r3, r2
 800bcb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	6a1b      	ldr	r3, [r3, #32]
 800bcbe:	697a      	ldr	r2, [r7, #20]
 800bcc0:	43d2      	mvns	r2, r2
 800bcc2:	401a      	ands	r2, r3
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6a1a      	ldr	r2, [r3, #32]
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	211f      	movs	r1, #31
 800bcd0:	400b      	ands	r3, r1
 800bcd2:	6879      	ldr	r1, [r7, #4]
 800bcd4:	4099      	lsls	r1, r3
 800bcd6:	000b      	movs	r3, r1
 800bcd8:	431a      	orrs	r2, r3
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	621a      	str	r2, [r3, #32]
}
 800bcde:	46c0      	nop			; (mov r8, r8)
 800bce0:	46bd      	mov	sp, r7
 800bce2:	b006      	add	sp, #24
 800bce4:	bd80      	pop	{r7, pc}
	...

0800bce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	223c      	movs	r2, #60	; 0x3c
 800bcf6:	5c9b      	ldrb	r3, [r3, r2]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d101      	bne.n	800bd00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bcfc:	2302      	movs	r3, #2
 800bcfe:	e050      	b.n	800bda2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	223c      	movs	r2, #60	; 0x3c
 800bd04:	2101      	movs	r1, #1
 800bd06:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	223d      	movs	r2, #61	; 0x3d
 800bd0c:	2102      	movs	r1, #2
 800bd0e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	4a21      	ldr	r2, [pc, #132]	; (800bdac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d108      	bne.n	800bd3c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	4a20      	ldr	r2, [pc, #128]	; (800bdb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bd2e:	4013      	ands	r3, r2
 800bd30:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	685b      	ldr	r3, [r3, #4]
 800bd36:	68fa      	ldr	r2, [r7, #12]
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2270      	movs	r2, #112	; 0x70
 800bd40:	4393      	bics	r3, r2
 800bd42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	68fa      	ldr	r2, [r7, #12]
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	68fa      	ldr	r2, [r7, #12]
 800bd54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4a14      	ldr	r2, [pc, #80]	; (800bdac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d00a      	beq.n	800bd76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681a      	ldr	r2, [r3, #0]
 800bd64:	2380      	movs	r3, #128	; 0x80
 800bd66:	05db      	lsls	r3, r3, #23
 800bd68:	429a      	cmp	r2, r3
 800bd6a:	d004      	beq.n	800bd76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a10      	ldr	r2, [pc, #64]	; (800bdb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d10c      	bne.n	800bd90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	2280      	movs	r2, #128	; 0x80
 800bd7a:	4393      	bics	r3, r2
 800bd7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	68ba      	ldr	r2, [r7, #8]
 800bd84:	4313      	orrs	r3, r2
 800bd86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	68ba      	ldr	r2, [r7, #8]
 800bd8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	223d      	movs	r2, #61	; 0x3d
 800bd94:	2101      	movs	r1, #1
 800bd96:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	223c      	movs	r2, #60	; 0x3c
 800bd9c:	2100      	movs	r1, #0
 800bd9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bda0:	2300      	movs	r3, #0
}
 800bda2:	0018      	movs	r0, r3
 800bda4:	46bd      	mov	sp, r7
 800bda6:	b004      	add	sp, #16
 800bda8:	bd80      	pop	{r7, pc}
 800bdaa:	46c0      	nop			; (mov r8, r8)
 800bdac:	40012c00 	.word	0x40012c00
 800bdb0:	ff0fffff 	.word	0xff0fffff
 800bdb4:	40000400 	.word	0x40000400

0800bdb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b082      	sub	sp, #8
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bdc0:	46c0      	nop			; (mov r8, r8)
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	b002      	add	sp, #8
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bdd0:	46c0      	nop			; (mov r8, r8)
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	b002      	add	sp, #8
 800bdd6:	bd80      	pop	{r7, pc}

0800bdd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bde0:	46c0      	nop			; (mov r8, r8)
 800bde2:	46bd      	mov	sp, r7
 800bde4:	b002      	add	sp, #8
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <atoi>:
 800bde8:	b510      	push	{r4, lr}
 800bdea:	220a      	movs	r2, #10
 800bdec:	2100      	movs	r1, #0
 800bdee:	f000 fa13 	bl	800c218 <strtol>
 800bdf2:	bd10      	pop	{r4, pc}

0800bdf4 <__errno>:
 800bdf4:	4b01      	ldr	r3, [pc, #4]	; (800bdfc <__errno+0x8>)
 800bdf6:	6818      	ldr	r0, [r3, #0]
 800bdf8:	4770      	bx	lr
 800bdfa:	46c0      	nop			; (mov r8, r8)
 800bdfc:	200000bc 	.word	0x200000bc

0800be00 <__libc_init_array>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	2600      	movs	r6, #0
 800be04:	4d0c      	ldr	r5, [pc, #48]	; (800be38 <__libc_init_array+0x38>)
 800be06:	4c0d      	ldr	r4, [pc, #52]	; (800be3c <__libc_init_array+0x3c>)
 800be08:	1b64      	subs	r4, r4, r5
 800be0a:	10a4      	asrs	r4, r4, #2
 800be0c:	42a6      	cmp	r6, r4
 800be0e:	d109      	bne.n	800be24 <__libc_init_array+0x24>
 800be10:	2600      	movs	r6, #0
 800be12:	f001 f869 	bl	800cee8 <_init>
 800be16:	4d0a      	ldr	r5, [pc, #40]	; (800be40 <__libc_init_array+0x40>)
 800be18:	4c0a      	ldr	r4, [pc, #40]	; (800be44 <__libc_init_array+0x44>)
 800be1a:	1b64      	subs	r4, r4, r5
 800be1c:	10a4      	asrs	r4, r4, #2
 800be1e:	42a6      	cmp	r6, r4
 800be20:	d105      	bne.n	800be2e <__libc_init_array+0x2e>
 800be22:	bd70      	pop	{r4, r5, r6, pc}
 800be24:	00b3      	lsls	r3, r6, #2
 800be26:	58eb      	ldr	r3, [r5, r3]
 800be28:	4798      	blx	r3
 800be2a:	3601      	adds	r6, #1
 800be2c:	e7ee      	b.n	800be0c <__libc_init_array+0xc>
 800be2e:	00b3      	lsls	r3, r6, #2
 800be30:	58eb      	ldr	r3, [r5, r3]
 800be32:	4798      	blx	r3
 800be34:	3601      	adds	r6, #1
 800be36:	e7f2      	b.n	800be1e <__libc_init_array+0x1e>
 800be38:	0800d7b0 	.word	0x0800d7b0
 800be3c:	0800d7b0 	.word	0x0800d7b0
 800be40:	0800d7b0 	.word	0x0800d7b0
 800be44:	0800d7b4 	.word	0x0800d7b4

0800be48 <memcpy>:
 800be48:	2300      	movs	r3, #0
 800be4a:	b510      	push	{r4, lr}
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d100      	bne.n	800be52 <memcpy+0xa>
 800be50:	bd10      	pop	{r4, pc}
 800be52:	5ccc      	ldrb	r4, [r1, r3]
 800be54:	54c4      	strb	r4, [r0, r3]
 800be56:	3301      	adds	r3, #1
 800be58:	e7f8      	b.n	800be4c <memcpy+0x4>

0800be5a <memset>:
 800be5a:	0003      	movs	r3, r0
 800be5c:	1882      	adds	r2, r0, r2
 800be5e:	4293      	cmp	r3, r2
 800be60:	d100      	bne.n	800be64 <memset+0xa>
 800be62:	4770      	bx	lr
 800be64:	7019      	strb	r1, [r3, #0]
 800be66:	3301      	adds	r3, #1
 800be68:	e7f9      	b.n	800be5e <memset+0x4>
	...

0800be6c <_free_r>:
 800be6c:	b570      	push	{r4, r5, r6, lr}
 800be6e:	0005      	movs	r5, r0
 800be70:	2900      	cmp	r1, #0
 800be72:	d010      	beq.n	800be96 <_free_r+0x2a>
 800be74:	1f0c      	subs	r4, r1, #4
 800be76:	6823      	ldr	r3, [r4, #0]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	da00      	bge.n	800be7e <_free_r+0x12>
 800be7c:	18e4      	adds	r4, r4, r3
 800be7e:	0028      	movs	r0, r5
 800be80:	f000 f9d6 	bl	800c230 <__malloc_lock>
 800be84:	4a1d      	ldr	r2, [pc, #116]	; (800befc <_free_r+0x90>)
 800be86:	6813      	ldr	r3, [r2, #0]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d105      	bne.n	800be98 <_free_r+0x2c>
 800be8c:	6063      	str	r3, [r4, #4]
 800be8e:	6014      	str	r4, [r2, #0]
 800be90:	0028      	movs	r0, r5
 800be92:	f000 f9d5 	bl	800c240 <__malloc_unlock>
 800be96:	bd70      	pop	{r4, r5, r6, pc}
 800be98:	42a3      	cmp	r3, r4
 800be9a:	d908      	bls.n	800beae <_free_r+0x42>
 800be9c:	6821      	ldr	r1, [r4, #0]
 800be9e:	1860      	adds	r0, r4, r1
 800bea0:	4283      	cmp	r3, r0
 800bea2:	d1f3      	bne.n	800be8c <_free_r+0x20>
 800bea4:	6818      	ldr	r0, [r3, #0]
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	1841      	adds	r1, r0, r1
 800beaa:	6021      	str	r1, [r4, #0]
 800beac:	e7ee      	b.n	800be8c <_free_r+0x20>
 800beae:	001a      	movs	r2, r3
 800beb0:	685b      	ldr	r3, [r3, #4]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d001      	beq.n	800beba <_free_r+0x4e>
 800beb6:	42a3      	cmp	r3, r4
 800beb8:	d9f9      	bls.n	800beae <_free_r+0x42>
 800beba:	6811      	ldr	r1, [r2, #0]
 800bebc:	1850      	adds	r0, r2, r1
 800bebe:	42a0      	cmp	r0, r4
 800bec0:	d10b      	bne.n	800beda <_free_r+0x6e>
 800bec2:	6820      	ldr	r0, [r4, #0]
 800bec4:	1809      	adds	r1, r1, r0
 800bec6:	1850      	adds	r0, r2, r1
 800bec8:	6011      	str	r1, [r2, #0]
 800beca:	4283      	cmp	r3, r0
 800becc:	d1e0      	bne.n	800be90 <_free_r+0x24>
 800bece:	6818      	ldr	r0, [r3, #0]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	1841      	adds	r1, r0, r1
 800bed4:	6011      	str	r1, [r2, #0]
 800bed6:	6053      	str	r3, [r2, #4]
 800bed8:	e7da      	b.n	800be90 <_free_r+0x24>
 800beda:	42a0      	cmp	r0, r4
 800bedc:	d902      	bls.n	800bee4 <_free_r+0x78>
 800bede:	230c      	movs	r3, #12
 800bee0:	602b      	str	r3, [r5, #0]
 800bee2:	e7d5      	b.n	800be90 <_free_r+0x24>
 800bee4:	6821      	ldr	r1, [r4, #0]
 800bee6:	1860      	adds	r0, r4, r1
 800bee8:	4283      	cmp	r3, r0
 800beea:	d103      	bne.n	800bef4 <_free_r+0x88>
 800beec:	6818      	ldr	r0, [r3, #0]
 800beee:	685b      	ldr	r3, [r3, #4]
 800bef0:	1841      	adds	r1, r0, r1
 800bef2:	6021      	str	r1, [r4, #0]
 800bef4:	6063      	str	r3, [r4, #4]
 800bef6:	6054      	str	r4, [r2, #4]
 800bef8:	e7ca      	b.n	800be90 <_free_r+0x24>
 800befa:	46c0      	nop			; (mov r8, r8)
 800befc:	20001040 	.word	0x20001040

0800bf00 <sbrk_aligned>:
 800bf00:	b570      	push	{r4, r5, r6, lr}
 800bf02:	4e0f      	ldr	r6, [pc, #60]	; (800bf40 <sbrk_aligned+0x40>)
 800bf04:	000d      	movs	r5, r1
 800bf06:	6831      	ldr	r1, [r6, #0]
 800bf08:	0004      	movs	r4, r0
 800bf0a:	2900      	cmp	r1, #0
 800bf0c:	d102      	bne.n	800bf14 <sbrk_aligned+0x14>
 800bf0e:	f000 f88f 	bl	800c030 <_sbrk_r>
 800bf12:	6030      	str	r0, [r6, #0]
 800bf14:	0029      	movs	r1, r5
 800bf16:	0020      	movs	r0, r4
 800bf18:	f000 f88a 	bl	800c030 <_sbrk_r>
 800bf1c:	1c43      	adds	r3, r0, #1
 800bf1e:	d00a      	beq.n	800bf36 <sbrk_aligned+0x36>
 800bf20:	2303      	movs	r3, #3
 800bf22:	1cc5      	adds	r5, r0, #3
 800bf24:	439d      	bics	r5, r3
 800bf26:	42a8      	cmp	r0, r5
 800bf28:	d007      	beq.n	800bf3a <sbrk_aligned+0x3a>
 800bf2a:	1a29      	subs	r1, r5, r0
 800bf2c:	0020      	movs	r0, r4
 800bf2e:	f000 f87f 	bl	800c030 <_sbrk_r>
 800bf32:	1c43      	adds	r3, r0, #1
 800bf34:	d101      	bne.n	800bf3a <sbrk_aligned+0x3a>
 800bf36:	2501      	movs	r5, #1
 800bf38:	426d      	negs	r5, r5
 800bf3a:	0028      	movs	r0, r5
 800bf3c:	bd70      	pop	{r4, r5, r6, pc}
 800bf3e:	46c0      	nop			; (mov r8, r8)
 800bf40:	20001044 	.word	0x20001044

0800bf44 <_malloc_r>:
 800bf44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf46:	2203      	movs	r2, #3
 800bf48:	1ccb      	adds	r3, r1, #3
 800bf4a:	4393      	bics	r3, r2
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	0006      	movs	r6, r0
 800bf50:	001f      	movs	r7, r3
 800bf52:	2b0c      	cmp	r3, #12
 800bf54:	d232      	bcs.n	800bfbc <_malloc_r+0x78>
 800bf56:	270c      	movs	r7, #12
 800bf58:	42b9      	cmp	r1, r7
 800bf5a:	d831      	bhi.n	800bfc0 <_malloc_r+0x7c>
 800bf5c:	0030      	movs	r0, r6
 800bf5e:	f000 f967 	bl	800c230 <__malloc_lock>
 800bf62:	4d32      	ldr	r5, [pc, #200]	; (800c02c <_malloc_r+0xe8>)
 800bf64:	682b      	ldr	r3, [r5, #0]
 800bf66:	001c      	movs	r4, r3
 800bf68:	2c00      	cmp	r4, #0
 800bf6a:	d12e      	bne.n	800bfca <_malloc_r+0x86>
 800bf6c:	0039      	movs	r1, r7
 800bf6e:	0030      	movs	r0, r6
 800bf70:	f7ff ffc6 	bl	800bf00 <sbrk_aligned>
 800bf74:	0004      	movs	r4, r0
 800bf76:	1c43      	adds	r3, r0, #1
 800bf78:	d11e      	bne.n	800bfb8 <_malloc_r+0x74>
 800bf7a:	682c      	ldr	r4, [r5, #0]
 800bf7c:	0025      	movs	r5, r4
 800bf7e:	2d00      	cmp	r5, #0
 800bf80:	d14a      	bne.n	800c018 <_malloc_r+0xd4>
 800bf82:	6823      	ldr	r3, [r4, #0]
 800bf84:	0029      	movs	r1, r5
 800bf86:	18e3      	adds	r3, r4, r3
 800bf88:	0030      	movs	r0, r6
 800bf8a:	9301      	str	r3, [sp, #4]
 800bf8c:	f000 f850 	bl	800c030 <_sbrk_r>
 800bf90:	9b01      	ldr	r3, [sp, #4]
 800bf92:	4283      	cmp	r3, r0
 800bf94:	d143      	bne.n	800c01e <_malloc_r+0xda>
 800bf96:	6823      	ldr	r3, [r4, #0]
 800bf98:	3703      	adds	r7, #3
 800bf9a:	1aff      	subs	r7, r7, r3
 800bf9c:	2303      	movs	r3, #3
 800bf9e:	439f      	bics	r7, r3
 800bfa0:	3708      	adds	r7, #8
 800bfa2:	2f0c      	cmp	r7, #12
 800bfa4:	d200      	bcs.n	800bfa8 <_malloc_r+0x64>
 800bfa6:	270c      	movs	r7, #12
 800bfa8:	0039      	movs	r1, r7
 800bfaa:	0030      	movs	r0, r6
 800bfac:	f7ff ffa8 	bl	800bf00 <sbrk_aligned>
 800bfb0:	1c43      	adds	r3, r0, #1
 800bfb2:	d034      	beq.n	800c01e <_malloc_r+0xda>
 800bfb4:	6823      	ldr	r3, [r4, #0]
 800bfb6:	19df      	adds	r7, r3, r7
 800bfb8:	6027      	str	r7, [r4, #0]
 800bfba:	e013      	b.n	800bfe4 <_malloc_r+0xa0>
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	dacb      	bge.n	800bf58 <_malloc_r+0x14>
 800bfc0:	230c      	movs	r3, #12
 800bfc2:	2500      	movs	r5, #0
 800bfc4:	6033      	str	r3, [r6, #0]
 800bfc6:	0028      	movs	r0, r5
 800bfc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bfca:	6822      	ldr	r2, [r4, #0]
 800bfcc:	1bd1      	subs	r1, r2, r7
 800bfce:	d420      	bmi.n	800c012 <_malloc_r+0xce>
 800bfd0:	290b      	cmp	r1, #11
 800bfd2:	d917      	bls.n	800c004 <_malloc_r+0xc0>
 800bfd4:	19e2      	adds	r2, r4, r7
 800bfd6:	6027      	str	r7, [r4, #0]
 800bfd8:	42a3      	cmp	r3, r4
 800bfda:	d111      	bne.n	800c000 <_malloc_r+0xbc>
 800bfdc:	602a      	str	r2, [r5, #0]
 800bfde:	6863      	ldr	r3, [r4, #4]
 800bfe0:	6011      	str	r1, [r2, #0]
 800bfe2:	6053      	str	r3, [r2, #4]
 800bfe4:	0030      	movs	r0, r6
 800bfe6:	0025      	movs	r5, r4
 800bfe8:	f000 f92a 	bl	800c240 <__malloc_unlock>
 800bfec:	2207      	movs	r2, #7
 800bfee:	350b      	adds	r5, #11
 800bff0:	1d23      	adds	r3, r4, #4
 800bff2:	4395      	bics	r5, r2
 800bff4:	1aea      	subs	r2, r5, r3
 800bff6:	429d      	cmp	r5, r3
 800bff8:	d0e5      	beq.n	800bfc6 <_malloc_r+0x82>
 800bffa:	1b5b      	subs	r3, r3, r5
 800bffc:	50a3      	str	r3, [r4, r2]
 800bffe:	e7e2      	b.n	800bfc6 <_malloc_r+0x82>
 800c000:	605a      	str	r2, [r3, #4]
 800c002:	e7ec      	b.n	800bfde <_malloc_r+0x9a>
 800c004:	6862      	ldr	r2, [r4, #4]
 800c006:	42a3      	cmp	r3, r4
 800c008:	d101      	bne.n	800c00e <_malloc_r+0xca>
 800c00a:	602a      	str	r2, [r5, #0]
 800c00c:	e7ea      	b.n	800bfe4 <_malloc_r+0xa0>
 800c00e:	605a      	str	r2, [r3, #4]
 800c010:	e7e8      	b.n	800bfe4 <_malloc_r+0xa0>
 800c012:	0023      	movs	r3, r4
 800c014:	6864      	ldr	r4, [r4, #4]
 800c016:	e7a7      	b.n	800bf68 <_malloc_r+0x24>
 800c018:	002c      	movs	r4, r5
 800c01a:	686d      	ldr	r5, [r5, #4]
 800c01c:	e7af      	b.n	800bf7e <_malloc_r+0x3a>
 800c01e:	230c      	movs	r3, #12
 800c020:	0030      	movs	r0, r6
 800c022:	6033      	str	r3, [r6, #0]
 800c024:	f000 f90c 	bl	800c240 <__malloc_unlock>
 800c028:	e7cd      	b.n	800bfc6 <_malloc_r+0x82>
 800c02a:	46c0      	nop			; (mov r8, r8)
 800c02c:	20001040 	.word	0x20001040

0800c030 <_sbrk_r>:
 800c030:	2300      	movs	r3, #0
 800c032:	b570      	push	{r4, r5, r6, lr}
 800c034:	4d06      	ldr	r5, [pc, #24]	; (800c050 <_sbrk_r+0x20>)
 800c036:	0004      	movs	r4, r0
 800c038:	0008      	movs	r0, r1
 800c03a:	602b      	str	r3, [r5, #0]
 800c03c:	f7fe faba 	bl	800a5b4 <_sbrk>
 800c040:	1c43      	adds	r3, r0, #1
 800c042:	d103      	bne.n	800c04c <_sbrk_r+0x1c>
 800c044:	682b      	ldr	r3, [r5, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d000      	beq.n	800c04c <_sbrk_r+0x1c>
 800c04a:	6023      	str	r3, [r4, #0]
 800c04c:	bd70      	pop	{r4, r5, r6, pc}
 800c04e:	46c0      	nop			; (mov r8, r8)
 800c050:	20001048 	.word	0x20001048

0800c054 <siprintf>:
 800c054:	b40e      	push	{r1, r2, r3}
 800c056:	b500      	push	{lr}
 800c058:	490b      	ldr	r1, [pc, #44]	; (800c088 <siprintf+0x34>)
 800c05a:	b09c      	sub	sp, #112	; 0x70
 800c05c:	ab1d      	add	r3, sp, #116	; 0x74
 800c05e:	9002      	str	r0, [sp, #8]
 800c060:	9006      	str	r0, [sp, #24]
 800c062:	9107      	str	r1, [sp, #28]
 800c064:	9104      	str	r1, [sp, #16]
 800c066:	4809      	ldr	r0, [pc, #36]	; (800c08c <siprintf+0x38>)
 800c068:	4909      	ldr	r1, [pc, #36]	; (800c090 <siprintf+0x3c>)
 800c06a:	cb04      	ldmia	r3!, {r2}
 800c06c:	9105      	str	r1, [sp, #20]
 800c06e:	6800      	ldr	r0, [r0, #0]
 800c070:	a902      	add	r1, sp, #8
 800c072:	9301      	str	r3, [sp, #4]
 800c074:	f000 f94e 	bl	800c314 <_svfiprintf_r>
 800c078:	2300      	movs	r3, #0
 800c07a:	9a02      	ldr	r2, [sp, #8]
 800c07c:	7013      	strb	r3, [r2, #0]
 800c07e:	b01c      	add	sp, #112	; 0x70
 800c080:	bc08      	pop	{r3}
 800c082:	b003      	add	sp, #12
 800c084:	4718      	bx	r3
 800c086:	46c0      	nop			; (mov r8, r8)
 800c088:	7fffffff 	.word	0x7fffffff
 800c08c:	200000bc 	.word	0x200000bc
 800c090:	ffff0208 	.word	0xffff0208

0800c094 <strchr>:
 800c094:	b2c9      	uxtb	r1, r1
 800c096:	7803      	ldrb	r3, [r0, #0]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d004      	beq.n	800c0a6 <strchr+0x12>
 800c09c:	428b      	cmp	r3, r1
 800c09e:	d100      	bne.n	800c0a2 <strchr+0xe>
 800c0a0:	4770      	bx	lr
 800c0a2:	3001      	adds	r0, #1
 800c0a4:	e7f7      	b.n	800c096 <strchr+0x2>
 800c0a6:	424b      	negs	r3, r1
 800c0a8:	4159      	adcs	r1, r3
 800c0aa:	4249      	negs	r1, r1
 800c0ac:	4008      	ands	r0, r1
 800c0ae:	e7f7      	b.n	800c0a0 <strchr+0xc>

0800c0b0 <strncmp>:
 800c0b0:	b530      	push	{r4, r5, lr}
 800c0b2:	0005      	movs	r5, r0
 800c0b4:	1e10      	subs	r0, r2, #0
 800c0b6:	d008      	beq.n	800c0ca <strncmp+0x1a>
 800c0b8:	2400      	movs	r4, #0
 800c0ba:	3a01      	subs	r2, #1
 800c0bc:	5d2b      	ldrb	r3, [r5, r4]
 800c0be:	5d08      	ldrb	r0, [r1, r4]
 800c0c0:	4283      	cmp	r3, r0
 800c0c2:	d101      	bne.n	800c0c8 <strncmp+0x18>
 800c0c4:	4294      	cmp	r4, r2
 800c0c6:	d101      	bne.n	800c0cc <strncmp+0x1c>
 800c0c8:	1a18      	subs	r0, r3, r0
 800c0ca:	bd30      	pop	{r4, r5, pc}
 800c0cc:	3401      	adds	r4, #1
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d1f4      	bne.n	800c0bc <strncmp+0xc>
 800c0d2:	e7f9      	b.n	800c0c8 <strncmp+0x18>

0800c0d4 <strncpy>:
 800c0d4:	0003      	movs	r3, r0
 800c0d6:	b530      	push	{r4, r5, lr}
 800c0d8:	001d      	movs	r5, r3
 800c0da:	2a00      	cmp	r2, #0
 800c0dc:	d006      	beq.n	800c0ec <strncpy+0x18>
 800c0de:	780c      	ldrb	r4, [r1, #0]
 800c0e0:	3a01      	subs	r2, #1
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	702c      	strb	r4, [r5, #0]
 800c0e6:	3101      	adds	r1, #1
 800c0e8:	2c00      	cmp	r4, #0
 800c0ea:	d1f5      	bne.n	800c0d8 <strncpy+0x4>
 800c0ec:	2100      	movs	r1, #0
 800c0ee:	189a      	adds	r2, r3, r2
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d100      	bne.n	800c0f6 <strncpy+0x22>
 800c0f4:	bd30      	pop	{r4, r5, pc}
 800c0f6:	7019      	strb	r1, [r3, #0]
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	e7f9      	b.n	800c0f0 <strncpy+0x1c>

0800c0fc <_strtol_l.constprop.0>:
 800c0fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0fe:	b087      	sub	sp, #28
 800c100:	001e      	movs	r6, r3
 800c102:	9005      	str	r0, [sp, #20]
 800c104:	9101      	str	r1, [sp, #4]
 800c106:	9202      	str	r2, [sp, #8]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	d045      	beq.n	800c198 <_strtol_l.constprop.0+0x9c>
 800c10c:	000b      	movs	r3, r1
 800c10e:	2e24      	cmp	r6, #36	; 0x24
 800c110:	d842      	bhi.n	800c198 <_strtol_l.constprop.0+0x9c>
 800c112:	4a3f      	ldr	r2, [pc, #252]	; (800c210 <_strtol_l.constprop.0+0x114>)
 800c114:	2108      	movs	r1, #8
 800c116:	4694      	mov	ip, r2
 800c118:	001a      	movs	r2, r3
 800c11a:	4660      	mov	r0, ip
 800c11c:	7814      	ldrb	r4, [r2, #0]
 800c11e:	3301      	adds	r3, #1
 800c120:	5d00      	ldrb	r0, [r0, r4]
 800c122:	001d      	movs	r5, r3
 800c124:	0007      	movs	r7, r0
 800c126:	400f      	ands	r7, r1
 800c128:	4208      	tst	r0, r1
 800c12a:	d1f5      	bne.n	800c118 <_strtol_l.constprop.0+0x1c>
 800c12c:	2c2d      	cmp	r4, #45	; 0x2d
 800c12e:	d13a      	bne.n	800c1a6 <_strtol_l.constprop.0+0xaa>
 800c130:	2701      	movs	r7, #1
 800c132:	781c      	ldrb	r4, [r3, #0]
 800c134:	1c95      	adds	r5, r2, #2
 800c136:	2e00      	cmp	r6, #0
 800c138:	d065      	beq.n	800c206 <_strtol_l.constprop.0+0x10a>
 800c13a:	2e10      	cmp	r6, #16
 800c13c:	d109      	bne.n	800c152 <_strtol_l.constprop.0+0x56>
 800c13e:	2c30      	cmp	r4, #48	; 0x30
 800c140:	d107      	bne.n	800c152 <_strtol_l.constprop.0+0x56>
 800c142:	2220      	movs	r2, #32
 800c144:	782b      	ldrb	r3, [r5, #0]
 800c146:	4393      	bics	r3, r2
 800c148:	2b58      	cmp	r3, #88	; 0x58
 800c14a:	d157      	bne.n	800c1fc <_strtol_l.constprop.0+0x100>
 800c14c:	2610      	movs	r6, #16
 800c14e:	786c      	ldrb	r4, [r5, #1]
 800c150:	3502      	adds	r5, #2
 800c152:	4b30      	ldr	r3, [pc, #192]	; (800c214 <_strtol_l.constprop.0+0x118>)
 800c154:	0031      	movs	r1, r6
 800c156:	18fb      	adds	r3, r7, r3
 800c158:	0018      	movs	r0, r3
 800c15a:	9303      	str	r3, [sp, #12]
 800c15c:	f7f6 fc6c 	bl	8002a38 <__aeabi_uidivmod>
 800c160:	2300      	movs	r3, #0
 800c162:	2201      	movs	r2, #1
 800c164:	4684      	mov	ip, r0
 800c166:	0018      	movs	r0, r3
 800c168:	9104      	str	r1, [sp, #16]
 800c16a:	4252      	negs	r2, r2
 800c16c:	0021      	movs	r1, r4
 800c16e:	3930      	subs	r1, #48	; 0x30
 800c170:	2909      	cmp	r1, #9
 800c172:	d81d      	bhi.n	800c1b0 <_strtol_l.constprop.0+0xb4>
 800c174:	000c      	movs	r4, r1
 800c176:	42a6      	cmp	r6, r4
 800c178:	dd28      	ble.n	800c1cc <_strtol_l.constprop.0+0xd0>
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	db24      	blt.n	800c1c8 <_strtol_l.constprop.0+0xcc>
 800c17e:	0013      	movs	r3, r2
 800c180:	4584      	cmp	ip, r0
 800c182:	d306      	bcc.n	800c192 <_strtol_l.constprop.0+0x96>
 800c184:	d102      	bne.n	800c18c <_strtol_l.constprop.0+0x90>
 800c186:	9904      	ldr	r1, [sp, #16]
 800c188:	42a1      	cmp	r1, r4
 800c18a:	db02      	blt.n	800c192 <_strtol_l.constprop.0+0x96>
 800c18c:	2301      	movs	r3, #1
 800c18e:	4370      	muls	r0, r6
 800c190:	1820      	adds	r0, r4, r0
 800c192:	782c      	ldrb	r4, [r5, #0]
 800c194:	3501      	adds	r5, #1
 800c196:	e7e9      	b.n	800c16c <_strtol_l.constprop.0+0x70>
 800c198:	f7ff fe2c 	bl	800bdf4 <__errno>
 800c19c:	2316      	movs	r3, #22
 800c19e:	6003      	str	r3, [r0, #0]
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	b007      	add	sp, #28
 800c1a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1a6:	2c2b      	cmp	r4, #43	; 0x2b
 800c1a8:	d1c5      	bne.n	800c136 <_strtol_l.constprop.0+0x3a>
 800c1aa:	781c      	ldrb	r4, [r3, #0]
 800c1ac:	1c95      	adds	r5, r2, #2
 800c1ae:	e7c2      	b.n	800c136 <_strtol_l.constprop.0+0x3a>
 800c1b0:	0021      	movs	r1, r4
 800c1b2:	3941      	subs	r1, #65	; 0x41
 800c1b4:	2919      	cmp	r1, #25
 800c1b6:	d801      	bhi.n	800c1bc <_strtol_l.constprop.0+0xc0>
 800c1b8:	3c37      	subs	r4, #55	; 0x37
 800c1ba:	e7dc      	b.n	800c176 <_strtol_l.constprop.0+0x7a>
 800c1bc:	0021      	movs	r1, r4
 800c1be:	3961      	subs	r1, #97	; 0x61
 800c1c0:	2919      	cmp	r1, #25
 800c1c2:	d803      	bhi.n	800c1cc <_strtol_l.constprop.0+0xd0>
 800c1c4:	3c57      	subs	r4, #87	; 0x57
 800c1c6:	e7d6      	b.n	800c176 <_strtol_l.constprop.0+0x7a>
 800c1c8:	0013      	movs	r3, r2
 800c1ca:	e7e2      	b.n	800c192 <_strtol_l.constprop.0+0x96>
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	da09      	bge.n	800c1e4 <_strtol_l.constprop.0+0xe8>
 800c1d0:	2322      	movs	r3, #34	; 0x22
 800c1d2:	9a05      	ldr	r2, [sp, #20]
 800c1d4:	9803      	ldr	r0, [sp, #12]
 800c1d6:	6013      	str	r3, [r2, #0]
 800c1d8:	9b02      	ldr	r3, [sp, #8]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d0e1      	beq.n	800c1a2 <_strtol_l.constprop.0+0xa6>
 800c1de:	1e6b      	subs	r3, r5, #1
 800c1e0:	9301      	str	r3, [sp, #4]
 800c1e2:	e007      	b.n	800c1f4 <_strtol_l.constprop.0+0xf8>
 800c1e4:	2f00      	cmp	r7, #0
 800c1e6:	d000      	beq.n	800c1ea <_strtol_l.constprop.0+0xee>
 800c1e8:	4240      	negs	r0, r0
 800c1ea:	9a02      	ldr	r2, [sp, #8]
 800c1ec:	2a00      	cmp	r2, #0
 800c1ee:	d0d8      	beq.n	800c1a2 <_strtol_l.constprop.0+0xa6>
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d1f4      	bne.n	800c1de <_strtol_l.constprop.0+0xe2>
 800c1f4:	9b02      	ldr	r3, [sp, #8]
 800c1f6:	9a01      	ldr	r2, [sp, #4]
 800c1f8:	601a      	str	r2, [r3, #0]
 800c1fa:	e7d2      	b.n	800c1a2 <_strtol_l.constprop.0+0xa6>
 800c1fc:	2430      	movs	r4, #48	; 0x30
 800c1fe:	2e00      	cmp	r6, #0
 800c200:	d1a7      	bne.n	800c152 <_strtol_l.constprop.0+0x56>
 800c202:	3608      	adds	r6, #8
 800c204:	e7a5      	b.n	800c152 <_strtol_l.constprop.0+0x56>
 800c206:	2c30      	cmp	r4, #48	; 0x30
 800c208:	d09b      	beq.n	800c142 <_strtol_l.constprop.0+0x46>
 800c20a:	260a      	movs	r6, #10
 800c20c:	e7a1      	b.n	800c152 <_strtol_l.constprop.0+0x56>
 800c20e:	46c0      	nop			; (mov r8, r8)
 800c210:	0800d5a9 	.word	0x0800d5a9
 800c214:	7fffffff 	.word	0x7fffffff

0800c218 <strtol>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	0013      	movs	r3, r2
 800c21c:	000a      	movs	r2, r1
 800c21e:	0001      	movs	r1, r0
 800c220:	4802      	ldr	r0, [pc, #8]	; (800c22c <strtol+0x14>)
 800c222:	6800      	ldr	r0, [r0, #0]
 800c224:	f7ff ff6a 	bl	800c0fc <_strtol_l.constprop.0>
 800c228:	bd10      	pop	{r4, pc}
 800c22a:	46c0      	nop			; (mov r8, r8)
 800c22c:	200000bc 	.word	0x200000bc

0800c230 <__malloc_lock>:
 800c230:	b510      	push	{r4, lr}
 800c232:	4802      	ldr	r0, [pc, #8]	; (800c23c <__malloc_lock+0xc>)
 800c234:	f000 faf0 	bl	800c818 <__retarget_lock_acquire_recursive>
 800c238:	bd10      	pop	{r4, pc}
 800c23a:	46c0      	nop			; (mov r8, r8)
 800c23c:	2000104c 	.word	0x2000104c

0800c240 <__malloc_unlock>:
 800c240:	b510      	push	{r4, lr}
 800c242:	4802      	ldr	r0, [pc, #8]	; (800c24c <__malloc_unlock+0xc>)
 800c244:	f000 fae9 	bl	800c81a <__retarget_lock_release_recursive>
 800c248:	bd10      	pop	{r4, pc}
 800c24a:	46c0      	nop			; (mov r8, r8)
 800c24c:	2000104c 	.word	0x2000104c

0800c250 <__ssputs_r>:
 800c250:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c252:	688e      	ldr	r6, [r1, #8]
 800c254:	b085      	sub	sp, #20
 800c256:	0007      	movs	r7, r0
 800c258:	000c      	movs	r4, r1
 800c25a:	9203      	str	r2, [sp, #12]
 800c25c:	9301      	str	r3, [sp, #4]
 800c25e:	429e      	cmp	r6, r3
 800c260:	d83c      	bhi.n	800c2dc <__ssputs_r+0x8c>
 800c262:	2390      	movs	r3, #144	; 0x90
 800c264:	898a      	ldrh	r2, [r1, #12]
 800c266:	00db      	lsls	r3, r3, #3
 800c268:	421a      	tst	r2, r3
 800c26a:	d034      	beq.n	800c2d6 <__ssputs_r+0x86>
 800c26c:	6909      	ldr	r1, [r1, #16]
 800c26e:	6823      	ldr	r3, [r4, #0]
 800c270:	6960      	ldr	r0, [r4, #20]
 800c272:	1a5b      	subs	r3, r3, r1
 800c274:	9302      	str	r3, [sp, #8]
 800c276:	2303      	movs	r3, #3
 800c278:	4343      	muls	r3, r0
 800c27a:	0fdd      	lsrs	r5, r3, #31
 800c27c:	18ed      	adds	r5, r5, r3
 800c27e:	9b01      	ldr	r3, [sp, #4]
 800c280:	9802      	ldr	r0, [sp, #8]
 800c282:	3301      	adds	r3, #1
 800c284:	181b      	adds	r3, r3, r0
 800c286:	106d      	asrs	r5, r5, #1
 800c288:	42ab      	cmp	r3, r5
 800c28a:	d900      	bls.n	800c28e <__ssputs_r+0x3e>
 800c28c:	001d      	movs	r5, r3
 800c28e:	0553      	lsls	r3, r2, #21
 800c290:	d532      	bpl.n	800c2f8 <__ssputs_r+0xa8>
 800c292:	0029      	movs	r1, r5
 800c294:	0038      	movs	r0, r7
 800c296:	f7ff fe55 	bl	800bf44 <_malloc_r>
 800c29a:	1e06      	subs	r6, r0, #0
 800c29c:	d109      	bne.n	800c2b2 <__ssputs_r+0x62>
 800c29e:	230c      	movs	r3, #12
 800c2a0:	603b      	str	r3, [r7, #0]
 800c2a2:	2340      	movs	r3, #64	; 0x40
 800c2a4:	2001      	movs	r0, #1
 800c2a6:	89a2      	ldrh	r2, [r4, #12]
 800c2a8:	4240      	negs	r0, r0
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	81a3      	strh	r3, [r4, #12]
 800c2ae:	b005      	add	sp, #20
 800c2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2b2:	9a02      	ldr	r2, [sp, #8]
 800c2b4:	6921      	ldr	r1, [r4, #16]
 800c2b6:	f7ff fdc7 	bl	800be48 <memcpy>
 800c2ba:	89a3      	ldrh	r3, [r4, #12]
 800c2bc:	4a14      	ldr	r2, [pc, #80]	; (800c310 <__ssputs_r+0xc0>)
 800c2be:	401a      	ands	r2, r3
 800c2c0:	2380      	movs	r3, #128	; 0x80
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	81a3      	strh	r3, [r4, #12]
 800c2c6:	9b02      	ldr	r3, [sp, #8]
 800c2c8:	6126      	str	r6, [r4, #16]
 800c2ca:	18f6      	adds	r6, r6, r3
 800c2cc:	6026      	str	r6, [r4, #0]
 800c2ce:	6165      	str	r5, [r4, #20]
 800c2d0:	9e01      	ldr	r6, [sp, #4]
 800c2d2:	1aed      	subs	r5, r5, r3
 800c2d4:	60a5      	str	r5, [r4, #8]
 800c2d6:	9b01      	ldr	r3, [sp, #4]
 800c2d8:	429e      	cmp	r6, r3
 800c2da:	d900      	bls.n	800c2de <__ssputs_r+0x8e>
 800c2dc:	9e01      	ldr	r6, [sp, #4]
 800c2de:	0032      	movs	r2, r6
 800c2e0:	9903      	ldr	r1, [sp, #12]
 800c2e2:	6820      	ldr	r0, [r4, #0]
 800c2e4:	f000 faa5 	bl	800c832 <memmove>
 800c2e8:	68a3      	ldr	r3, [r4, #8]
 800c2ea:	2000      	movs	r0, #0
 800c2ec:	1b9b      	subs	r3, r3, r6
 800c2ee:	60a3      	str	r3, [r4, #8]
 800c2f0:	6823      	ldr	r3, [r4, #0]
 800c2f2:	199e      	adds	r6, r3, r6
 800c2f4:	6026      	str	r6, [r4, #0]
 800c2f6:	e7da      	b.n	800c2ae <__ssputs_r+0x5e>
 800c2f8:	002a      	movs	r2, r5
 800c2fa:	0038      	movs	r0, r7
 800c2fc:	f000 faac 	bl	800c858 <_realloc_r>
 800c300:	1e06      	subs	r6, r0, #0
 800c302:	d1e0      	bne.n	800c2c6 <__ssputs_r+0x76>
 800c304:	0038      	movs	r0, r7
 800c306:	6921      	ldr	r1, [r4, #16]
 800c308:	f7ff fdb0 	bl	800be6c <_free_r>
 800c30c:	e7c7      	b.n	800c29e <__ssputs_r+0x4e>
 800c30e:	46c0      	nop			; (mov r8, r8)
 800c310:	fffffb7f 	.word	0xfffffb7f

0800c314 <_svfiprintf_r>:
 800c314:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c316:	b0a1      	sub	sp, #132	; 0x84
 800c318:	9003      	str	r0, [sp, #12]
 800c31a:	001d      	movs	r5, r3
 800c31c:	898b      	ldrh	r3, [r1, #12]
 800c31e:	000f      	movs	r7, r1
 800c320:	0016      	movs	r6, r2
 800c322:	061b      	lsls	r3, r3, #24
 800c324:	d511      	bpl.n	800c34a <_svfiprintf_r+0x36>
 800c326:	690b      	ldr	r3, [r1, #16]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d10e      	bne.n	800c34a <_svfiprintf_r+0x36>
 800c32c:	2140      	movs	r1, #64	; 0x40
 800c32e:	f7ff fe09 	bl	800bf44 <_malloc_r>
 800c332:	6038      	str	r0, [r7, #0]
 800c334:	6138      	str	r0, [r7, #16]
 800c336:	2800      	cmp	r0, #0
 800c338:	d105      	bne.n	800c346 <_svfiprintf_r+0x32>
 800c33a:	230c      	movs	r3, #12
 800c33c:	9a03      	ldr	r2, [sp, #12]
 800c33e:	3801      	subs	r0, #1
 800c340:	6013      	str	r3, [r2, #0]
 800c342:	b021      	add	sp, #132	; 0x84
 800c344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c346:	2340      	movs	r3, #64	; 0x40
 800c348:	617b      	str	r3, [r7, #20]
 800c34a:	2300      	movs	r3, #0
 800c34c:	ac08      	add	r4, sp, #32
 800c34e:	6163      	str	r3, [r4, #20]
 800c350:	3320      	adds	r3, #32
 800c352:	7663      	strb	r3, [r4, #25]
 800c354:	3310      	adds	r3, #16
 800c356:	76a3      	strb	r3, [r4, #26]
 800c358:	9507      	str	r5, [sp, #28]
 800c35a:	0035      	movs	r5, r6
 800c35c:	782b      	ldrb	r3, [r5, #0]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d001      	beq.n	800c366 <_svfiprintf_r+0x52>
 800c362:	2b25      	cmp	r3, #37	; 0x25
 800c364:	d147      	bne.n	800c3f6 <_svfiprintf_r+0xe2>
 800c366:	1bab      	subs	r3, r5, r6
 800c368:	9305      	str	r3, [sp, #20]
 800c36a:	42b5      	cmp	r5, r6
 800c36c:	d00c      	beq.n	800c388 <_svfiprintf_r+0x74>
 800c36e:	0032      	movs	r2, r6
 800c370:	0039      	movs	r1, r7
 800c372:	9803      	ldr	r0, [sp, #12]
 800c374:	f7ff ff6c 	bl	800c250 <__ssputs_r>
 800c378:	1c43      	adds	r3, r0, #1
 800c37a:	d100      	bne.n	800c37e <_svfiprintf_r+0x6a>
 800c37c:	e0ae      	b.n	800c4dc <_svfiprintf_r+0x1c8>
 800c37e:	6962      	ldr	r2, [r4, #20]
 800c380:	9b05      	ldr	r3, [sp, #20]
 800c382:	4694      	mov	ip, r2
 800c384:	4463      	add	r3, ip
 800c386:	6163      	str	r3, [r4, #20]
 800c388:	782b      	ldrb	r3, [r5, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d100      	bne.n	800c390 <_svfiprintf_r+0x7c>
 800c38e:	e0a5      	b.n	800c4dc <_svfiprintf_r+0x1c8>
 800c390:	2201      	movs	r2, #1
 800c392:	2300      	movs	r3, #0
 800c394:	4252      	negs	r2, r2
 800c396:	6062      	str	r2, [r4, #4]
 800c398:	a904      	add	r1, sp, #16
 800c39a:	3254      	adds	r2, #84	; 0x54
 800c39c:	1852      	adds	r2, r2, r1
 800c39e:	1c6e      	adds	r6, r5, #1
 800c3a0:	6023      	str	r3, [r4, #0]
 800c3a2:	60e3      	str	r3, [r4, #12]
 800c3a4:	60a3      	str	r3, [r4, #8]
 800c3a6:	7013      	strb	r3, [r2, #0]
 800c3a8:	65a3      	str	r3, [r4, #88]	; 0x58
 800c3aa:	2205      	movs	r2, #5
 800c3ac:	7831      	ldrb	r1, [r6, #0]
 800c3ae:	4854      	ldr	r0, [pc, #336]	; (800c500 <_svfiprintf_r+0x1ec>)
 800c3b0:	f000 fa34 	bl	800c81c <memchr>
 800c3b4:	1c75      	adds	r5, r6, #1
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	d11f      	bne.n	800c3fa <_svfiprintf_r+0xe6>
 800c3ba:	6822      	ldr	r2, [r4, #0]
 800c3bc:	06d3      	lsls	r3, r2, #27
 800c3be:	d504      	bpl.n	800c3ca <_svfiprintf_r+0xb6>
 800c3c0:	2353      	movs	r3, #83	; 0x53
 800c3c2:	a904      	add	r1, sp, #16
 800c3c4:	185b      	adds	r3, r3, r1
 800c3c6:	2120      	movs	r1, #32
 800c3c8:	7019      	strb	r1, [r3, #0]
 800c3ca:	0713      	lsls	r3, r2, #28
 800c3cc:	d504      	bpl.n	800c3d8 <_svfiprintf_r+0xc4>
 800c3ce:	2353      	movs	r3, #83	; 0x53
 800c3d0:	a904      	add	r1, sp, #16
 800c3d2:	185b      	adds	r3, r3, r1
 800c3d4:	212b      	movs	r1, #43	; 0x2b
 800c3d6:	7019      	strb	r1, [r3, #0]
 800c3d8:	7833      	ldrb	r3, [r6, #0]
 800c3da:	2b2a      	cmp	r3, #42	; 0x2a
 800c3dc:	d016      	beq.n	800c40c <_svfiprintf_r+0xf8>
 800c3de:	0035      	movs	r5, r6
 800c3e0:	2100      	movs	r1, #0
 800c3e2:	200a      	movs	r0, #10
 800c3e4:	68e3      	ldr	r3, [r4, #12]
 800c3e6:	782a      	ldrb	r2, [r5, #0]
 800c3e8:	1c6e      	adds	r6, r5, #1
 800c3ea:	3a30      	subs	r2, #48	; 0x30
 800c3ec:	2a09      	cmp	r2, #9
 800c3ee:	d94e      	bls.n	800c48e <_svfiprintf_r+0x17a>
 800c3f0:	2900      	cmp	r1, #0
 800c3f2:	d111      	bne.n	800c418 <_svfiprintf_r+0x104>
 800c3f4:	e017      	b.n	800c426 <_svfiprintf_r+0x112>
 800c3f6:	3501      	adds	r5, #1
 800c3f8:	e7b0      	b.n	800c35c <_svfiprintf_r+0x48>
 800c3fa:	4b41      	ldr	r3, [pc, #260]	; (800c500 <_svfiprintf_r+0x1ec>)
 800c3fc:	6822      	ldr	r2, [r4, #0]
 800c3fe:	1ac0      	subs	r0, r0, r3
 800c400:	2301      	movs	r3, #1
 800c402:	4083      	lsls	r3, r0
 800c404:	4313      	orrs	r3, r2
 800c406:	002e      	movs	r6, r5
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	e7ce      	b.n	800c3aa <_svfiprintf_r+0x96>
 800c40c:	9b07      	ldr	r3, [sp, #28]
 800c40e:	1d19      	adds	r1, r3, #4
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	9107      	str	r1, [sp, #28]
 800c414:	2b00      	cmp	r3, #0
 800c416:	db01      	blt.n	800c41c <_svfiprintf_r+0x108>
 800c418:	930b      	str	r3, [sp, #44]	; 0x2c
 800c41a:	e004      	b.n	800c426 <_svfiprintf_r+0x112>
 800c41c:	425b      	negs	r3, r3
 800c41e:	60e3      	str	r3, [r4, #12]
 800c420:	2302      	movs	r3, #2
 800c422:	4313      	orrs	r3, r2
 800c424:	6023      	str	r3, [r4, #0]
 800c426:	782b      	ldrb	r3, [r5, #0]
 800c428:	2b2e      	cmp	r3, #46	; 0x2e
 800c42a:	d10a      	bne.n	800c442 <_svfiprintf_r+0x12e>
 800c42c:	786b      	ldrb	r3, [r5, #1]
 800c42e:	2b2a      	cmp	r3, #42	; 0x2a
 800c430:	d135      	bne.n	800c49e <_svfiprintf_r+0x18a>
 800c432:	9b07      	ldr	r3, [sp, #28]
 800c434:	3502      	adds	r5, #2
 800c436:	1d1a      	adds	r2, r3, #4
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	9207      	str	r2, [sp, #28]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	db2b      	blt.n	800c498 <_svfiprintf_r+0x184>
 800c440:	9309      	str	r3, [sp, #36]	; 0x24
 800c442:	4e30      	ldr	r6, [pc, #192]	; (800c504 <_svfiprintf_r+0x1f0>)
 800c444:	2203      	movs	r2, #3
 800c446:	0030      	movs	r0, r6
 800c448:	7829      	ldrb	r1, [r5, #0]
 800c44a:	f000 f9e7 	bl	800c81c <memchr>
 800c44e:	2800      	cmp	r0, #0
 800c450:	d006      	beq.n	800c460 <_svfiprintf_r+0x14c>
 800c452:	2340      	movs	r3, #64	; 0x40
 800c454:	1b80      	subs	r0, r0, r6
 800c456:	4083      	lsls	r3, r0
 800c458:	6822      	ldr	r2, [r4, #0]
 800c45a:	3501      	adds	r5, #1
 800c45c:	4313      	orrs	r3, r2
 800c45e:	6023      	str	r3, [r4, #0]
 800c460:	7829      	ldrb	r1, [r5, #0]
 800c462:	2206      	movs	r2, #6
 800c464:	4828      	ldr	r0, [pc, #160]	; (800c508 <_svfiprintf_r+0x1f4>)
 800c466:	1c6e      	adds	r6, r5, #1
 800c468:	7621      	strb	r1, [r4, #24]
 800c46a:	f000 f9d7 	bl	800c81c <memchr>
 800c46e:	2800      	cmp	r0, #0
 800c470:	d03c      	beq.n	800c4ec <_svfiprintf_r+0x1d8>
 800c472:	4b26      	ldr	r3, [pc, #152]	; (800c50c <_svfiprintf_r+0x1f8>)
 800c474:	2b00      	cmp	r3, #0
 800c476:	d125      	bne.n	800c4c4 <_svfiprintf_r+0x1b0>
 800c478:	2207      	movs	r2, #7
 800c47a:	9b07      	ldr	r3, [sp, #28]
 800c47c:	3307      	adds	r3, #7
 800c47e:	4393      	bics	r3, r2
 800c480:	3308      	adds	r3, #8
 800c482:	9307      	str	r3, [sp, #28]
 800c484:	6963      	ldr	r3, [r4, #20]
 800c486:	9a04      	ldr	r2, [sp, #16]
 800c488:	189b      	adds	r3, r3, r2
 800c48a:	6163      	str	r3, [r4, #20]
 800c48c:	e765      	b.n	800c35a <_svfiprintf_r+0x46>
 800c48e:	4343      	muls	r3, r0
 800c490:	0035      	movs	r5, r6
 800c492:	2101      	movs	r1, #1
 800c494:	189b      	adds	r3, r3, r2
 800c496:	e7a6      	b.n	800c3e6 <_svfiprintf_r+0xd2>
 800c498:	2301      	movs	r3, #1
 800c49a:	425b      	negs	r3, r3
 800c49c:	e7d0      	b.n	800c440 <_svfiprintf_r+0x12c>
 800c49e:	2300      	movs	r3, #0
 800c4a0:	200a      	movs	r0, #10
 800c4a2:	001a      	movs	r2, r3
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	6063      	str	r3, [r4, #4]
 800c4a8:	7829      	ldrb	r1, [r5, #0]
 800c4aa:	1c6e      	adds	r6, r5, #1
 800c4ac:	3930      	subs	r1, #48	; 0x30
 800c4ae:	2909      	cmp	r1, #9
 800c4b0:	d903      	bls.n	800c4ba <_svfiprintf_r+0x1a6>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d0c5      	beq.n	800c442 <_svfiprintf_r+0x12e>
 800c4b6:	9209      	str	r2, [sp, #36]	; 0x24
 800c4b8:	e7c3      	b.n	800c442 <_svfiprintf_r+0x12e>
 800c4ba:	4342      	muls	r2, r0
 800c4bc:	0035      	movs	r5, r6
 800c4be:	2301      	movs	r3, #1
 800c4c0:	1852      	adds	r2, r2, r1
 800c4c2:	e7f1      	b.n	800c4a8 <_svfiprintf_r+0x194>
 800c4c4:	ab07      	add	r3, sp, #28
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	003a      	movs	r2, r7
 800c4ca:	0021      	movs	r1, r4
 800c4cc:	4b10      	ldr	r3, [pc, #64]	; (800c510 <_svfiprintf_r+0x1fc>)
 800c4ce:	9803      	ldr	r0, [sp, #12]
 800c4d0:	e000      	b.n	800c4d4 <_svfiprintf_r+0x1c0>
 800c4d2:	bf00      	nop
 800c4d4:	9004      	str	r0, [sp, #16]
 800c4d6:	9b04      	ldr	r3, [sp, #16]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	d1d3      	bne.n	800c484 <_svfiprintf_r+0x170>
 800c4dc:	89bb      	ldrh	r3, [r7, #12]
 800c4de:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c4e0:	065b      	lsls	r3, r3, #25
 800c4e2:	d400      	bmi.n	800c4e6 <_svfiprintf_r+0x1d2>
 800c4e4:	e72d      	b.n	800c342 <_svfiprintf_r+0x2e>
 800c4e6:	2001      	movs	r0, #1
 800c4e8:	4240      	negs	r0, r0
 800c4ea:	e72a      	b.n	800c342 <_svfiprintf_r+0x2e>
 800c4ec:	ab07      	add	r3, sp, #28
 800c4ee:	9300      	str	r3, [sp, #0]
 800c4f0:	003a      	movs	r2, r7
 800c4f2:	0021      	movs	r1, r4
 800c4f4:	4b06      	ldr	r3, [pc, #24]	; (800c510 <_svfiprintf_r+0x1fc>)
 800c4f6:	9803      	ldr	r0, [sp, #12]
 800c4f8:	f000 f87c 	bl	800c5f4 <_printf_i>
 800c4fc:	e7ea      	b.n	800c4d4 <_svfiprintf_r+0x1c0>
 800c4fe:	46c0      	nop			; (mov r8, r8)
 800c500:	0800d6a9 	.word	0x0800d6a9
 800c504:	0800d6af 	.word	0x0800d6af
 800c508:	0800d6b3 	.word	0x0800d6b3
 800c50c:	00000000 	.word	0x00000000
 800c510:	0800c251 	.word	0x0800c251

0800c514 <_printf_common>:
 800c514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c516:	0015      	movs	r5, r2
 800c518:	9301      	str	r3, [sp, #4]
 800c51a:	688a      	ldr	r2, [r1, #8]
 800c51c:	690b      	ldr	r3, [r1, #16]
 800c51e:	000c      	movs	r4, r1
 800c520:	9000      	str	r0, [sp, #0]
 800c522:	4293      	cmp	r3, r2
 800c524:	da00      	bge.n	800c528 <_printf_common+0x14>
 800c526:	0013      	movs	r3, r2
 800c528:	0022      	movs	r2, r4
 800c52a:	602b      	str	r3, [r5, #0]
 800c52c:	3243      	adds	r2, #67	; 0x43
 800c52e:	7812      	ldrb	r2, [r2, #0]
 800c530:	2a00      	cmp	r2, #0
 800c532:	d001      	beq.n	800c538 <_printf_common+0x24>
 800c534:	3301      	adds	r3, #1
 800c536:	602b      	str	r3, [r5, #0]
 800c538:	6823      	ldr	r3, [r4, #0]
 800c53a:	069b      	lsls	r3, r3, #26
 800c53c:	d502      	bpl.n	800c544 <_printf_common+0x30>
 800c53e:	682b      	ldr	r3, [r5, #0]
 800c540:	3302      	adds	r3, #2
 800c542:	602b      	str	r3, [r5, #0]
 800c544:	6822      	ldr	r2, [r4, #0]
 800c546:	2306      	movs	r3, #6
 800c548:	0017      	movs	r7, r2
 800c54a:	401f      	ands	r7, r3
 800c54c:	421a      	tst	r2, r3
 800c54e:	d027      	beq.n	800c5a0 <_printf_common+0x8c>
 800c550:	0023      	movs	r3, r4
 800c552:	3343      	adds	r3, #67	; 0x43
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	1e5a      	subs	r2, r3, #1
 800c558:	4193      	sbcs	r3, r2
 800c55a:	6822      	ldr	r2, [r4, #0]
 800c55c:	0692      	lsls	r2, r2, #26
 800c55e:	d430      	bmi.n	800c5c2 <_printf_common+0xae>
 800c560:	0022      	movs	r2, r4
 800c562:	9901      	ldr	r1, [sp, #4]
 800c564:	9800      	ldr	r0, [sp, #0]
 800c566:	9e08      	ldr	r6, [sp, #32]
 800c568:	3243      	adds	r2, #67	; 0x43
 800c56a:	47b0      	blx	r6
 800c56c:	1c43      	adds	r3, r0, #1
 800c56e:	d025      	beq.n	800c5bc <_printf_common+0xa8>
 800c570:	2306      	movs	r3, #6
 800c572:	6820      	ldr	r0, [r4, #0]
 800c574:	682a      	ldr	r2, [r5, #0]
 800c576:	68e1      	ldr	r1, [r4, #12]
 800c578:	2500      	movs	r5, #0
 800c57a:	4003      	ands	r3, r0
 800c57c:	2b04      	cmp	r3, #4
 800c57e:	d103      	bne.n	800c588 <_printf_common+0x74>
 800c580:	1a8d      	subs	r5, r1, r2
 800c582:	43eb      	mvns	r3, r5
 800c584:	17db      	asrs	r3, r3, #31
 800c586:	401d      	ands	r5, r3
 800c588:	68a3      	ldr	r3, [r4, #8]
 800c58a:	6922      	ldr	r2, [r4, #16]
 800c58c:	4293      	cmp	r3, r2
 800c58e:	dd01      	ble.n	800c594 <_printf_common+0x80>
 800c590:	1a9b      	subs	r3, r3, r2
 800c592:	18ed      	adds	r5, r5, r3
 800c594:	2700      	movs	r7, #0
 800c596:	42bd      	cmp	r5, r7
 800c598:	d120      	bne.n	800c5dc <_printf_common+0xc8>
 800c59a:	2000      	movs	r0, #0
 800c59c:	e010      	b.n	800c5c0 <_printf_common+0xac>
 800c59e:	3701      	adds	r7, #1
 800c5a0:	68e3      	ldr	r3, [r4, #12]
 800c5a2:	682a      	ldr	r2, [r5, #0]
 800c5a4:	1a9b      	subs	r3, r3, r2
 800c5a6:	42bb      	cmp	r3, r7
 800c5a8:	ddd2      	ble.n	800c550 <_printf_common+0x3c>
 800c5aa:	0022      	movs	r2, r4
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	9901      	ldr	r1, [sp, #4]
 800c5b0:	9800      	ldr	r0, [sp, #0]
 800c5b2:	9e08      	ldr	r6, [sp, #32]
 800c5b4:	3219      	adds	r2, #25
 800c5b6:	47b0      	blx	r6
 800c5b8:	1c43      	adds	r3, r0, #1
 800c5ba:	d1f0      	bne.n	800c59e <_printf_common+0x8a>
 800c5bc:	2001      	movs	r0, #1
 800c5be:	4240      	negs	r0, r0
 800c5c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c5c2:	2030      	movs	r0, #48	; 0x30
 800c5c4:	18e1      	adds	r1, r4, r3
 800c5c6:	3143      	adds	r1, #67	; 0x43
 800c5c8:	7008      	strb	r0, [r1, #0]
 800c5ca:	0021      	movs	r1, r4
 800c5cc:	1c5a      	adds	r2, r3, #1
 800c5ce:	3145      	adds	r1, #69	; 0x45
 800c5d0:	7809      	ldrb	r1, [r1, #0]
 800c5d2:	18a2      	adds	r2, r4, r2
 800c5d4:	3243      	adds	r2, #67	; 0x43
 800c5d6:	3302      	adds	r3, #2
 800c5d8:	7011      	strb	r1, [r2, #0]
 800c5da:	e7c1      	b.n	800c560 <_printf_common+0x4c>
 800c5dc:	0022      	movs	r2, r4
 800c5de:	2301      	movs	r3, #1
 800c5e0:	9901      	ldr	r1, [sp, #4]
 800c5e2:	9800      	ldr	r0, [sp, #0]
 800c5e4:	9e08      	ldr	r6, [sp, #32]
 800c5e6:	321a      	adds	r2, #26
 800c5e8:	47b0      	blx	r6
 800c5ea:	1c43      	adds	r3, r0, #1
 800c5ec:	d0e6      	beq.n	800c5bc <_printf_common+0xa8>
 800c5ee:	3701      	adds	r7, #1
 800c5f0:	e7d1      	b.n	800c596 <_printf_common+0x82>
	...

0800c5f4 <_printf_i>:
 800c5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5f6:	b08b      	sub	sp, #44	; 0x2c
 800c5f8:	9206      	str	r2, [sp, #24]
 800c5fa:	000a      	movs	r2, r1
 800c5fc:	3243      	adds	r2, #67	; 0x43
 800c5fe:	9307      	str	r3, [sp, #28]
 800c600:	9005      	str	r0, [sp, #20]
 800c602:	9204      	str	r2, [sp, #16]
 800c604:	7e0a      	ldrb	r2, [r1, #24]
 800c606:	000c      	movs	r4, r1
 800c608:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c60a:	2a78      	cmp	r2, #120	; 0x78
 800c60c:	d807      	bhi.n	800c61e <_printf_i+0x2a>
 800c60e:	2a62      	cmp	r2, #98	; 0x62
 800c610:	d809      	bhi.n	800c626 <_printf_i+0x32>
 800c612:	2a00      	cmp	r2, #0
 800c614:	d100      	bne.n	800c618 <_printf_i+0x24>
 800c616:	e0c1      	b.n	800c79c <_printf_i+0x1a8>
 800c618:	2a58      	cmp	r2, #88	; 0x58
 800c61a:	d100      	bne.n	800c61e <_printf_i+0x2a>
 800c61c:	e08c      	b.n	800c738 <_printf_i+0x144>
 800c61e:	0026      	movs	r6, r4
 800c620:	3642      	adds	r6, #66	; 0x42
 800c622:	7032      	strb	r2, [r6, #0]
 800c624:	e022      	b.n	800c66c <_printf_i+0x78>
 800c626:	0010      	movs	r0, r2
 800c628:	3863      	subs	r0, #99	; 0x63
 800c62a:	2815      	cmp	r0, #21
 800c62c:	d8f7      	bhi.n	800c61e <_printf_i+0x2a>
 800c62e:	f7f6 f973 	bl	8002918 <__gnu_thumb1_case_shi>
 800c632:	0016      	.short	0x0016
 800c634:	fff6001f 	.word	0xfff6001f
 800c638:	fff6fff6 	.word	0xfff6fff6
 800c63c:	001ffff6 	.word	0x001ffff6
 800c640:	fff6fff6 	.word	0xfff6fff6
 800c644:	fff6fff6 	.word	0xfff6fff6
 800c648:	003600a8 	.word	0x003600a8
 800c64c:	fff6009a 	.word	0xfff6009a
 800c650:	00b9fff6 	.word	0x00b9fff6
 800c654:	0036fff6 	.word	0x0036fff6
 800c658:	fff6fff6 	.word	0xfff6fff6
 800c65c:	009e      	.short	0x009e
 800c65e:	0026      	movs	r6, r4
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	3642      	adds	r6, #66	; 0x42
 800c664:	1d11      	adds	r1, r2, #4
 800c666:	6019      	str	r1, [r3, #0]
 800c668:	6813      	ldr	r3, [r2, #0]
 800c66a:	7033      	strb	r3, [r6, #0]
 800c66c:	2301      	movs	r3, #1
 800c66e:	e0a7      	b.n	800c7c0 <_printf_i+0x1cc>
 800c670:	6808      	ldr	r0, [r1, #0]
 800c672:	6819      	ldr	r1, [r3, #0]
 800c674:	1d0a      	adds	r2, r1, #4
 800c676:	0605      	lsls	r5, r0, #24
 800c678:	d50b      	bpl.n	800c692 <_printf_i+0x9e>
 800c67a:	680d      	ldr	r5, [r1, #0]
 800c67c:	601a      	str	r2, [r3, #0]
 800c67e:	2d00      	cmp	r5, #0
 800c680:	da03      	bge.n	800c68a <_printf_i+0x96>
 800c682:	232d      	movs	r3, #45	; 0x2d
 800c684:	9a04      	ldr	r2, [sp, #16]
 800c686:	426d      	negs	r5, r5
 800c688:	7013      	strb	r3, [r2, #0]
 800c68a:	4b61      	ldr	r3, [pc, #388]	; (800c810 <_printf_i+0x21c>)
 800c68c:	270a      	movs	r7, #10
 800c68e:	9303      	str	r3, [sp, #12]
 800c690:	e01b      	b.n	800c6ca <_printf_i+0xd6>
 800c692:	680d      	ldr	r5, [r1, #0]
 800c694:	601a      	str	r2, [r3, #0]
 800c696:	0641      	lsls	r1, r0, #25
 800c698:	d5f1      	bpl.n	800c67e <_printf_i+0x8a>
 800c69a:	b22d      	sxth	r5, r5
 800c69c:	e7ef      	b.n	800c67e <_printf_i+0x8a>
 800c69e:	680d      	ldr	r5, [r1, #0]
 800c6a0:	6819      	ldr	r1, [r3, #0]
 800c6a2:	1d08      	adds	r0, r1, #4
 800c6a4:	6018      	str	r0, [r3, #0]
 800c6a6:	062e      	lsls	r6, r5, #24
 800c6a8:	d501      	bpl.n	800c6ae <_printf_i+0xba>
 800c6aa:	680d      	ldr	r5, [r1, #0]
 800c6ac:	e003      	b.n	800c6b6 <_printf_i+0xc2>
 800c6ae:	066d      	lsls	r5, r5, #25
 800c6b0:	d5fb      	bpl.n	800c6aa <_printf_i+0xb6>
 800c6b2:	680d      	ldr	r5, [r1, #0]
 800c6b4:	b2ad      	uxth	r5, r5
 800c6b6:	4b56      	ldr	r3, [pc, #344]	; (800c810 <_printf_i+0x21c>)
 800c6b8:	2708      	movs	r7, #8
 800c6ba:	9303      	str	r3, [sp, #12]
 800c6bc:	2a6f      	cmp	r2, #111	; 0x6f
 800c6be:	d000      	beq.n	800c6c2 <_printf_i+0xce>
 800c6c0:	3702      	adds	r7, #2
 800c6c2:	0023      	movs	r3, r4
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	3343      	adds	r3, #67	; 0x43
 800c6c8:	701a      	strb	r2, [r3, #0]
 800c6ca:	6863      	ldr	r3, [r4, #4]
 800c6cc:	60a3      	str	r3, [r4, #8]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	db03      	blt.n	800c6da <_printf_i+0xe6>
 800c6d2:	2204      	movs	r2, #4
 800c6d4:	6821      	ldr	r1, [r4, #0]
 800c6d6:	4391      	bics	r1, r2
 800c6d8:	6021      	str	r1, [r4, #0]
 800c6da:	2d00      	cmp	r5, #0
 800c6dc:	d102      	bne.n	800c6e4 <_printf_i+0xf0>
 800c6de:	9e04      	ldr	r6, [sp, #16]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00c      	beq.n	800c6fe <_printf_i+0x10a>
 800c6e4:	9e04      	ldr	r6, [sp, #16]
 800c6e6:	0028      	movs	r0, r5
 800c6e8:	0039      	movs	r1, r7
 800c6ea:	f7f6 f9a5 	bl	8002a38 <__aeabi_uidivmod>
 800c6ee:	9b03      	ldr	r3, [sp, #12]
 800c6f0:	3e01      	subs	r6, #1
 800c6f2:	5c5b      	ldrb	r3, [r3, r1]
 800c6f4:	7033      	strb	r3, [r6, #0]
 800c6f6:	002b      	movs	r3, r5
 800c6f8:	0005      	movs	r5, r0
 800c6fa:	429f      	cmp	r7, r3
 800c6fc:	d9f3      	bls.n	800c6e6 <_printf_i+0xf2>
 800c6fe:	2f08      	cmp	r7, #8
 800c700:	d109      	bne.n	800c716 <_printf_i+0x122>
 800c702:	6823      	ldr	r3, [r4, #0]
 800c704:	07db      	lsls	r3, r3, #31
 800c706:	d506      	bpl.n	800c716 <_printf_i+0x122>
 800c708:	6863      	ldr	r3, [r4, #4]
 800c70a:	6922      	ldr	r2, [r4, #16]
 800c70c:	4293      	cmp	r3, r2
 800c70e:	dc02      	bgt.n	800c716 <_printf_i+0x122>
 800c710:	2330      	movs	r3, #48	; 0x30
 800c712:	3e01      	subs	r6, #1
 800c714:	7033      	strb	r3, [r6, #0]
 800c716:	9b04      	ldr	r3, [sp, #16]
 800c718:	1b9b      	subs	r3, r3, r6
 800c71a:	6123      	str	r3, [r4, #16]
 800c71c:	9b07      	ldr	r3, [sp, #28]
 800c71e:	0021      	movs	r1, r4
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	9805      	ldr	r0, [sp, #20]
 800c724:	9b06      	ldr	r3, [sp, #24]
 800c726:	aa09      	add	r2, sp, #36	; 0x24
 800c728:	f7ff fef4 	bl	800c514 <_printf_common>
 800c72c:	1c43      	adds	r3, r0, #1
 800c72e:	d14c      	bne.n	800c7ca <_printf_i+0x1d6>
 800c730:	2001      	movs	r0, #1
 800c732:	4240      	negs	r0, r0
 800c734:	b00b      	add	sp, #44	; 0x2c
 800c736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c738:	3145      	adds	r1, #69	; 0x45
 800c73a:	700a      	strb	r2, [r1, #0]
 800c73c:	4a34      	ldr	r2, [pc, #208]	; (800c810 <_printf_i+0x21c>)
 800c73e:	9203      	str	r2, [sp, #12]
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	6821      	ldr	r1, [r4, #0]
 800c744:	ca20      	ldmia	r2!, {r5}
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	0608      	lsls	r0, r1, #24
 800c74a:	d516      	bpl.n	800c77a <_printf_i+0x186>
 800c74c:	07cb      	lsls	r3, r1, #31
 800c74e:	d502      	bpl.n	800c756 <_printf_i+0x162>
 800c750:	2320      	movs	r3, #32
 800c752:	4319      	orrs	r1, r3
 800c754:	6021      	str	r1, [r4, #0]
 800c756:	2710      	movs	r7, #16
 800c758:	2d00      	cmp	r5, #0
 800c75a:	d1b2      	bne.n	800c6c2 <_printf_i+0xce>
 800c75c:	2320      	movs	r3, #32
 800c75e:	6822      	ldr	r2, [r4, #0]
 800c760:	439a      	bics	r2, r3
 800c762:	6022      	str	r2, [r4, #0]
 800c764:	e7ad      	b.n	800c6c2 <_printf_i+0xce>
 800c766:	2220      	movs	r2, #32
 800c768:	6809      	ldr	r1, [r1, #0]
 800c76a:	430a      	orrs	r2, r1
 800c76c:	6022      	str	r2, [r4, #0]
 800c76e:	0022      	movs	r2, r4
 800c770:	2178      	movs	r1, #120	; 0x78
 800c772:	3245      	adds	r2, #69	; 0x45
 800c774:	7011      	strb	r1, [r2, #0]
 800c776:	4a27      	ldr	r2, [pc, #156]	; (800c814 <_printf_i+0x220>)
 800c778:	e7e1      	b.n	800c73e <_printf_i+0x14a>
 800c77a:	0648      	lsls	r0, r1, #25
 800c77c:	d5e6      	bpl.n	800c74c <_printf_i+0x158>
 800c77e:	b2ad      	uxth	r5, r5
 800c780:	e7e4      	b.n	800c74c <_printf_i+0x158>
 800c782:	681a      	ldr	r2, [r3, #0]
 800c784:	680d      	ldr	r5, [r1, #0]
 800c786:	1d10      	adds	r0, r2, #4
 800c788:	6949      	ldr	r1, [r1, #20]
 800c78a:	6018      	str	r0, [r3, #0]
 800c78c:	6813      	ldr	r3, [r2, #0]
 800c78e:	062e      	lsls	r6, r5, #24
 800c790:	d501      	bpl.n	800c796 <_printf_i+0x1a2>
 800c792:	6019      	str	r1, [r3, #0]
 800c794:	e002      	b.n	800c79c <_printf_i+0x1a8>
 800c796:	066d      	lsls	r5, r5, #25
 800c798:	d5fb      	bpl.n	800c792 <_printf_i+0x19e>
 800c79a:	8019      	strh	r1, [r3, #0]
 800c79c:	2300      	movs	r3, #0
 800c79e:	9e04      	ldr	r6, [sp, #16]
 800c7a0:	6123      	str	r3, [r4, #16]
 800c7a2:	e7bb      	b.n	800c71c <_printf_i+0x128>
 800c7a4:	681a      	ldr	r2, [r3, #0]
 800c7a6:	1d11      	adds	r1, r2, #4
 800c7a8:	6019      	str	r1, [r3, #0]
 800c7aa:	6816      	ldr	r6, [r2, #0]
 800c7ac:	2100      	movs	r1, #0
 800c7ae:	0030      	movs	r0, r6
 800c7b0:	6862      	ldr	r2, [r4, #4]
 800c7b2:	f000 f833 	bl	800c81c <memchr>
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	d001      	beq.n	800c7be <_printf_i+0x1ca>
 800c7ba:	1b80      	subs	r0, r0, r6
 800c7bc:	6060      	str	r0, [r4, #4]
 800c7be:	6863      	ldr	r3, [r4, #4]
 800c7c0:	6123      	str	r3, [r4, #16]
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	9a04      	ldr	r2, [sp, #16]
 800c7c6:	7013      	strb	r3, [r2, #0]
 800c7c8:	e7a8      	b.n	800c71c <_printf_i+0x128>
 800c7ca:	6923      	ldr	r3, [r4, #16]
 800c7cc:	0032      	movs	r2, r6
 800c7ce:	9906      	ldr	r1, [sp, #24]
 800c7d0:	9805      	ldr	r0, [sp, #20]
 800c7d2:	9d07      	ldr	r5, [sp, #28]
 800c7d4:	47a8      	blx	r5
 800c7d6:	1c43      	adds	r3, r0, #1
 800c7d8:	d0aa      	beq.n	800c730 <_printf_i+0x13c>
 800c7da:	6823      	ldr	r3, [r4, #0]
 800c7dc:	079b      	lsls	r3, r3, #30
 800c7de:	d415      	bmi.n	800c80c <_printf_i+0x218>
 800c7e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7e2:	68e0      	ldr	r0, [r4, #12]
 800c7e4:	4298      	cmp	r0, r3
 800c7e6:	daa5      	bge.n	800c734 <_printf_i+0x140>
 800c7e8:	0018      	movs	r0, r3
 800c7ea:	e7a3      	b.n	800c734 <_printf_i+0x140>
 800c7ec:	0022      	movs	r2, r4
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	9906      	ldr	r1, [sp, #24]
 800c7f2:	9805      	ldr	r0, [sp, #20]
 800c7f4:	9e07      	ldr	r6, [sp, #28]
 800c7f6:	3219      	adds	r2, #25
 800c7f8:	47b0      	blx	r6
 800c7fa:	1c43      	adds	r3, r0, #1
 800c7fc:	d098      	beq.n	800c730 <_printf_i+0x13c>
 800c7fe:	3501      	adds	r5, #1
 800c800:	68e3      	ldr	r3, [r4, #12]
 800c802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c804:	1a9b      	subs	r3, r3, r2
 800c806:	42ab      	cmp	r3, r5
 800c808:	dcf0      	bgt.n	800c7ec <_printf_i+0x1f8>
 800c80a:	e7e9      	b.n	800c7e0 <_printf_i+0x1ec>
 800c80c:	2500      	movs	r5, #0
 800c80e:	e7f7      	b.n	800c800 <_printf_i+0x20c>
 800c810:	0800d6ba 	.word	0x0800d6ba
 800c814:	0800d6cb 	.word	0x0800d6cb

0800c818 <__retarget_lock_acquire_recursive>:
 800c818:	4770      	bx	lr

0800c81a <__retarget_lock_release_recursive>:
 800c81a:	4770      	bx	lr

0800c81c <memchr>:
 800c81c:	b2c9      	uxtb	r1, r1
 800c81e:	1882      	adds	r2, r0, r2
 800c820:	4290      	cmp	r0, r2
 800c822:	d101      	bne.n	800c828 <memchr+0xc>
 800c824:	2000      	movs	r0, #0
 800c826:	4770      	bx	lr
 800c828:	7803      	ldrb	r3, [r0, #0]
 800c82a:	428b      	cmp	r3, r1
 800c82c:	d0fb      	beq.n	800c826 <memchr+0xa>
 800c82e:	3001      	adds	r0, #1
 800c830:	e7f6      	b.n	800c820 <memchr+0x4>

0800c832 <memmove>:
 800c832:	b510      	push	{r4, lr}
 800c834:	4288      	cmp	r0, r1
 800c836:	d902      	bls.n	800c83e <memmove+0xc>
 800c838:	188b      	adds	r3, r1, r2
 800c83a:	4298      	cmp	r0, r3
 800c83c:	d303      	bcc.n	800c846 <memmove+0x14>
 800c83e:	2300      	movs	r3, #0
 800c840:	e007      	b.n	800c852 <memmove+0x20>
 800c842:	5c8b      	ldrb	r3, [r1, r2]
 800c844:	5483      	strb	r3, [r0, r2]
 800c846:	3a01      	subs	r2, #1
 800c848:	d2fb      	bcs.n	800c842 <memmove+0x10>
 800c84a:	bd10      	pop	{r4, pc}
 800c84c:	5ccc      	ldrb	r4, [r1, r3]
 800c84e:	54c4      	strb	r4, [r0, r3]
 800c850:	3301      	adds	r3, #1
 800c852:	429a      	cmp	r2, r3
 800c854:	d1fa      	bne.n	800c84c <memmove+0x1a>
 800c856:	e7f8      	b.n	800c84a <memmove+0x18>

0800c858 <_realloc_r>:
 800c858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c85a:	0007      	movs	r7, r0
 800c85c:	000e      	movs	r6, r1
 800c85e:	0014      	movs	r4, r2
 800c860:	2900      	cmp	r1, #0
 800c862:	d105      	bne.n	800c870 <_realloc_r+0x18>
 800c864:	0011      	movs	r1, r2
 800c866:	f7ff fb6d 	bl	800bf44 <_malloc_r>
 800c86a:	0005      	movs	r5, r0
 800c86c:	0028      	movs	r0, r5
 800c86e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c870:	2a00      	cmp	r2, #0
 800c872:	d103      	bne.n	800c87c <_realloc_r+0x24>
 800c874:	f7ff fafa 	bl	800be6c <_free_r>
 800c878:	0025      	movs	r5, r4
 800c87a:	e7f7      	b.n	800c86c <_realloc_r+0x14>
 800c87c:	f000 f81b 	bl	800c8b6 <_malloc_usable_size_r>
 800c880:	9001      	str	r0, [sp, #4]
 800c882:	4284      	cmp	r4, r0
 800c884:	d803      	bhi.n	800c88e <_realloc_r+0x36>
 800c886:	0035      	movs	r5, r6
 800c888:	0843      	lsrs	r3, r0, #1
 800c88a:	42a3      	cmp	r3, r4
 800c88c:	d3ee      	bcc.n	800c86c <_realloc_r+0x14>
 800c88e:	0021      	movs	r1, r4
 800c890:	0038      	movs	r0, r7
 800c892:	f7ff fb57 	bl	800bf44 <_malloc_r>
 800c896:	1e05      	subs	r5, r0, #0
 800c898:	d0e8      	beq.n	800c86c <_realloc_r+0x14>
 800c89a:	9b01      	ldr	r3, [sp, #4]
 800c89c:	0022      	movs	r2, r4
 800c89e:	429c      	cmp	r4, r3
 800c8a0:	d900      	bls.n	800c8a4 <_realloc_r+0x4c>
 800c8a2:	001a      	movs	r2, r3
 800c8a4:	0031      	movs	r1, r6
 800c8a6:	0028      	movs	r0, r5
 800c8a8:	f7ff face 	bl	800be48 <memcpy>
 800c8ac:	0031      	movs	r1, r6
 800c8ae:	0038      	movs	r0, r7
 800c8b0:	f7ff fadc 	bl	800be6c <_free_r>
 800c8b4:	e7da      	b.n	800c86c <_realloc_r+0x14>

0800c8b6 <_malloc_usable_size_r>:
 800c8b6:	1f0b      	subs	r3, r1, #4
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	1f18      	subs	r0, r3, #4
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	da01      	bge.n	800c8c4 <_malloc_usable_size_r+0xe>
 800c8c0:	580b      	ldr	r3, [r1, r0]
 800c8c2:	18c0      	adds	r0, r0, r3
 800c8c4:	4770      	bx	lr
	...

0800c8c8 <atan>:
 800c8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8ca:	4b98      	ldr	r3, [pc, #608]	; (800cb2c <atan+0x264>)
 800c8cc:	b085      	sub	sp, #20
 800c8ce:	004e      	lsls	r6, r1, #1
 800c8d0:	0004      	movs	r4, r0
 800c8d2:	000d      	movs	r5, r1
 800c8d4:	9103      	str	r1, [sp, #12]
 800c8d6:	0876      	lsrs	r6, r6, #1
 800c8d8:	429e      	cmp	r6, r3
 800c8da:	dd18      	ble.n	800c90e <atan+0x46>
 800c8dc:	4b94      	ldr	r3, [pc, #592]	; (800cb30 <atan+0x268>)
 800c8de:	429e      	cmp	r6, r3
 800c8e0:	dc02      	bgt.n	800c8e8 <atan+0x20>
 800c8e2:	d10a      	bne.n	800c8fa <atan+0x32>
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	d008      	beq.n	800c8fa <atan+0x32>
 800c8e8:	0022      	movs	r2, r4
 800c8ea:	002b      	movs	r3, r5
 800c8ec:	0020      	movs	r0, r4
 800c8ee:	0029      	movs	r1, r5
 800c8f0:	f7f7 f840 	bl	8003974 <__aeabi_dadd>
 800c8f4:	0004      	movs	r4, r0
 800c8f6:	000d      	movs	r5, r1
 800c8f8:	e005      	b.n	800c906 <atan+0x3e>
 800c8fa:	9b03      	ldr	r3, [sp, #12]
 800c8fc:	4c8d      	ldr	r4, [pc, #564]	; (800cb34 <atan+0x26c>)
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	dd00      	ble.n	800c904 <atan+0x3c>
 800c902:	e110      	b.n	800cb26 <atan+0x25e>
 800c904:	4d8c      	ldr	r5, [pc, #560]	; (800cb38 <atan+0x270>)
 800c906:	0020      	movs	r0, r4
 800c908:	0029      	movs	r1, r5
 800c90a:	b005      	add	sp, #20
 800c90c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c90e:	4b8b      	ldr	r3, [pc, #556]	; (800cb3c <atan+0x274>)
 800c910:	429e      	cmp	r6, r3
 800c912:	dc0f      	bgt.n	800c934 <atan+0x6c>
 800c914:	4b8a      	ldr	r3, [pc, #552]	; (800cb40 <atan+0x278>)
 800c916:	429e      	cmp	r6, r3
 800c918:	dc09      	bgt.n	800c92e <atan+0x66>
 800c91a:	4a8a      	ldr	r2, [pc, #552]	; (800cb44 <atan+0x27c>)
 800c91c:	4b8a      	ldr	r3, [pc, #552]	; (800cb48 <atan+0x280>)
 800c91e:	f7f7 f829 	bl	8003974 <__aeabi_dadd>
 800c922:	2200      	movs	r2, #0
 800c924:	4b89      	ldr	r3, [pc, #548]	; (800cb4c <atan+0x284>)
 800c926:	f7f6 f9a1 	bl	8002c6c <__aeabi_dcmpgt>
 800c92a:	2800      	cmp	r0, #0
 800c92c:	d1eb      	bne.n	800c906 <atan+0x3e>
 800c92e:	2301      	movs	r3, #1
 800c930:	425b      	negs	r3, r3
 800c932:	e025      	b.n	800c980 <atan+0xb8>
 800c934:	f000 f948 	bl	800cbc8 <fabs>
 800c938:	4b85      	ldr	r3, [pc, #532]	; (800cb50 <atan+0x288>)
 800c93a:	0004      	movs	r4, r0
 800c93c:	000d      	movs	r5, r1
 800c93e:	429e      	cmp	r6, r3
 800c940:	dd00      	ble.n	800c944 <atan+0x7c>
 800c942:	e0aa      	b.n	800ca9a <atan+0x1d2>
 800c944:	4b83      	ldr	r3, [pc, #524]	; (800cb54 <atan+0x28c>)
 800c946:	429e      	cmp	r6, r3
 800c948:	dd00      	ble.n	800c94c <atan+0x84>
 800c94a:	e090      	b.n	800ca6e <atan+0x1a6>
 800c94c:	0002      	movs	r2, r0
 800c94e:	000b      	movs	r3, r1
 800c950:	f7f7 f810 	bl	8003974 <__aeabi_dadd>
 800c954:	2200      	movs	r2, #0
 800c956:	4b7d      	ldr	r3, [pc, #500]	; (800cb4c <atan+0x284>)
 800c958:	f7f8 f9b6 	bl	8004cc8 <__aeabi_dsub>
 800c95c:	2380      	movs	r3, #128	; 0x80
 800c95e:	0006      	movs	r6, r0
 800c960:	000f      	movs	r7, r1
 800c962:	2200      	movs	r2, #0
 800c964:	0020      	movs	r0, r4
 800c966:	0029      	movs	r1, r5
 800c968:	05db      	lsls	r3, r3, #23
 800c96a:	f7f7 f803 	bl	8003974 <__aeabi_dadd>
 800c96e:	000b      	movs	r3, r1
 800c970:	0002      	movs	r2, r0
 800c972:	0039      	movs	r1, r7
 800c974:	0030      	movs	r0, r6
 800c976:	f7f7 fb39 	bl	8003fec <__aeabi_ddiv>
 800c97a:	2300      	movs	r3, #0
 800c97c:	0004      	movs	r4, r0
 800c97e:	000d      	movs	r5, r1
 800c980:	0022      	movs	r2, r4
 800c982:	9302      	str	r3, [sp, #8]
 800c984:	0020      	movs	r0, r4
 800c986:	002b      	movs	r3, r5
 800c988:	0029      	movs	r1, r5
 800c98a:	f7f7 ff31 	bl	80047f0 <__aeabi_dmul>
 800c98e:	0002      	movs	r2, r0
 800c990:	000b      	movs	r3, r1
 800c992:	9000      	str	r0, [sp, #0]
 800c994:	9101      	str	r1, [sp, #4]
 800c996:	f7f7 ff2b 	bl	80047f0 <__aeabi_dmul>
 800c99a:	0006      	movs	r6, r0
 800c99c:	000f      	movs	r7, r1
 800c99e:	4a6e      	ldr	r2, [pc, #440]	; (800cb58 <atan+0x290>)
 800c9a0:	4b6e      	ldr	r3, [pc, #440]	; (800cb5c <atan+0x294>)
 800c9a2:	f7f7 ff25 	bl	80047f0 <__aeabi_dmul>
 800c9a6:	4a6e      	ldr	r2, [pc, #440]	; (800cb60 <atan+0x298>)
 800c9a8:	4b6e      	ldr	r3, [pc, #440]	; (800cb64 <atan+0x29c>)
 800c9aa:	f7f6 ffe3 	bl	8003974 <__aeabi_dadd>
 800c9ae:	0032      	movs	r2, r6
 800c9b0:	003b      	movs	r3, r7
 800c9b2:	f7f7 ff1d 	bl	80047f0 <__aeabi_dmul>
 800c9b6:	4a6c      	ldr	r2, [pc, #432]	; (800cb68 <atan+0x2a0>)
 800c9b8:	4b6c      	ldr	r3, [pc, #432]	; (800cb6c <atan+0x2a4>)
 800c9ba:	f7f6 ffdb 	bl	8003974 <__aeabi_dadd>
 800c9be:	0032      	movs	r2, r6
 800c9c0:	003b      	movs	r3, r7
 800c9c2:	f7f7 ff15 	bl	80047f0 <__aeabi_dmul>
 800c9c6:	4a6a      	ldr	r2, [pc, #424]	; (800cb70 <atan+0x2a8>)
 800c9c8:	4b6a      	ldr	r3, [pc, #424]	; (800cb74 <atan+0x2ac>)
 800c9ca:	f7f6 ffd3 	bl	8003974 <__aeabi_dadd>
 800c9ce:	0032      	movs	r2, r6
 800c9d0:	003b      	movs	r3, r7
 800c9d2:	f7f7 ff0d 	bl	80047f0 <__aeabi_dmul>
 800c9d6:	4a68      	ldr	r2, [pc, #416]	; (800cb78 <atan+0x2b0>)
 800c9d8:	4b68      	ldr	r3, [pc, #416]	; (800cb7c <atan+0x2b4>)
 800c9da:	f7f6 ffcb 	bl	8003974 <__aeabi_dadd>
 800c9de:	0032      	movs	r2, r6
 800c9e0:	003b      	movs	r3, r7
 800c9e2:	f7f7 ff05 	bl	80047f0 <__aeabi_dmul>
 800c9e6:	4a66      	ldr	r2, [pc, #408]	; (800cb80 <atan+0x2b8>)
 800c9e8:	4b66      	ldr	r3, [pc, #408]	; (800cb84 <atan+0x2bc>)
 800c9ea:	f7f6 ffc3 	bl	8003974 <__aeabi_dadd>
 800c9ee:	9a00      	ldr	r2, [sp, #0]
 800c9f0:	9b01      	ldr	r3, [sp, #4]
 800c9f2:	f7f7 fefd 	bl	80047f0 <__aeabi_dmul>
 800c9f6:	4a64      	ldr	r2, [pc, #400]	; (800cb88 <atan+0x2c0>)
 800c9f8:	9000      	str	r0, [sp, #0]
 800c9fa:	9101      	str	r1, [sp, #4]
 800c9fc:	4b63      	ldr	r3, [pc, #396]	; (800cb8c <atan+0x2c4>)
 800c9fe:	0030      	movs	r0, r6
 800ca00:	0039      	movs	r1, r7
 800ca02:	f7f7 fef5 	bl	80047f0 <__aeabi_dmul>
 800ca06:	4a62      	ldr	r2, [pc, #392]	; (800cb90 <atan+0x2c8>)
 800ca08:	4b62      	ldr	r3, [pc, #392]	; (800cb94 <atan+0x2cc>)
 800ca0a:	f7f8 f95d 	bl	8004cc8 <__aeabi_dsub>
 800ca0e:	0032      	movs	r2, r6
 800ca10:	003b      	movs	r3, r7
 800ca12:	f7f7 feed 	bl	80047f0 <__aeabi_dmul>
 800ca16:	4a60      	ldr	r2, [pc, #384]	; (800cb98 <atan+0x2d0>)
 800ca18:	4b60      	ldr	r3, [pc, #384]	; (800cb9c <atan+0x2d4>)
 800ca1a:	f7f8 f955 	bl	8004cc8 <__aeabi_dsub>
 800ca1e:	0032      	movs	r2, r6
 800ca20:	003b      	movs	r3, r7
 800ca22:	f7f7 fee5 	bl	80047f0 <__aeabi_dmul>
 800ca26:	4a5e      	ldr	r2, [pc, #376]	; (800cba0 <atan+0x2d8>)
 800ca28:	4b5e      	ldr	r3, [pc, #376]	; (800cba4 <atan+0x2dc>)
 800ca2a:	f7f8 f94d 	bl	8004cc8 <__aeabi_dsub>
 800ca2e:	0032      	movs	r2, r6
 800ca30:	003b      	movs	r3, r7
 800ca32:	f7f7 fedd 	bl	80047f0 <__aeabi_dmul>
 800ca36:	4a5c      	ldr	r2, [pc, #368]	; (800cba8 <atan+0x2e0>)
 800ca38:	4b5c      	ldr	r3, [pc, #368]	; (800cbac <atan+0x2e4>)
 800ca3a:	f7f8 f945 	bl	8004cc8 <__aeabi_dsub>
 800ca3e:	0032      	movs	r2, r6
 800ca40:	003b      	movs	r3, r7
 800ca42:	f7f7 fed5 	bl	80047f0 <__aeabi_dmul>
 800ca46:	0002      	movs	r2, r0
 800ca48:	000b      	movs	r3, r1
 800ca4a:	9800      	ldr	r0, [sp, #0]
 800ca4c:	9901      	ldr	r1, [sp, #4]
 800ca4e:	f7f6 ff91 	bl	8003974 <__aeabi_dadd>
 800ca52:	002b      	movs	r3, r5
 800ca54:	0022      	movs	r2, r4
 800ca56:	f7f7 fecb 	bl	80047f0 <__aeabi_dmul>
 800ca5a:	9b02      	ldr	r3, [sp, #8]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	d143      	bne.n	800cae8 <atan+0x220>
 800ca60:	0002      	movs	r2, r0
 800ca62:	000b      	movs	r3, r1
 800ca64:	0020      	movs	r0, r4
 800ca66:	0029      	movs	r1, r5
 800ca68:	f7f8 f92e 	bl	8004cc8 <__aeabi_dsub>
 800ca6c:	e742      	b.n	800c8f4 <atan+0x2c>
 800ca6e:	2200      	movs	r2, #0
 800ca70:	4b36      	ldr	r3, [pc, #216]	; (800cb4c <atan+0x284>)
 800ca72:	f7f8 f929 	bl	8004cc8 <__aeabi_dsub>
 800ca76:	2200      	movs	r2, #0
 800ca78:	0006      	movs	r6, r0
 800ca7a:	000f      	movs	r7, r1
 800ca7c:	0020      	movs	r0, r4
 800ca7e:	0029      	movs	r1, r5
 800ca80:	4b32      	ldr	r3, [pc, #200]	; (800cb4c <atan+0x284>)
 800ca82:	f7f6 ff77 	bl	8003974 <__aeabi_dadd>
 800ca86:	000b      	movs	r3, r1
 800ca88:	0002      	movs	r2, r0
 800ca8a:	0039      	movs	r1, r7
 800ca8c:	0030      	movs	r0, r6
 800ca8e:	f7f7 faad 	bl	8003fec <__aeabi_ddiv>
 800ca92:	2301      	movs	r3, #1
 800ca94:	0004      	movs	r4, r0
 800ca96:	000d      	movs	r5, r1
 800ca98:	e772      	b.n	800c980 <atan+0xb8>
 800ca9a:	4b45      	ldr	r3, [pc, #276]	; (800cbb0 <atan+0x2e8>)
 800ca9c:	429e      	cmp	r6, r3
 800ca9e:	dc19      	bgt.n	800cad4 <atan+0x20c>
 800caa0:	2200      	movs	r2, #0
 800caa2:	4b44      	ldr	r3, [pc, #272]	; (800cbb4 <atan+0x2ec>)
 800caa4:	f7f8 f910 	bl	8004cc8 <__aeabi_dsub>
 800caa8:	2200      	movs	r2, #0
 800caaa:	0006      	movs	r6, r0
 800caac:	000f      	movs	r7, r1
 800caae:	0020      	movs	r0, r4
 800cab0:	0029      	movs	r1, r5
 800cab2:	4b40      	ldr	r3, [pc, #256]	; (800cbb4 <atan+0x2ec>)
 800cab4:	f7f7 fe9c 	bl	80047f0 <__aeabi_dmul>
 800cab8:	2200      	movs	r2, #0
 800caba:	4b24      	ldr	r3, [pc, #144]	; (800cb4c <atan+0x284>)
 800cabc:	f7f6 ff5a 	bl	8003974 <__aeabi_dadd>
 800cac0:	000b      	movs	r3, r1
 800cac2:	0002      	movs	r2, r0
 800cac4:	0039      	movs	r1, r7
 800cac6:	0030      	movs	r0, r6
 800cac8:	f7f7 fa90 	bl	8003fec <__aeabi_ddiv>
 800cacc:	2302      	movs	r3, #2
 800cace:	0004      	movs	r4, r0
 800cad0:	000d      	movs	r5, r1
 800cad2:	e755      	b.n	800c980 <atan+0xb8>
 800cad4:	000b      	movs	r3, r1
 800cad6:	0002      	movs	r2, r0
 800cad8:	4937      	ldr	r1, [pc, #220]	; (800cbb8 <atan+0x2f0>)
 800cada:	2000      	movs	r0, #0
 800cadc:	f7f7 fa86 	bl	8003fec <__aeabi_ddiv>
 800cae0:	2303      	movs	r3, #3
 800cae2:	0004      	movs	r4, r0
 800cae4:	000d      	movs	r5, r1
 800cae6:	e74b      	b.n	800c980 <atan+0xb8>
 800cae8:	9b02      	ldr	r3, [sp, #8]
 800caea:	4f34      	ldr	r7, [pc, #208]	; (800cbbc <atan+0x2f4>)
 800caec:	00de      	lsls	r6, r3, #3
 800caee:	4b34      	ldr	r3, [pc, #208]	; (800cbc0 <atan+0x2f8>)
 800caf0:	19bf      	adds	r7, r7, r6
 800caf2:	199e      	adds	r6, r3, r6
 800caf4:	6832      	ldr	r2, [r6, #0]
 800caf6:	6873      	ldr	r3, [r6, #4]
 800caf8:	f7f8 f8e6 	bl	8004cc8 <__aeabi_dsub>
 800cafc:	0022      	movs	r2, r4
 800cafe:	002b      	movs	r3, r5
 800cb00:	f7f8 f8e2 	bl	8004cc8 <__aeabi_dsub>
 800cb04:	000b      	movs	r3, r1
 800cb06:	0002      	movs	r2, r0
 800cb08:	6838      	ldr	r0, [r7, #0]
 800cb0a:	6879      	ldr	r1, [r7, #4]
 800cb0c:	f7f8 f8dc 	bl	8004cc8 <__aeabi_dsub>
 800cb10:	9b03      	ldr	r3, [sp, #12]
 800cb12:	0004      	movs	r4, r0
 800cb14:	000d      	movs	r5, r1
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	db00      	blt.n	800cb1c <atan+0x254>
 800cb1a:	e6f4      	b.n	800c906 <atan+0x3e>
 800cb1c:	2180      	movs	r1, #128	; 0x80
 800cb1e:	0609      	lsls	r1, r1, #24
 800cb20:	186b      	adds	r3, r5, r1
 800cb22:	001d      	movs	r5, r3
 800cb24:	e6ef      	b.n	800c906 <atan+0x3e>
 800cb26:	4d27      	ldr	r5, [pc, #156]	; (800cbc4 <atan+0x2fc>)
 800cb28:	e6ed      	b.n	800c906 <atan+0x3e>
 800cb2a:	46c0      	nop			; (mov r8, r8)
 800cb2c:	440fffff 	.word	0x440fffff
 800cb30:	7ff00000 	.word	0x7ff00000
 800cb34:	54442d18 	.word	0x54442d18
 800cb38:	bff921fb 	.word	0xbff921fb
 800cb3c:	3fdbffff 	.word	0x3fdbffff
 800cb40:	3e1fffff 	.word	0x3e1fffff
 800cb44:	8800759c 	.word	0x8800759c
 800cb48:	7e37e43c 	.word	0x7e37e43c
 800cb4c:	3ff00000 	.word	0x3ff00000
 800cb50:	3ff2ffff 	.word	0x3ff2ffff
 800cb54:	3fe5ffff 	.word	0x3fe5ffff
 800cb58:	e322da11 	.word	0xe322da11
 800cb5c:	3f90ad3a 	.word	0x3f90ad3a
 800cb60:	24760deb 	.word	0x24760deb
 800cb64:	3fa97b4b 	.word	0x3fa97b4b
 800cb68:	a0d03d51 	.word	0xa0d03d51
 800cb6c:	3fb10d66 	.word	0x3fb10d66
 800cb70:	c54c206e 	.word	0xc54c206e
 800cb74:	3fb745cd 	.word	0x3fb745cd
 800cb78:	920083ff 	.word	0x920083ff
 800cb7c:	3fc24924 	.word	0x3fc24924
 800cb80:	5555550d 	.word	0x5555550d
 800cb84:	3fd55555 	.word	0x3fd55555
 800cb88:	2c6a6c2f 	.word	0x2c6a6c2f
 800cb8c:	bfa2b444 	.word	0xbfa2b444
 800cb90:	52defd9a 	.word	0x52defd9a
 800cb94:	3fadde2d 	.word	0x3fadde2d
 800cb98:	af749a6d 	.word	0xaf749a6d
 800cb9c:	3fb3b0f2 	.word	0x3fb3b0f2
 800cba0:	fe231671 	.word	0xfe231671
 800cba4:	3fbc71c6 	.word	0x3fbc71c6
 800cba8:	9998ebc4 	.word	0x9998ebc4
 800cbac:	3fc99999 	.word	0x3fc99999
 800cbb0:	40037fff 	.word	0x40037fff
 800cbb4:	3ff80000 	.word	0x3ff80000
 800cbb8:	bff00000 	.word	0xbff00000
 800cbbc:	0800d740 	.word	0x0800d740
 800cbc0:	0800d760 	.word	0x0800d760
 800cbc4:	3ff921fb 	.word	0x3ff921fb

0800cbc8 <fabs>:
 800cbc8:	004b      	lsls	r3, r1, #1
 800cbca:	0859      	lsrs	r1, r3, #1
 800cbcc:	4770      	bx	lr

0800cbce <atan2>:
 800cbce:	b510      	push	{r4, lr}
 800cbd0:	f000 f828 	bl	800cc24 <__ieee754_atan2>
 800cbd4:	bd10      	pop	{r4, pc}

0800cbd6 <sqrt>:
 800cbd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd8:	0004      	movs	r4, r0
 800cbda:	000d      	movs	r5, r1
 800cbdc:	f000 f8ce 	bl	800cd7c <__ieee754_sqrt>
 800cbe0:	0022      	movs	r2, r4
 800cbe2:	0006      	movs	r6, r0
 800cbe4:	000f      	movs	r7, r1
 800cbe6:	002b      	movs	r3, r5
 800cbe8:	0020      	movs	r0, r4
 800cbea:	0029      	movs	r1, r5
 800cbec:	f7f8 fbfe 	bl	80053ec <__aeabi_dcmpun>
 800cbf0:	2800      	cmp	r0, #0
 800cbf2:	d113      	bne.n	800cc1c <sqrt+0x46>
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	0020      	movs	r0, r4
 800cbfa:	0029      	movs	r1, r5
 800cbfc:	f7f6 f822 	bl	8002c44 <__aeabi_dcmplt>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	d00b      	beq.n	800cc1c <sqrt+0x46>
 800cc04:	f7ff f8f6 	bl	800bdf4 <__errno>
 800cc08:	2321      	movs	r3, #33	; 0x21
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	6003      	str	r3, [r0, #0]
 800cc0e:	2300      	movs	r3, #0
 800cc10:	0010      	movs	r0, r2
 800cc12:	0019      	movs	r1, r3
 800cc14:	f7f7 f9ea 	bl	8003fec <__aeabi_ddiv>
 800cc18:	0006      	movs	r6, r0
 800cc1a:	000f      	movs	r7, r1
 800cc1c:	0030      	movs	r0, r6
 800cc1e:	0039      	movs	r1, r7
 800cc20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc24 <__ieee754_atan2>:
 800cc24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc26:	0016      	movs	r6, r2
 800cc28:	001d      	movs	r5, r3
 800cc2a:	005a      	lsls	r2, r3, #1
 800cc2c:	9300      	str	r3, [sp, #0]
 800cc2e:	4273      	negs	r3, r6
 800cc30:	4333      	orrs	r3, r6
 800cc32:	4f46      	ldr	r7, [pc, #280]	; (800cd4c <__ieee754_atan2+0x128>)
 800cc34:	0852      	lsrs	r2, r2, #1
 800cc36:	0fdb      	lsrs	r3, r3, #31
 800cc38:	4313      	orrs	r3, r2
 800cc3a:	42bb      	cmp	r3, r7
 800cc3c:	d809      	bhi.n	800cc52 <__ieee754_atan2+0x2e>
 800cc3e:	4244      	negs	r4, r0
 800cc40:	004b      	lsls	r3, r1, #1
 800cc42:	4304      	orrs	r4, r0
 800cc44:	085b      	lsrs	r3, r3, #1
 800cc46:	0fe4      	lsrs	r4, r4, #31
 800cc48:	9100      	str	r1, [sp, #0]
 800cc4a:	9001      	str	r0, [sp, #4]
 800cc4c:	431c      	orrs	r4, r3
 800cc4e:	42bc      	cmp	r4, r7
 800cc50:	d905      	bls.n	800cc5e <__ieee754_atan2+0x3a>
 800cc52:	0032      	movs	r2, r6
 800cc54:	002b      	movs	r3, r5
 800cc56:	f7f6 fe8d 	bl	8003974 <__aeabi_dadd>
 800cc5a:	b003      	add	sp, #12
 800cc5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc5e:	4c3c      	ldr	r4, [pc, #240]	; (800cd50 <__ieee754_atan2+0x12c>)
 800cc60:	192c      	adds	r4, r5, r4
 800cc62:	4334      	orrs	r4, r6
 800cc64:	d102      	bne.n	800cc6c <__ieee754_atan2+0x48>
 800cc66:	f7ff fe2f 	bl	800c8c8 <atan>
 800cc6a:	e7f6      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cc6c:	17ac      	asrs	r4, r5, #30
 800cc6e:	46a4      	mov	ip, r4
 800cc70:	2402      	movs	r4, #2
 800cc72:	4667      	mov	r7, ip
 800cc74:	403c      	ands	r4, r7
 800cc76:	9f00      	ldr	r7, [sp, #0]
 800cc78:	0fff      	lsrs	r7, r7, #31
 800cc7a:	433c      	orrs	r4, r7
 800cc7c:	9f01      	ldr	r7, [sp, #4]
 800cc7e:	431f      	orrs	r7, r3
 800cc80:	d106      	bne.n	800cc90 <__ieee754_atan2+0x6c>
 800cc82:	2c02      	cmp	r4, #2
 800cc84:	d056      	beq.n	800cd34 <__ieee754_atan2+0x110>
 800cc86:	2c03      	cmp	r4, #3
 800cc88:	d1e7      	bne.n	800cc5a <__ieee754_atan2+0x36>
 800cc8a:	4832      	ldr	r0, [pc, #200]	; (800cd54 <__ieee754_atan2+0x130>)
 800cc8c:	4932      	ldr	r1, [pc, #200]	; (800cd58 <__ieee754_atan2+0x134>)
 800cc8e:	e7e4      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cc90:	0017      	movs	r7, r2
 800cc92:	4337      	orrs	r7, r6
 800cc94:	d105      	bne.n	800cca2 <__ieee754_atan2+0x7e>
 800cc96:	9b00      	ldr	r3, [sp, #0]
 800cc98:	482e      	ldr	r0, [pc, #184]	; (800cd54 <__ieee754_atan2+0x130>)
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	da53      	bge.n	800cd46 <__ieee754_atan2+0x122>
 800cc9e:	492f      	ldr	r1, [pc, #188]	; (800cd5c <__ieee754_atan2+0x138>)
 800cca0:	e7db      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cca2:	4f2a      	ldr	r7, [pc, #168]	; (800cd4c <__ieee754_atan2+0x128>)
 800cca4:	42ba      	cmp	r2, r7
 800cca6:	d10f      	bne.n	800ccc8 <__ieee754_atan2+0xa4>
 800cca8:	3c01      	subs	r4, #1
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d107      	bne.n	800ccbe <__ieee754_atan2+0x9a>
 800ccae:	2c02      	cmp	r4, #2
 800ccb0:	d843      	bhi.n	800cd3a <__ieee754_atan2+0x116>
 800ccb2:	4b2b      	ldr	r3, [pc, #172]	; (800cd60 <__ieee754_atan2+0x13c>)
 800ccb4:	00e4      	lsls	r4, r4, #3
 800ccb6:	191c      	adds	r4, r3, r4
 800ccb8:	6820      	ldr	r0, [r4, #0]
 800ccba:	6861      	ldr	r1, [r4, #4]
 800ccbc:	e7cd      	b.n	800cc5a <__ieee754_atan2+0x36>
 800ccbe:	2c02      	cmp	r4, #2
 800ccc0:	d83e      	bhi.n	800cd40 <__ieee754_atan2+0x11c>
 800ccc2:	4b28      	ldr	r3, [pc, #160]	; (800cd64 <__ieee754_atan2+0x140>)
 800ccc4:	00e4      	lsls	r4, r4, #3
 800ccc6:	e7f6      	b.n	800ccb6 <__ieee754_atan2+0x92>
 800ccc8:	4f20      	ldr	r7, [pc, #128]	; (800cd4c <__ieee754_atan2+0x128>)
 800ccca:	42bb      	cmp	r3, r7
 800cccc:	d0e3      	beq.n	800cc96 <__ieee754_atan2+0x72>
 800ccce:	1a9b      	subs	r3, r3, r2
 800ccd0:	151b      	asrs	r3, r3, #20
 800ccd2:	2b3c      	cmp	r3, #60	; 0x3c
 800ccd4:	dc18      	bgt.n	800cd08 <__ieee754_atan2+0xe4>
 800ccd6:	2d00      	cmp	r5, #0
 800ccd8:	da01      	bge.n	800ccde <__ieee754_atan2+0xba>
 800ccda:	333c      	adds	r3, #60	; 0x3c
 800ccdc:	db17      	blt.n	800cd0e <__ieee754_atan2+0xea>
 800ccde:	0032      	movs	r2, r6
 800cce0:	002b      	movs	r3, r5
 800cce2:	f7f7 f983 	bl	8003fec <__aeabi_ddiv>
 800cce6:	f7ff ff6f 	bl	800cbc8 <fabs>
 800ccea:	f7ff fded 	bl	800c8c8 <atan>
 800ccee:	2c01      	cmp	r4, #1
 800ccf0:	d010      	beq.n	800cd14 <__ieee754_atan2+0xf0>
 800ccf2:	2c02      	cmp	r4, #2
 800ccf4:	d013      	beq.n	800cd1e <__ieee754_atan2+0xfa>
 800ccf6:	2c00      	cmp	r4, #0
 800ccf8:	d0af      	beq.n	800cc5a <__ieee754_atan2+0x36>
 800ccfa:	4a1b      	ldr	r2, [pc, #108]	; (800cd68 <__ieee754_atan2+0x144>)
 800ccfc:	4b1b      	ldr	r3, [pc, #108]	; (800cd6c <__ieee754_atan2+0x148>)
 800ccfe:	f7f7 ffe3 	bl	8004cc8 <__aeabi_dsub>
 800cd02:	4a14      	ldr	r2, [pc, #80]	; (800cd54 <__ieee754_atan2+0x130>)
 800cd04:	4b1a      	ldr	r3, [pc, #104]	; (800cd70 <__ieee754_atan2+0x14c>)
 800cd06:	e012      	b.n	800cd2e <__ieee754_atan2+0x10a>
 800cd08:	4812      	ldr	r0, [pc, #72]	; (800cd54 <__ieee754_atan2+0x130>)
 800cd0a:	491a      	ldr	r1, [pc, #104]	; (800cd74 <__ieee754_atan2+0x150>)
 800cd0c:	e7ef      	b.n	800ccee <__ieee754_atan2+0xca>
 800cd0e:	2000      	movs	r0, #0
 800cd10:	2100      	movs	r1, #0
 800cd12:	e7ec      	b.n	800ccee <__ieee754_atan2+0xca>
 800cd14:	2480      	movs	r4, #128	; 0x80
 800cd16:	0624      	lsls	r4, r4, #24
 800cd18:	190b      	adds	r3, r1, r4
 800cd1a:	0019      	movs	r1, r3
 800cd1c:	e79d      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd1e:	4a12      	ldr	r2, [pc, #72]	; (800cd68 <__ieee754_atan2+0x144>)
 800cd20:	4b12      	ldr	r3, [pc, #72]	; (800cd6c <__ieee754_atan2+0x148>)
 800cd22:	f7f7 ffd1 	bl	8004cc8 <__aeabi_dsub>
 800cd26:	0002      	movs	r2, r0
 800cd28:	000b      	movs	r3, r1
 800cd2a:	480a      	ldr	r0, [pc, #40]	; (800cd54 <__ieee754_atan2+0x130>)
 800cd2c:	4910      	ldr	r1, [pc, #64]	; (800cd70 <__ieee754_atan2+0x14c>)
 800cd2e:	f7f7 ffcb 	bl	8004cc8 <__aeabi_dsub>
 800cd32:	e792      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd34:	4807      	ldr	r0, [pc, #28]	; (800cd54 <__ieee754_atan2+0x130>)
 800cd36:	490e      	ldr	r1, [pc, #56]	; (800cd70 <__ieee754_atan2+0x14c>)
 800cd38:	e78f      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd3a:	4806      	ldr	r0, [pc, #24]	; (800cd54 <__ieee754_atan2+0x130>)
 800cd3c:	490e      	ldr	r1, [pc, #56]	; (800cd78 <__ieee754_atan2+0x154>)
 800cd3e:	e78c      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd40:	2000      	movs	r0, #0
 800cd42:	2100      	movs	r1, #0
 800cd44:	e789      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd46:	490b      	ldr	r1, [pc, #44]	; (800cd74 <__ieee754_atan2+0x150>)
 800cd48:	e787      	b.n	800cc5a <__ieee754_atan2+0x36>
 800cd4a:	46c0      	nop			; (mov r8, r8)
 800cd4c:	7ff00000 	.word	0x7ff00000
 800cd50:	c0100000 	.word	0xc0100000
 800cd54:	54442d18 	.word	0x54442d18
 800cd58:	c00921fb 	.word	0xc00921fb
 800cd5c:	bff921fb 	.word	0xbff921fb
 800cd60:	0800d780 	.word	0x0800d780
 800cd64:	0800d798 	.word	0x0800d798
 800cd68:	33145c07 	.word	0x33145c07
 800cd6c:	3ca1a626 	.word	0x3ca1a626
 800cd70:	400921fb 	.word	0x400921fb
 800cd74:	3ff921fb 	.word	0x3ff921fb
 800cd78:	3fe921fb 	.word	0x3fe921fb

0800cd7c <__ieee754_sqrt>:
 800cd7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd7e:	000b      	movs	r3, r1
 800cd80:	000c      	movs	r4, r1
 800cd82:	4956      	ldr	r1, [pc, #344]	; (800cedc <__ieee754_sqrt+0x160>)
 800cd84:	0005      	movs	r5, r0
 800cd86:	0002      	movs	r2, r0
 800cd88:	0008      	movs	r0, r1
 800cd8a:	b085      	sub	sp, #20
 800cd8c:	4020      	ands	r0, r4
 800cd8e:	4288      	cmp	r0, r1
 800cd90:	d10f      	bne.n	800cdb2 <__ieee754_sqrt+0x36>
 800cd92:	0028      	movs	r0, r5
 800cd94:	0021      	movs	r1, r4
 800cd96:	f7f7 fd2b 	bl	80047f0 <__aeabi_dmul>
 800cd9a:	0002      	movs	r2, r0
 800cd9c:	000b      	movs	r3, r1
 800cd9e:	0028      	movs	r0, r5
 800cda0:	0021      	movs	r1, r4
 800cda2:	f7f6 fde7 	bl	8003974 <__aeabi_dadd>
 800cda6:	0005      	movs	r5, r0
 800cda8:	000c      	movs	r4, r1
 800cdaa:	0028      	movs	r0, r5
 800cdac:	0021      	movs	r1, r4
 800cdae:	b005      	add	sp, #20
 800cdb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdb2:	2c00      	cmp	r4, #0
 800cdb4:	dc10      	bgt.n	800cdd8 <__ieee754_sqrt+0x5c>
 800cdb6:	0061      	lsls	r1, r4, #1
 800cdb8:	0849      	lsrs	r1, r1, #1
 800cdba:	4329      	orrs	r1, r5
 800cdbc:	d0f5      	beq.n	800cdaa <__ieee754_sqrt+0x2e>
 800cdbe:	2100      	movs	r1, #0
 800cdc0:	428c      	cmp	r4, r1
 800cdc2:	d100      	bne.n	800cdc6 <__ieee754_sqrt+0x4a>
 800cdc4:	e080      	b.n	800cec8 <__ieee754_sqrt+0x14c>
 800cdc6:	0028      	movs	r0, r5
 800cdc8:	0021      	movs	r1, r4
 800cdca:	f7f7 ff7d 	bl	8004cc8 <__aeabi_dsub>
 800cdce:	0002      	movs	r2, r0
 800cdd0:	000b      	movs	r3, r1
 800cdd2:	f7f7 f90b 	bl	8003fec <__aeabi_ddiv>
 800cdd6:	e7e6      	b.n	800cda6 <__ieee754_sqrt+0x2a>
 800cdd8:	1521      	asrs	r1, r4, #20
 800cdda:	d075      	beq.n	800cec8 <__ieee754_sqrt+0x14c>
 800cddc:	4840      	ldr	r0, [pc, #256]	; (800cee0 <__ieee754_sqrt+0x164>)
 800cdde:	031b      	lsls	r3, r3, #12
 800cde0:	180c      	adds	r4, r1, r0
 800cde2:	2080      	movs	r0, #128	; 0x80
 800cde4:	0b1b      	lsrs	r3, r3, #12
 800cde6:	0340      	lsls	r0, r0, #13
 800cde8:	4303      	orrs	r3, r0
 800cdea:	07c9      	lsls	r1, r1, #31
 800cdec:	d403      	bmi.n	800cdf6 <__ieee754_sqrt+0x7a>
 800cdee:	0fd1      	lsrs	r1, r2, #31
 800cdf0:	005b      	lsls	r3, r3, #1
 800cdf2:	185b      	adds	r3, r3, r1
 800cdf4:	0052      	lsls	r2, r2, #1
 800cdf6:	1061      	asrs	r1, r4, #1
 800cdf8:	2400      	movs	r4, #0
 800cdfa:	9103      	str	r1, [sp, #12]
 800cdfc:	005b      	lsls	r3, r3, #1
 800cdfe:	0fd1      	lsrs	r1, r2, #31
 800ce00:	185b      	adds	r3, r3, r1
 800ce02:	2180      	movs	r1, #128	; 0x80
 800ce04:	2516      	movs	r5, #22
 800ce06:	0020      	movs	r0, r4
 800ce08:	0052      	lsls	r2, r2, #1
 800ce0a:	0389      	lsls	r1, r1, #14
 800ce0c:	1846      	adds	r6, r0, r1
 800ce0e:	429e      	cmp	r6, r3
 800ce10:	dc02      	bgt.n	800ce18 <__ieee754_sqrt+0x9c>
 800ce12:	1870      	adds	r0, r6, r1
 800ce14:	1b9b      	subs	r3, r3, r6
 800ce16:	1864      	adds	r4, r4, r1
 800ce18:	0fd6      	lsrs	r6, r2, #31
 800ce1a:	005b      	lsls	r3, r3, #1
 800ce1c:	3d01      	subs	r5, #1
 800ce1e:	18f3      	adds	r3, r6, r3
 800ce20:	0052      	lsls	r2, r2, #1
 800ce22:	0849      	lsrs	r1, r1, #1
 800ce24:	2d00      	cmp	r5, #0
 800ce26:	d1f1      	bne.n	800ce0c <__ieee754_sqrt+0x90>
 800ce28:	2620      	movs	r6, #32
 800ce2a:	2780      	movs	r7, #128	; 0x80
 800ce2c:	0029      	movs	r1, r5
 800ce2e:	9601      	str	r6, [sp, #4]
 800ce30:	063f      	lsls	r7, r7, #24
 800ce32:	197e      	adds	r6, r7, r5
 800ce34:	46b4      	mov	ip, r6
 800ce36:	4283      	cmp	r3, r0
 800ce38:	dc02      	bgt.n	800ce40 <__ieee754_sqrt+0xc4>
 800ce3a:	d114      	bne.n	800ce66 <__ieee754_sqrt+0xea>
 800ce3c:	4296      	cmp	r6, r2
 800ce3e:	d812      	bhi.n	800ce66 <__ieee754_sqrt+0xea>
 800ce40:	4665      	mov	r5, ip
 800ce42:	4666      	mov	r6, ip
 800ce44:	19ed      	adds	r5, r5, r7
 800ce46:	9002      	str	r0, [sp, #8]
 800ce48:	2e00      	cmp	r6, #0
 800ce4a:	da03      	bge.n	800ce54 <__ieee754_sqrt+0xd8>
 800ce4c:	43ee      	mvns	r6, r5
 800ce4e:	0ff6      	lsrs	r6, r6, #31
 800ce50:	1986      	adds	r6, r0, r6
 800ce52:	9602      	str	r6, [sp, #8]
 800ce54:	1a1b      	subs	r3, r3, r0
 800ce56:	4562      	cmp	r2, ip
 800ce58:	4180      	sbcs	r0, r0
 800ce5a:	4240      	negs	r0, r0
 800ce5c:	1a1b      	subs	r3, r3, r0
 800ce5e:	4660      	mov	r0, ip
 800ce60:	1a12      	subs	r2, r2, r0
 800ce62:	9802      	ldr	r0, [sp, #8]
 800ce64:	19c9      	adds	r1, r1, r7
 800ce66:	0fd6      	lsrs	r6, r2, #31
 800ce68:	005b      	lsls	r3, r3, #1
 800ce6a:	199b      	adds	r3, r3, r6
 800ce6c:	9e01      	ldr	r6, [sp, #4]
 800ce6e:	0052      	lsls	r2, r2, #1
 800ce70:	3e01      	subs	r6, #1
 800ce72:	087f      	lsrs	r7, r7, #1
 800ce74:	9601      	str	r6, [sp, #4]
 800ce76:	2e00      	cmp	r6, #0
 800ce78:	d1db      	bne.n	800ce32 <__ieee754_sqrt+0xb6>
 800ce7a:	4313      	orrs	r3, r2
 800ce7c:	d003      	beq.n	800ce86 <__ieee754_sqrt+0x10a>
 800ce7e:	1c4b      	adds	r3, r1, #1
 800ce80:	d127      	bne.n	800ced2 <__ieee754_sqrt+0x156>
 800ce82:	0031      	movs	r1, r6
 800ce84:	3401      	adds	r4, #1
 800ce86:	4b17      	ldr	r3, [pc, #92]	; (800cee4 <__ieee754_sqrt+0x168>)
 800ce88:	1060      	asrs	r0, r4, #1
 800ce8a:	18c0      	adds	r0, r0, r3
 800ce8c:	0849      	lsrs	r1, r1, #1
 800ce8e:	07e3      	lsls	r3, r4, #31
 800ce90:	d502      	bpl.n	800ce98 <__ieee754_sqrt+0x11c>
 800ce92:	2380      	movs	r3, #128	; 0x80
 800ce94:	061b      	lsls	r3, r3, #24
 800ce96:	4319      	orrs	r1, r3
 800ce98:	9b03      	ldr	r3, [sp, #12]
 800ce9a:	000d      	movs	r5, r1
 800ce9c:	051c      	lsls	r4, r3, #20
 800ce9e:	1823      	adds	r3, r4, r0
 800cea0:	001c      	movs	r4, r3
 800cea2:	e782      	b.n	800cdaa <__ieee754_sqrt+0x2e>
 800cea4:	0ad3      	lsrs	r3, r2, #11
 800cea6:	3815      	subs	r0, #21
 800cea8:	0552      	lsls	r2, r2, #21
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d0fa      	beq.n	800cea4 <__ieee754_sqrt+0x128>
 800ceae:	2480      	movs	r4, #128	; 0x80
 800ceb0:	0364      	lsls	r4, r4, #13
 800ceb2:	4223      	tst	r3, r4
 800ceb4:	d00a      	beq.n	800cecc <__ieee754_sqrt+0x150>
 800ceb6:	2420      	movs	r4, #32
 800ceb8:	0016      	movs	r6, r2
 800ceba:	1a64      	subs	r4, r4, r1
 800cebc:	40e6      	lsrs	r6, r4
 800cebe:	1e4d      	subs	r5, r1, #1
 800cec0:	408a      	lsls	r2, r1
 800cec2:	4333      	orrs	r3, r6
 800cec4:	1b41      	subs	r1, r0, r5
 800cec6:	e789      	b.n	800cddc <__ieee754_sqrt+0x60>
 800cec8:	2000      	movs	r0, #0
 800ceca:	e7ee      	b.n	800ceaa <__ieee754_sqrt+0x12e>
 800cecc:	005b      	lsls	r3, r3, #1
 800cece:	3101      	adds	r1, #1
 800ced0:	e7ef      	b.n	800ceb2 <__ieee754_sqrt+0x136>
 800ced2:	2301      	movs	r3, #1
 800ced4:	3101      	adds	r1, #1
 800ced6:	4399      	bics	r1, r3
 800ced8:	e7d5      	b.n	800ce86 <__ieee754_sqrt+0x10a>
 800ceda:	46c0      	nop			; (mov r8, r8)
 800cedc:	7ff00000 	.word	0x7ff00000
 800cee0:	fffffc01 	.word	0xfffffc01
 800cee4:	3fe00000 	.word	0x3fe00000

0800cee8 <_init>:
 800cee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceea:	46c0      	nop			; (mov r8, r8)
 800ceec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceee:	bc08      	pop	{r3}
 800cef0:	469e      	mov	lr, r3
 800cef2:	4770      	bx	lr

0800cef4 <_fini>:
 800cef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cef6:	46c0      	nop			; (mov r8, r8)
 800cef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cefa:	bc08      	pop	{r3}
 800cefc:	469e      	mov	lr, r3
 800cefe:	4770      	bx	lr
