#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan  8 10:53:44 2025
# Process ID         : 9768
# Current directory  : C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.runs/synth_1/top.vds
# Journal file       : C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.runs/synth_1\vivado.jou
# Running On         : artyom-hp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 4500U with Radeon Graphics         
# CPU Frequency      : 2371 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 12202 MB
# Swap memory        : 13421 MB
# Total Virtual      : 25624 MB
# Available Virtual  : 5472 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 951.270 ; gain = 467.957
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'uart_state_out', assumed default net type 'wire' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_transmitter.sv:128]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'initial_reset' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/initial_reset.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/initial_reset.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'initial_reset' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/initial_reset.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_transmitter.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_transmitter.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_transmitter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'button_one_high' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/button_one_high.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'button_one_high' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/button_one_high.sv:23]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/baud_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/baud_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'synchroniser_2stage' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/synchroniser_2stage.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'synchroniser_2stage' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/synchroniser_2stage.sv:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_receiver.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_receiver.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/uart_receiver.sv:23]
WARNING: [Synth 8-7071] port 'data_received' of module 'uart_receiver' is unconnected for instance 'impl_uart_receiver' [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/top.sv:71]
WARNING: [Synth 8-7023] instance 'impl_uart_receiver' of module 'uart_receiver' has 6 connections declared, but only 5 given [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/top.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-7129] Port reset in module baud_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.773 ; gain = 580.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.773 ; gain = 580.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.773 ; gain = 580.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1063.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1123.215 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.215 ; gain = 639.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.215 ; gain = 639.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1123.215 ; gain = 639.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               UART_IDLE |                               00 |                               00
              UART_START |                               01 |                               01
               UART_DATA |                               10 |                               10
               UART_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                   START |                               01 | 00000000000000000000000000000001
                    DATA |                               10 | 00000000000000000000000000000010
                    STOP |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1123.215 ; gain = 639.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnR in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnD in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.215 ; gain = 639.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1256.668 ; gain = 773.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1287.652 ; gain = 804.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1288.316 ; gain = 805.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     8|
|4     |LUT3 |    15|
|5     |LUT4 |     8|
|6     |LUT5 |    11|
|7     |LUT6 |    25|
|8     |FDRE |    52|
|9     |IBUF |    11|
|10    |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1484.383 ; gain = 941.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.383 ; gain = 1001.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1484.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d5ad78de
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1484.383 ; gain = 1191.930
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1484.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/artyo/Desktop/fpga-hdl/fpga-demos/serial_communication/serial_communication.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 10:54:28 2025...
