Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:07:11 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                 9706        0.024        0.000                      0                 9706        0.264        0.000                       0                  3845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.789        0.000                      0                    7        0.210        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.370        0.000                      0                 9685        0.024        0.000                      0                 9685        3.750        0.000                       0                  3742  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.518     6.150 r  FDCE_4/Q
                         net (fo=1, routed)           0.613     6.763    soc_builder_basesoc_reset4
    SLICE_X46Y40         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.459    15.632    
                         clock uncertainty           -0.035    15.596    
    SLICE_X46Y40         FDCE (Setup_fdce_C_D)       -0.045    15.551    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.518     6.150 r  FDCE_6/Q
                         net (fo=1, routed)           0.610     6.760    soc_builder_basesoc_reset6
    SLICE_X46Y40         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.459    15.632    
                         clock uncertainty           -0.035    15.596    
    SLICE_X46Y40         FDCE (Setup_fdce_C_D)       -0.028    15.568    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  FDCE_1/Q
                         net (fo=1, routed)           0.598     6.685    soc_builder_basesoc_reset1
    SLICE_X47Y40         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.459    15.632    
                         clock uncertainty           -0.035    15.596    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.081    15.515    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  8.830    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  FDCE_2/Q
                         net (fo=1, routed)           0.605     6.693    soc_builder_basesoc_reset2
    SLICE_X47Y40         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.459    15.632    
                         clock uncertainty           -0.035    15.596    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.061    15.535    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     6.656    soc_builder_basesoc_reset3
    SLICE_X46Y40         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.437    15.610    
                         clock uncertainty           -0.035    15.574    
    SLICE_X46Y40         FDCE (Setup_fdce_C_D)       -0.031    15.543    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.210%)  route 0.474ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.563ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.508     5.563    soc_crg_clkin
    SLICE_X46Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     6.081 r  FDCE/Q
                         net (fo=1, routed)           0.474     6.555    soc_builder_basesoc_reset0
    SLICE_X47Y40         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.383    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X47Y40         FDCE (Setup_fdce_C_D)       -0.067    15.453    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.453    
                         arrival time                          -6.555    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           0.577     5.632    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.518     6.150 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     6.669    soc_builder_basesoc_reset5
    SLICE_X46Y40         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           0.501    15.173    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.459    15.632    
                         clock uncertainty           -0.035    15.596    
    SLICE_X46Y40         FDCE (Setup_fdce_C_D)       -0.028    15.568    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.221     1.948    soc_crg_clkin
    SLICE_X46Y37         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.164     2.112 r  FDCE/Q
                         net (fo=1, routed)           0.172     2.284    soc_builder_basesoc_reset0
    SLICE_X47Y40         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.399     2.004    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.070     2.074    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     2.112 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.288    soc_builder_basesoc_reset3
    SLICE_X46Y40         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.419     1.984    
    SLICE_X46Y40         FDCE (Hold_fdce_C_D)         0.059     2.043    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.164     2.135 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.305    soc_builder_basesoc_reset5
    SLICE_X46Y40         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.432     1.971    
    SLICE_X46Y40         FDCE (Hold_fdce_C_D)         0.063     2.034    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     2.112 r  FDCE_2/Q
                         net (fo=1, routed)           0.201     2.313    soc_builder_basesoc_reset2
    SLICE_X47Y40         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.432     1.971    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.070     2.041    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     2.112 r  FDCE_1/Q
                         net (fo=1, routed)           0.199     2.310    soc_builder_basesoc_reset1
    SLICE_X47Y40         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X47Y40         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.432     1.971    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.066     2.037    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.164     2.135 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.336    soc_builder_basesoc_reset6
    SLICE_X46Y40         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.432     1.971    
    SLICE_X46Y40         FDCE (Hold_fdce_C_D)         0.063     2.034    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.244     1.971    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDCE (Prop_fdce_C_Q)         0.164     2.135 r  FDCE_4/Q
                         net (fo=1, routed)           0.201     2.336    soc_builder_basesoc_reset4
    SLICE_X46Y40         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.277     2.403    soc_crg_clkin
    SLICE_X46Y40         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.432     1.971    
    SLICE_X46Y40         FDCE (Hold_fdce_C_D)         0.052     2.023    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y37    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y40    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y40    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X47Y40    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y40    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y40    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y40    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y40    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y37    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y37    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_3/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_4/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_5/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_6/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y37    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X47Y40    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_4/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_5/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_6/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y40    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.146ns (45.024%)  route 5.062ns (54.976%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 19.102 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.941    18.324    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.448 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.681    19.129    VexRiscv/IBusCachedPlugin_cache_n_376
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.433    19.102    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]/C
                         clock pessimism              0.659    19.761    
                         clock uncertainty           -0.057    19.704    
    SLICE_X40Y22         FDRE (Setup_fdre_C_CE)      -0.205    19.499    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -19.129    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.146ns (45.024%)  route 5.062ns (54.976%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 19.102 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.941    18.324    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.448 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.681    19.129    VexRiscv/IBusCachedPlugin_cache_n_376
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.433    19.102    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]/C
                         clock pessimism              0.659    19.761    
                         clock uncertainty           -0.057    19.704    
    SLICE_X40Y22         FDRE (Setup_fdre_C_CE)      -0.205    19.499    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -19.129    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.146ns (45.024%)  route 5.062ns (54.976%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 19.102 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.941    18.324    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.448 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.681    19.129    VexRiscv/IBusCachedPlugin_cache_n_376
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.433    19.102    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X40Y22         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]/C
                         clock pessimism              0.659    19.761    
                         clock uncertainty           -0.057    19.704    
    SLICE_X40Y22         FDRE (Setup_fdre_C_CE)      -0.205    19.499    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -19.129    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 4.146ns (46.656%)  route 4.740ns (53.344%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.150ns = ( 19.150 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.386    17.769    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.914    18.807    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X1Y10         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.482    19.150    VexRiscv/lineLoader_flushCounter_reg[6]
    RAMB18_X1Y10         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.659    19.810    
                         clock uncertainty           -0.057    19.753    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    19.187    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 4.146ns (46.733%)  route 4.726ns (53.267%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.150ns = ( 19.150 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.852    18.235    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.124    18.359 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.434    18.792    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X1Y11         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.482    19.150    VexRiscv/lineLoader_flushCounter_reg[6]
    RAMB18_X1Y11         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.659    19.810    
                         clock uncertainty           -0.057    19.753    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.187    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -18.792    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.146ns (46.819%)  route 4.709ns (53.181%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.150ns = ( 19.150 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.742    18.125    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    18.249 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.527    18.776    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X1Y11         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.482    19.150    VexRiscv/lineLoader_flushCounter_reg[6]
    RAMB18_X1Y11         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.659    19.810    
                         clock uncertainty           -0.057    19.753    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    19.187    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -18.776    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 5.572ns (59.035%)  route 3.866ns (40.965%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.109ns = ( 19.109 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.474    16.350    VexRiscv/IBusCachedPlugin_cache_n_84
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124    16.474 f  VexRiscv/memory_MulDivIterativePlugin_rs2[31]_i_3/O
                         net (fo=3, routed)           0.172    16.646    VexRiscv/memory_MulDivIterativePlugin_rs2[31]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.770 r  VexRiscv/execute_to_memory_ENV_CTRL[1]_i_2/O
                         net (fo=289, routed)         0.915    17.685    VexRiscv/dBus_cmd_rValid2
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    17.809 r  VexRiscv/memory_MulDivIterativePlugin_rs2[3]_i_6/O
                         net (fo=1, routed)           0.000    17.809    VexRiscv/memory_MulDivIterativePlugin_rs2[3]_i_6_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.341 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.341    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[3]_i_1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[7]_i_1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.569    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[11]_i_1_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.683    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[15]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.797    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.911    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.025    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.359 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    19.359    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]_i_2_n_6
    SLICE_X36Y35         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.440    19.109    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X36Y35         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]/C
                         clock pessimism              0.659    19.768    
                         clock uncertainty           -0.057    19.711    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.062    19.773    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[29]
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                         -19.359    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 4.146ns (45.079%)  route 5.051ns (54.921%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.106ns = ( 19.106 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.941    18.324    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X38Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.448 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.670    19.118    VexRiscv/IBusCachedPlugin_cache_n_376
    SLICE_X42Y18         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.437    19.106    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X42Y18         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]/C
                         clock pessimism              0.659    19.765    
                         clock uncertainty           -0.057    19.708    
    SLICE_X42Y18         FDRE (Setup_fdre_C_CE)      -0.169    19.539    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.539    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 4.146ns (46.943%)  route 4.686ns (53.057%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.150ns = ( 19.150 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.341    16.218    VexRiscv/IBusCachedPlugin_cache/soc_basesoc_ram_bus_ram_bus_ack_reg
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.342 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28/O
                         net (fo=1, routed)           0.311    16.652    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_28_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    16.776 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_13/O
                         net (fo=175, routed)         0.482    17.259    VexRiscv/IBusCachedPlugin_cache/memory_arbitration_isValid_reg
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.383 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3/O
                         net (fo=13, routed)          0.576    17.959    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_3_n_0
    SLICE_X44Y26         LUT3 (Prop_lut3_I1_O)        0.124    18.083 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           0.670    18.753    VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X1Y10         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.482    19.150    VexRiscv/lineLoader_flushCounter_reg[6]
    RAMB18_X1Y10         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.659    19.810    
                         clock uncertainty           -0.057    19.753    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.187    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -18.753    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 5.551ns (58.944%)  route 3.866ns (41.056%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.109ns = ( 19.109 - 10.000 ) 
    Source Clock Delay      (SCD):    9.921ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG/O
                         net (fo=3740, routed)        1.601     9.921    sys_clk
    RAMB18_X0Y6          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.375 r  tag_mem_reg/DOADO[5]
                         net (fo=9, routed)           1.166    13.541    VexRiscv/IBusCachedPlugin_cache/DOADO[5]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.665 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000    13.665    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_40_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.198 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.198    VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_34_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.427 r  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_31/CO[2]
                         net (fo=6, routed)           1.140    15.566    VexRiscv/IBusCachedPlugin_cache/CO[0]
    SLICE_X37Y21         LUT6 (Prop_lut6_I4_O)        0.310    15.876 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_i_2/O
                         net (fo=5, routed)           0.474    16.350    VexRiscv/IBusCachedPlugin_cache_n_84
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124    16.474 f  VexRiscv/memory_MulDivIterativePlugin_rs2[31]_i_3/O
                         net (fo=3, routed)           0.172    16.646    VexRiscv/memory_MulDivIterativePlugin_rs2[31]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.770 r  VexRiscv/execute_to_memory_ENV_CTRL[1]_i_2/O
                         net (fo=289, routed)         0.915    17.685    VexRiscv/dBus_cmd_rValid2
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    17.809 r  VexRiscv/memory_MulDivIterativePlugin_rs2[3]_i_6/O
                         net (fo=1, routed)           0.000    17.809    VexRiscv/memory_MulDivIterativePlugin_rs2[3]_i_6_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.341 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.341    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[3]_i_1_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.455    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[7]_i_1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.569    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[11]_i_1_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.683    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[15]_i_1_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.797    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[19]_i_1_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.911    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[23]_i_1_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.025    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[27]_i_1_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.338 r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    19.338    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]_i_2_n_4
    SLICE_X36Y35         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805    14.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100    14.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    15.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.002 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.578    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.669 r  BUFG/O
                         net (fo=3740, routed)        1.440    19.109    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X36Y35         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]/C
                         clock pessimism              0.659    19.768    
                         clock uncertainty           -0.057    19.711    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.062    19.773    VexRiscv/memory_MulDivIterativePlugin_rs2_reg[31]
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                         -19.338    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.362ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.554     3.564    sys_clk
    SLICE_X53Y26         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     3.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     3.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X52Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.822     4.362    storage_reg_0_15_6_9/WCLK
    SLICE_X52Y26         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.785     3.577    
    SLICE_X52Y26         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.887    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_INSTRUCTION_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.841%)  route 0.151ns (54.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.361ns
    Source Clock Delay      (SCD):    3.565ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.555     3.565    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X36Y19         FDRE                                         r  VexRiscv/decode_to_execute_INSTRUCTION_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.128     3.693 r  VexRiscv/decode_to_execute_INSTRUCTION_reg[3]/Q
                         net (fo=1, routed)           0.151     3.844    VexRiscv/decode_to_execute_INSTRUCTION_reg_n_0_[3]
    SLICE_X35Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.821     4.361    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X35Y19         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]/C
                         clock pessimism             -0.535     3.826    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)        -0.007     3.819    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 VexRiscv/memory_MulDivIterativePlugin_rs1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_MulDivIterativePlugin_accumulator_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.291%)  route 0.144ns (36.709%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.361ns
    Source Clock Delay      (SCD):    3.563ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG/O
                         net (fo=3740, routed)        0.553     3.563    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X35Y29         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     3.704 r  VexRiscv/memory_MulDivIterativePlugin_rs1_reg[19]/Q
                         net (fo=1, routed)           0.144     3.848    VexRiscv/memory_MulDivIterativePlugin_rs1[19]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.045     3.893 r  VexRiscv/memory_MulDivIterativePlugin_accumulator[50]_i_2/O
                         net (fo=1, routed)           0.000     3.893    VexRiscv/memory_MulDivIterativePlugin_accumulator[50]_i_2_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.956 r  VexRiscv/memory_MulDivIterativePlugin_accumulator_reg[50]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.956    VexRiscv/_zz_memory_MulDivIterativePlugin_accumulator[19]
    SLICE_X37Y29         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_accumulator_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG/O
                         net (fo=3740, routed)        0.821     4.361    VexRiscv/lineLoader_flushCounter_reg[6]
    SLICE_X37Y29         FDRE                                         r  VexRiscv/memory_MulDivIterativePlugin_accumulator_reg[50]/C
                         clock pessimism             -0.535     3.826    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.105     3.931    VexRiscv/memory_MulDivIterativePlugin_accumulator_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.931    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y7     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y9     VexRiscv/_zz_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    data_mem_grain13_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12    storage_3_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y12    storage_3_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28    storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29    storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29    storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y4     OSERDESE2_8/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y9     OSERDESE2_9/CLK
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.174ns
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.941    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.456    10.397 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.587    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y27         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     6.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     6.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246     7.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.669 r  BUFG_4/O
                         net (fo=8, routed)           1.505    11.174    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.767    11.941    
                         clock uncertainty           -0.053    11.888    
    SLICE_X65Y27         FDPE (Setup_fdpe_C_D)       -0.047    11.841    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.865%)  route 0.818ns (66.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.941    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.419    10.360 r  FDPE_9/Q
                         net (fo=5, routed)           0.818    11.178    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.745    14.916    
                         clock uncertainty           -0.053    14.863    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    14.164    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.865%)  route 0.818ns (66.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.941    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.419    10.360 r  FDPE_9/Q
                         net (fo=5, routed)           0.818    11.178    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.745    14.916    
                         clock uncertainty           -0.053    14.863    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    14.164    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.865%)  route 0.818ns (66.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.941    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.419    10.360 r  FDPE_9/Q
                         net (fo=5, routed)           0.818    11.178    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.745    14.916    
                         clock uncertainty           -0.053    14.863    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    14.164    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.865%)  route 0.818ns (66.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.941ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.621     9.941    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.419    10.360 r  FDPE_9/Q
                         net (fo=5, routed)           0.818    11.178    idelay_rst
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.745    14.916    
                         clock uncertainty           -0.053    14.863    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.699    14.164    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.938    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.456 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    11.382    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.506 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.696    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.767    14.938    
                         clock uncertainty           -0.053    14.885    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.716    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.938    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.456 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    11.382    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.506 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.696    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.767    14.938    
                         clock uncertainty           -0.053    14.885    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.716    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.938    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.456 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    11.382    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.506 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.696    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.767    14.938    
                         clock uncertainty           -0.053    14.885    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.716    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.527%)  route 1.116ns (63.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.938    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518    10.456 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926    11.382    soc_crg_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    11.506 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.696    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.767    14.938    
                         clock uncertainty           -0.053    14.885    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    14.716    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.773ns (41.515%)  route 1.089ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 14.171 - 5.000 ) 
    Source Clock Delay      (SCD):    9.938ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.014     4.931    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.055 r  clk100_inst/O
                         net (fo=9, routed)           1.425     6.480    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.568 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.224    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.320 r  BUFG_4/O
                         net (fo=8, routed)           1.618     9.938    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478    10.416 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089    11.505    soc_crg_reset_counter[1]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.295    11.800 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.800    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.805     9.572    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.100     9.672 r  clk100_inst/O
                         net (fo=9, routed)           1.246    10.919    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.002 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.578    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.669 r  BUFG_4/O
                         net (fo=8, routed)           1.502    14.171    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.767    14.938    
                         clock uncertainty           -0.053    14.885    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.081    14.966    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.595ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.595    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDPE (Prop_fdpe_C_Q)         0.141     3.736 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.792    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X65Y27         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.853     4.393    idelay_clk
    SLICE_X65Y27         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.798     3.595    
    SLICE_X65Y27         FDPE (Hold_fdpe_C_D)         0.075     3.670    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.756 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.872    soc_crg_reset_counter[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     3.917 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.917    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X65Y25         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.785     3.605    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     3.696    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.696    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.756 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.953    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     3.996 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.996    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     3.723    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.996    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.756 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.953    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     3.996 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.996    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     3.723    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.723    
                         arrival time                           3.996    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.756 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.953    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     3.998 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.998    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     3.713    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.713    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     3.756 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.953    soc_crg_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     3.998 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.998    soc_crg_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     3.712    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.740 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     3.847    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.946 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.002    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.576    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.740 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     3.847    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.946 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.002    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.576    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.740 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     3.847    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.946 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.002    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.576    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.251%)  route 0.163ns (39.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.705     1.682    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  clk100_inst/O
                         net (fo=9, routed)           0.706     2.433    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.483 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.984    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.010 r  BUFG_4/O
                         net (fo=8, routed)           0.582     3.592    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     3.740 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.107     3.847    soc_crg_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     3.946 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     4.002    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.006     2.070    clk100_IBUF_BUFG
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.786     2.912    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.965 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.511    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.540 r  BUFG_4/O
                         net (fo=8, routed)           0.850     4.390    idelay_clk
    SLICE_X64Y25         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.798     3.592    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     3.576    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           4.002    
  -------------------------------------------------------------------
                         slack                                  0.426    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_9/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |     0.096 (r) | FAST    |     1.629 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.514 (r) | FAST    |     6.050 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.949 (r) | FAST    |     8.586 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.877 (f) | FAST    |     8.586 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.946 (r) | FAST    |     8.583 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.874 (f) | FAST    |     8.583 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.959 (r) | FAST    |     8.596 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.887 (f) | FAST    |     8.596 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.959 (r) | FAST    |     8.595 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.887 (f) | FAST    |     8.595 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.947 (r) | FAST    |     8.584 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.875 (f) | FAST    |     8.584 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.976 (r) | FAST    |     8.612 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.904 (f) | FAST    |     8.612 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.976 (r) | FAST    |     8.612 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.904 (f) | FAST    |     8.612 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.949 (r) | FAST    |     8.585 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.877 (f) | FAST    |     8.585 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.954 (r) | FAST    |     8.584 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.882 (f) | FAST    |     8.584 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.950 (r) | FAST    |     8.579 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.878 (f) | FAST    |     8.579 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.951 (r) | FAST    |     8.585 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.879 (f) | FAST    |     8.585 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.952 (r) | FAST    |     8.581 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.880 (f) | FAST    |     8.581 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.937 (r) | FAST    |     8.572 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.865 (f) | FAST    |     8.572 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.936 (r) | FAST    |     8.566 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.864 (f) | FAST    |     8.566 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.953 (r) | FAST    |     8.587 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.881 (f) | FAST    |     8.587 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.942 (r) | FAST    |     8.572 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.870 (f) | FAST    |     8.572 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.428 (r) | SLOW    |      5.706 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.729 (r) | SLOW    |      5.834 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.580 (r) | SLOW    |      5.767 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     16.810 (r) | SLOW    |      5.411 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.134 (r) | SLOW    |      5.582 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     17.121 (r) | SLOW    |      5.530 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     16.972 (r) | SLOW    |      5.474 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     17.283 (r) | SLOW    |      5.636 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.911 (r) | SLOW    |      5.016 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.320 (r) | SLOW    |      4.768 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     16.364 (r) | SLOW    |      5.222 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     16.061 (r) | SLOW    |      5.084 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.516 (r) | SLOW    |      5.306 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.611 (r) | SLOW    |      4.903 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     16.356 (r) | SLOW    |      5.215 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.761 (r) | SLOW    |      4.963 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.996 (r) | SLOW    |      5.064 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     15.430 (r) | SLOW    |      4.848 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.997 (r) | SLOW    |      5.066 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     15.431 (r) | SLOW    |      4.851 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.986 (r) | SLOW    |      6.244 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     20.216 (r) | SLOW    |      6.774 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     19.636 (r) | SLOW    |      6.764 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.615 (r) | SLOW    |      6.790 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     19.275 (r) | SLOW    |      6.657 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.120 (r) | SLOW    |      4.161 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.131 (r) | SLOW    |      4.167 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.132 (r) | SLOW    |      4.169 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.137 (r) | SLOW    |      4.173 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.126 (r) | SLOW    |      4.162 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.125 (r) | SLOW    |      4.159 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.139 (r) | SLOW    |      4.174 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.108 (r) | SLOW    |      4.142 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.122 (r) | SLOW    |      4.156 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.144 (r) | SLOW    |      4.178 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.117 (r) | SLOW    |      4.151 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.108 (r) | SLOW    |      4.142 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.123 (r) | SLOW    |      4.157 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.125 (r) | SLOW    |      4.158 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.141 (r) | SLOW    |      4.177 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.121 (r) | SLOW    |      4.161 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.125 (r) | SLOW    |      4.165 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.132 (r) | SLOW    |      4.169 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.109 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.189 (r) | SLOW    |      4.144 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.195 (r) | SLOW    |      4.149 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.109 (r) | SLOW    |      4.150 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.130 (r) | SLOW    |      4.164 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.140 (r) | SLOW    |      4.176 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     13.036 (r) | SLOW    |      3.856 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     13.036 (r) | SLOW    |      3.858 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     13.037 (r) | SLOW    |      3.848 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     13.034 (r) | SLOW    |      3.843 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     13.035 (r) | SLOW    |      3.855 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     13.034 (r) | SLOW    |      3.826 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     13.034 (r) | SLOW    |      3.826 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     13.035 (r) | SLOW    |      3.854 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     13.023 (r) | SLOW    |      3.838 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     13.020 (r) | SLOW    |      3.838 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     13.030 (r) | SLOW    |      3.847 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     13.023 (r) | SLOW    |      3.841 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     13.031 (r) | SLOW    |      3.861 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     13.022 (r) | SLOW    |      3.854 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     13.030 (r) | SLOW    |      3.846 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     13.022 (r) | SLOW    |      3.848 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.113 (r) | SLOW    |      4.148 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.118 (r) | SLOW    |      4.158 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.110 (r) | SLOW    |      4.144 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.102 (r) | SLOW    |      4.136 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.659 (r) | SLOW    |      4.469 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.652 (r) | SLOW    |      4.473 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.660 (r) | SLOW    |      4.471 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.653 (r) | SLOW    |      4.476 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.630 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.747 ns
Ideal Clock Offset to Actual Clock: 5.738 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.949 (r) | FAST    |   8.586 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.877 (f) | FAST    |   8.586 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.946 (r) | FAST    |   8.583 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.874 (f) | FAST    |   8.583 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.959 (r) | FAST    |   8.596 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.887 (f) | FAST    |   8.596 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.959 (r) | FAST    |   8.595 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.887 (f) | FAST    |   8.595 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.947 (r) | FAST    |   8.584 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.875 (f) | FAST    |   8.584 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.976 (r) | FAST    |   8.612 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.904 (f) | FAST    |   8.612 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.976 (r) | FAST    |   8.612 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.904 (f) | FAST    |   8.612 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.949 (r) | FAST    |   8.585 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.877 (f) | FAST    |   8.585 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.954 (r) | FAST    |   8.584 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.882 (f) | FAST    |   8.584 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.950 (r) | FAST    |   8.579 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.878 (f) | FAST    |   8.579 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.951 (r) | FAST    |   8.585 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.879 (f) | FAST    |   8.585 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.952 (r) | FAST    |   8.581 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.880 (f) | FAST    |   8.581 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.937 (r) | FAST    |   8.572 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.865 (f) | FAST    |   8.572 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.936 (r) | FAST    |   8.566 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.864 (f) | FAST    |   8.566 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.953 (r) | FAST    |   8.587 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.881 (f) | FAST    |   8.587 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.942 (r) | FAST    |   8.572 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.870 (f) | FAST    |   8.572 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.864 (f) | FAST    |   8.612 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.120 (r) | SLOW    |   4.161 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.131 (r) | SLOW    |   4.167 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.132 (r) | SLOW    |   4.169 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.137 (r) | SLOW    |   4.173 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.126 (r) | SLOW    |   4.162 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.125 (r) | SLOW    |   4.159 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.139 (r) | SLOW    |   4.174 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.108 (r) | SLOW    |   4.142 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.122 (r) | SLOW    |   4.156 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.144 (r) | SLOW    |   4.178 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.117 (r) | SLOW    |   4.151 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.108 (r) | SLOW    |   4.142 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.123 (r) | SLOW    |   4.157 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.125 (r) | SLOW    |   4.158 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.144 (r) | SLOW    |   4.142 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.141 (r) | SLOW    |   4.177 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.121 (r) | SLOW    |   4.161 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.125 (r) | SLOW    |   4.165 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.141 (r) | SLOW    |   4.161 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.130 (r) | SLOW    |   4.164 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.140 (r) | SLOW    |   4.176 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.140 (r) | SLOW    |   4.164 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.409 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.428 (r) | SLOW    |   3.856 (r) | FAST    |    2.107 |
ddram_dq[1]        |   17.729 (r) | SLOW    |   3.858 (r) | FAST    |    2.409 |
ddram_dq[2]        |   17.580 (r) | SLOW    |   3.848 (r) | FAST    |    2.260 |
ddram_dq[3]        |   16.810 (r) | SLOW    |   3.843 (r) | FAST    |    1.489 |
ddram_dq[4]        |   17.134 (r) | SLOW    |   3.855 (r) | FAST    |    1.814 |
ddram_dq[5]        |   17.121 (r) | SLOW    |   3.826 (r) | FAST    |    1.801 |
ddram_dq[6]        |   16.972 (r) | SLOW    |   3.826 (r) | FAST    |    1.652 |
ddram_dq[7]        |   17.283 (r) | SLOW    |   3.854 (r) | FAST    |    1.963 |
ddram_dq[8]        |   15.911 (r) | SLOW    |   3.838 (r) | FAST    |    0.591 |
ddram_dq[9]        |   15.320 (r) | SLOW    |   3.838 (r) | FAST    |    0.012 |
ddram_dq[10]       |   16.364 (r) | SLOW    |   3.847 (r) | FAST    |    1.044 |
ddram_dq[11]       |   16.061 (r) | SLOW    |   3.841 (r) | FAST    |    0.741 |
ddram_dq[12]       |   16.516 (r) | SLOW    |   3.861 (r) | FAST    |    1.196 |
ddram_dq[13]       |   15.611 (r) | SLOW    |   3.854 (r) | FAST    |    0.291 |
ddram_dq[14]       |   16.356 (r) | SLOW    |   3.846 (r) | FAST    |    1.036 |
ddram_dq[15]       |   15.761 (r) | SLOW    |   3.848 (r) | FAST    |    0.441 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.729 (r) | SLOW    |   3.826 (r) | FAST    |    2.409 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.568 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.996 (r) | SLOW    |   4.469 (r) | FAST    |    0.567 |
ddram_dqs_n[1]     |   15.430 (r) | SLOW    |   4.473 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.997 (r) | SLOW    |   4.471 (r) | FAST    |    0.568 |
ddram_dqs_p[1]     |   15.431 (r) | SLOW    |   4.476 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.997 (r) | SLOW    |   4.469 (r) | FAST    |    0.568 |
-------------------+--------------+---------+-------------+---------+----------+




