// Seed: 3282903078
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  type_5(
      id_1, id_5, 1
  );
  always @(posedge 1'b0) begin
    id_1 <= 1;
  end
endmodule
