

================================================================
== Vivado HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sat Aug  1 10:34:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  200|  200|         4|          -|          -|    50|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   50|   50|         2|          1|          1|    50|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     15|       0|   1081|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|     128|    125|
|Multiplexer      |        -|      -|       -|    900|
|Register         |        -|      -|    1356|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     15|    1484|   2106|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_50u_8u_s_bVr  |        0|  64|  100|   200|   32|     1|         6400|
    |acc_U  |pool_2u_50u_8u_s_bWr  |        0|  64|   25|    50|   32|     1|         1600|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  125|   250|   64|     2|         8000|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_1016_p2               |     *    |      3|  0|  20|          32|          32|
    |bound1_fu_1001_p2                  |     *    |      3|  0|  20|          31|          32|
    |bound2_fu_1010_p2                  |     *    |      3|  0|  20|          32|          31|
    |tmp1_fu_955_p2                     |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_959_p2                     |     *    |      3|  0|  20|          32|          32|
    |ch_1_fu_1095_p2                    |     +    |      0|  0|  39|          32|           1|
    |ch_2_fu_1124_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_fu_1025_p2                       |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next1_fu_1036_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next2_fu_1182_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_1047_p2    |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_1071_p2     |     +    |      0|  0|  40|          33|           1|
    |j_1_fu_888_p2                      |     +    |      0|  0|  15|           6|           1|
    |outch_1_fu_1248_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_1_fu_1188_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_26_fu_1237_p2                  |     +    |      0|  0|  15|           9|           9|
    |tmp_29_fu_1147_p2                  |     +    |      0|  0|  15|           9|           9|
    |xp_1_fu_1172_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state69_pp1_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state76_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_514                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1053_p2               |   icmp   |      0|  0|  18|          31|          31|
    |exitcond2_fu_1194_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond3_fu_1077_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_1031_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten2_fu_1177_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_1042_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_1066_p2        |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_1020_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_12_fu_1157_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_1100_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_1_fu_882_p2                    |   icmp   |      0|  0|  11|           6|           5|
    |tmp_5_fu_907_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |tmp_8_fu_1118_p2                   |   icmp   |      0|  0|  11|           6|           5|
    |tmp_s_fu_861_p2                    |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state64_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_927_p2                   |    or    |      0|  0|   8|           8|           2|
    |tmp_20_fu_941_p2                   |    or    |      0|  0|   8|           8|           2|
    |tmp_7_fu_913_p2                    |    or    |      0|  0|   8|           8|           1|
    |acc_load_1_valIn_V_fu_1106_p3      |  select  |      0|  0|  32|           1|          32|
    |ch_mid2_fu_1083_p3                 |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1200_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_13_fu_1163_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_4_mid2_v_fu_1208_p3            |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_1058_p3                 |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     15|  0|1081|         984|         767|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_loc_reg_726                   |    9|          2|   32|         64|
    |acc_address0                             |   15|          3|    6|         18|
    |acc_address1                             |  233|         54|    6|        324|
    |acc_d1                                   |   15|          3|   32|         96|
    |ap_NS_fsm                                |  329|         74|    1|         74|
    |ap_done                                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |   15|          3|    1|          3|
    |ap_phi_mux_ch_phi_fu_806_p4              |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_795_p4  |    9|          2|   33|         66|
    |ap_phi_mux_outpix_phi_fu_839_p4          |    9|          2|   31|         62|
    |buf_address0                             |   15|          3|    8|         24|
    |buf_address1                             |   38|          7|    8|         56|
    |buf_d1                                   |   15|          3|   32|         96|
    |ch2_reg_813                              |    9|          2|    6|         12|
    |ch_reg_802                               |    9|          2|   32|         64|
    |i3_reg_747                               |    9|          2|   32|         64|
    |in_V_V_blk_n                             |    9|          2|    1|          2|
    |indvar_flatten1_reg_758                  |    9|          2|   63|        126|
    |indvar_flatten2_reg_824                  |    9|          2|   63|        126|
    |indvar_flatten6_reg_769                  |    9|          2|   32|         64|
    |indvar_flatten_reg_791                   |    9|          2|   33|         66|
    |j_reg_736                                |    9|          2|    6|         12|
    |out_V_V_blk_n                            |    9|          2|    1|          2|
    |out_V_V_din                              |   15|          3|   32|         96|
    |outch_reg_846                            |    9|          2|   32|         64|
    |outpix_reg_835                           |    9|          2|   31|         62|
    |real_start                               |    9|          2|    1|          2|
    |xp_reg_780                               |    9|          2|   31|         62|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  900|        199|  622|       1781|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IFMCH_curr                     |  32|   0|   32|          0|
    |IFMCH_curr_loc_reg_726         |  32|   0|   32|          0|
    |IFMDim_curr                    |  32|   0|   32|          0|
    |KER_bound_reg_1339             |  32|   0|   32|          0|
    |acc_addr_3_reg_1422            |   6|   0|    6|          0|
    |acc_addr_4_reg_1391            |   6|   0|    6|          0|
    |ap_CS_fsm                      |  73|   0|   73|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |bound1_reg_1329                |  63|   0|   63|          0|
    |bound2_reg_1334                |  63|   0|   63|          0|
    |buf_addr_2_reg_1447            |   8|   0|    8|          0|
    |buf_addr_3_reg_1416            |   8|   0|    8|          0|
    |ch2_reg_813                    |   6|   0|    6|          0|
    |ch_1_reg_1397                  |  32|   0|   32|          0|
    |ch_mid2_reg_1385               |  32|   0|   32|          0|
    |ch_reg_802                     |  32|   0|   32|          0|
    |exitcond_flatten2_reg_1433     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1376      |   1|   0|    1|          0|
    |exitcond_reg_1344              |   1|   0|    1|          0|
    |i3_reg_747                     |  32|   0|   32|          0|
    |indvar_flatten1_reg_758        |  63|   0|   63|          0|
    |indvar_flatten2_reg_824        |  63|   0|   63|          0|
    |indvar_flatten6_reg_769        |  32|   0|   32|          0|
    |indvar_flatten_next1_reg_1356  |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1365  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1380   |  33|   0|   33|          0|
    |indvar_flatten_reg_791         |  33|   0|   33|          0|
    |j_1_reg_1288                   |   6|   0|    6|          0|
    |j_reg_736                      |   6|   0|    6|          0|
    |outch_reg_846                  |  32|   0|   32|          0|
    |outpix_reg_835                 |  31|   0|   31|          0|
    |reg_857                        |  32|   0|   32|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp1_reg_1304                  |  32|   0|   32|          0|
    |tmp2_reg_1309                  |  32|   0|   32|          0|
    |tmp_22_reg_1319                |  32|   0|   33|          1|
    |tmp_23_reg_1324                |  31|   0|   32|          1|
    |tmp_27_reg_1402                |   9|   0|    9|          0|
    |tmp_2_reg_1293                 |   6|   0|    8|          2|
    |tmp_3_reg_1314                 |  31|   0|   31|          0|
    |tmp_4_mid2_v_reg_1442          |  31|   0|   31|          0|
    |tmp_5_reg_1300                 |   1|   0|    1|          0|
    |tmp_8_reg_1407                 |   1|   0|    1|          0|
    |tmp_V_10_reg_1270              |  32|   0|   32|          0|
    |tmp_V_12_reg_1277              |  32|   0|   32|          0|
    |tmp_V_2_reg_1254               |  32|   0|   32|          0|
    |tmp_V_4_reg_1259               |  32|   0|   32|          0|
    |tmp_V_6_reg_1265               |  32|   0|   32|          0|
    |xp_mid2_reg_1370               |  31|   0|   31|          0|
    |xp_reg_780                     |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1356|   0| 1360|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 50u, 8u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V      |    pointer   |
+----------------+-----+-----+------------+-------------------+--------------+

