// Seed: 4190211309
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (id_6 == id_3) begin : LABEL_0
      deassign id_2.id_2;
    end
  end
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
