// Generated by CIRCT unknown git version
module mig(	// file.cleaned.mlir:2:3
  inout  [15:0]  ddr2_dq,	// file.cleaned.mlir:2:24
  inout  [1:0]   ddr2_dqs_n,	// file.cleaned.mlir:2:46
                 ddr2_dqs_p,	// file.cleaned.mlir:2:70
  input          sys_clk_i,	// file.cleaned.mlir:2:91
  input  [26:0]  app_addr,	// file.cleaned.mlir:2:111
  input  [2:0]   app_cmd,	// file.cleaned.mlir:2:131
  input          app_en,	// file.cleaned.mlir:2:149
  input  [127:0] app_wdf_data,	// file.cleaned.mlir:2:166
  input          app_wdf_end,	// file.cleaned.mlir:2:191
  input  [15:0]  app_wdf_mask,	// file.cleaned.mlir:2:213
  input          app_wdf_wren,	// file.cleaned.mlir:2:237
                 app_sr_req,	// file.cleaned.mlir:2:260
                 app_ref_req,	// file.cleaned.mlir:2:281
                 app_zq_req,	// file.cleaned.mlir:2:303
  input  [11:0]  device_temp_i,	// file.cleaned.mlir:2:324
  input          sys_rst,	// file.cleaned.mlir:2:349
  output [12:0]  ddr2_addr,	// file.cleaned.mlir:2:368
  output [2:0]   ddr2_ba,	// file.cleaned.mlir:2:389
  output         ddr2_ras_n,	// file.cleaned.mlir:2:407
                 ddr2_cas_n,	// file.cleaned.mlir:2:428
                 ddr2_we_n,	// file.cleaned.mlir:2:449
                 ddr2_ck_p,	// file.cleaned.mlir:2:469
                 ddr2_ck_n,	// file.cleaned.mlir:2:489
                 ddr2_cke,	// file.cleaned.mlir:2:509
                 ddr2_cs_n,	// file.cleaned.mlir:2:528
  output [1:0]   ddr2_dm,	// file.cleaned.mlir:2:548
  output         ddr2_odt,	// file.cleaned.mlir:2:566
  output [127:0] app_rd_data,	// file.cleaned.mlir:2:585
  output         app_rd_data_end,	// file.cleaned.mlir:2:609
                 app_rd_data_valid,	// file.cleaned.mlir:2:635
                 app_rdy,	// file.cleaned.mlir:2:663
                 app_wdf_rdy,	// file.cleaned.mlir:2:681
                 app_sr_active,	// file.cleaned.mlir:2:703
                 app_ref_ack,	// file.cleaned.mlir:2:727
                 app_zq_ack,	// file.cleaned.mlir:2:749
                 ui_clk,	// file.cleaned.mlir:2:770
                 ui_clk_sync_rst,	// file.cleaned.mlir:2:787
                 init_calib_complete	// file.cleaned.mlir:2:813
);

  assign ddr2_addr = 13'h0;	// file.cleaned.mlir:7:15, :8:5
  assign ddr2_ba = 3'h0;	// file.cleaned.mlir:6:14, :8:5
  assign ddr2_ras_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_cas_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_we_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_ck_p = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_ck_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_cke = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_cs_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ddr2_dm = 2'h0;	// file.cleaned.mlir:4:14, :8:5
  assign ddr2_odt = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_rd_data = 128'h0;	// file.cleaned.mlir:3:16, :8:5
  assign app_rd_data_end = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_rd_data_valid = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_rdy = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_wdf_rdy = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_sr_active = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_ref_ack = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign app_zq_ack = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ui_clk = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ui_clk_sync_rst = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign init_calib_complete = 1'h0;	// file.cleaned.mlir:5:14, :8:5
endmodule

