{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@177:215@HdlStmProcess", "    end\n  end\n\n  // FSM next state logic\n\n  always @(*) begin\n    case (transfer_state)\n      IDLE : begin\n        transfer_state_next <= (start_transfer == 1'b1) ? CS_LOW : IDLE;\n      end\n      CS_LOW : begin\n        transfer_state_next <= CNTRL0_LOW;\n      end\n      CNTRL0_LOW : begin\n        transfer_state_next <= (counter != 2'b11) ? CNTRL0_LOW : CNTRL0_HIGH;\n      end\n      CNTRL0_HIGH : begin\n        transfer_state_next <= (counter != 2'b11) ? CNTRL0_HIGH :\n                               ((wr_req_d == 1'b1) || (rd_req_d == 1'b1)) ? CS_HIGH : CNTRL1_LOW;\n      end\n      CNTRL1_LOW : begin\n        transfer_state_next <= (counter != 2'b11) ? CNTRL1_LOW : CNTRL1_HIGH;\n      end\n      CNTRL1_HIGH : begin\n        transfer_state_next <= (counter != 2'b11) ? CNTRL1_HIGH : CS_HIGH;\n      end\n      CS_HIGH : begin\n        transfer_state_next <= (burst_length == burst_counter) ? IDLE : CNTRL0_LOW;\n      end\n      default : begin\n        transfer_state_next <= IDLE;\n      end\n    endcase\n  end\n\n  // data valid for the register access and m_axis interface\n\n  assign rd_db_valid = ((counter == 2'b0) && ((transfer_state == CNTRL0_HIGH) || (transfer_state == CNTRL1_HIGH))) ? 1'b1 : 1'b0;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[191, "        transfer_state_next <= (counter != 2'b11) ? CNTRL0_LOW : CNTRL0_HIGH;\n"], [194, "        transfer_state_next <= (counter != 2'b11) ? CNTRL0_HIGH :\n"], [198, "        transfer_state_next <= (counter != 2'b11) ? CNTRL1_LOW : CNTRL1_HIGH;\n"], [201, "        transfer_state_next <= (counter != 2'b11) ? CNTRL1_HIGH : CS_HIGH;\n"]], "Add": [[191, "        transfer_state_next <= (width_counter != 2'b11) ? CNTRL0_LOW : CNTRL0_HIGH;\n"], [194, "        transfer_state_next <= (width_counter != 2'b11) ? CNTRL0_HIGH :\n"], [198, "        transfer_state_next <= (width_counter != 2'b11) ? CNTRL1_LOW : CNTRL1_HIGH;\n"], [201, "        transfer_state_next <= (width_counter != 2'b11) ? CNTRL1_HIGH : CS_HIGH;\n"]]}}