Analysis & Synthesis report for final_task
Tue Feb 22 23:54:39 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |block|sm_bot:inst|action_to_take
 11. State Machine - |block|sm_bot:inst|S_Start
 12. State Machine - |block|sm_bot:inst|work_to_do
 13. State Machine - |block|sm_bot:inst|current_node_task
 14. State Machine - |block|sm_bot:inst|detection_status
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: sm_bot:inst
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 22 23:54:39 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; final_task                                  ;
; Top-level Entity Name              ; block                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,812                                       ;
;     Total combinational functions  ; 4,408                                       ;
;     Dedicated logic registers      ; 1,741                                       ;
; Total registers                    ; 1741                                        ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; block              ; final_task         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; new_core.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Final task/new_core.v                                                         ;             ;
; block.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Nipun/Desktop/Final task/block.bdf                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                    ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_a524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/altsyncram_a524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                  ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                       ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Final task/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sldb76168b2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 4,812                       ;
;                                             ;                             ;
; Total combinational functions               ; 4408                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 2635                        ;
;     -- 3 input functions                    ; 1058                        ;
;     -- <=2 input functions                  ; 715                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 3630                        ;
;     -- arithmetic mode                      ; 778                         ;
;                                             ;                             ;
; Total registers                             ; 1741                        ;
;     -- Dedicated logic registers            ; 1741                        ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 1                           ;
; Total memory bits                           ; 3584                        ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; sm_bot:inst|S_Start.0000001 ;
; Maximum fan-out                             ; 1969                        ;
; Total fan-out                               ; 20907                       ;
; Average fan-out                             ; 3.38                        ;
+---------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |block                                                                                                                                  ; 4408 (1)            ; 1741 (0)                  ; 3584        ; 0            ; 0       ; 0         ; 1    ; 0            ; |block                                                                                                                                                                                                                                                                                                                                            ; block                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 383 (2)             ; 608 (56)                  ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 381 (0)             ; 552 (0)                   ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 381 (88)            ; 552 (186)                 ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a524:auto_generated                                                                                                                                                 ; altsyncram_a524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 67 (1)              ; 156 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 56 (0)              ; 140 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56 (0)              ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 89 (8)              ; 75 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; cntr_jgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 28 (28)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sm_bot:inst|                                                                                                                        ; 3901 (3901)         ; 1043 (1043)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block|sm_bot:inst                                                                                                                                                                                                                                                                                                                                ; sm_bot                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 28           ; 128          ; 28           ; 3584 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block|sm_bot:inst|action_to_take                                                                                                                                                              ;
+----------------------------+----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------------------+
; Name                       ; action_to_take.go_st ; action_to_take.turn_A ; action_to_take.turn_L_arc ; action_to_take.turn_L ; action_to_take.turn_R_arc ; action_to_take.turn_R ; action_to_take.follow_line ;
+----------------------------+----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------------------+
; action_to_take.follow_line ; 0                    ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                          ;
; action_to_take.turn_R      ; 0                    ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 1                          ;
; action_to_take.turn_R_arc  ; 0                    ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 1                          ;
; action_to_take.turn_L      ; 0                    ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 1                          ;
; action_to_take.turn_L_arc  ; 0                    ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 1                          ;
; action_to_take.turn_A      ; 0                    ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                          ;
; action_to_take.go_st       ; 1                    ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                          ;
+----------------------------+----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------+
; State Machine - |block|sm_bot:inst|S_Start ;
+-----------------+--------------------------+
; Name            ; S_Start.0000001          ;
+-----------------+--------------------------+
; S_Start.0000000 ; 0                        ;
; S_Start.0000001 ; 1                        ;
+-----------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block|sm_bot:inst|work_to_do                                                                                                                                                                                                    ;
+-------------------------------+-----------------+------------------------------+------------------------+------------------------+---------------------------+-------------------------------+--------------------+------------------------------+
; Name                          ; work_to_do.make ; work_to_do.make_path_invers1 ; work_to_do.make_path_2 ; work_to_do.make_path_1 ; work_to_do.two_loop_check ; work_to_do.current_loop_check ; work_to_do.check_l ; work_to_do.make_path_invers2 ;
+-------------------------------+-----------------+------------------------------+------------------------+------------------------+---------------------------+-------------------------------+--------------------+------------------------------+
; work_to_do.check_l            ; 0               ; 0                            ; 0                      ; 0                      ; 0                         ; 0                             ; 0                  ; 0                            ;
; work_to_do.current_loop_check ; 0               ; 0                            ; 0                      ; 0                      ; 0                         ; 1                             ; 1                  ; 0                            ;
; work_to_do.two_loop_check     ; 0               ; 0                            ; 0                      ; 0                      ; 1                         ; 0                             ; 1                  ; 0                            ;
; work_to_do.make_path_1        ; 0               ; 0                            ; 0                      ; 1                      ; 0                         ; 0                             ; 1                  ; 0                            ;
; work_to_do.make_path_2        ; 0               ; 0                            ; 1                      ; 0                      ; 0                         ; 0                             ; 1                  ; 0                            ;
; work_to_do.make_path_invers1  ; 0               ; 1                            ; 0                      ; 0                      ; 0                         ; 0                             ; 1                  ; 0                            ;
; work_to_do.make               ; 1               ; 0                            ; 0                      ; 0                      ; 0                         ; 0                             ; 1                  ; 0                            ;
; work_to_do.make_path_invers2  ; 0               ; 0                            ; 0                      ; 0                      ; 0                         ; 0                             ; 1                  ; 1                            ;
+-------------------------------+-----------------+------------------------------+------------------------+------------------------+---------------------------+-------------------------------+--------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block|sm_bot:inst|current_node_task                                                                                                  ;
+-----------------------------------------+-----------------------------------+-------------------------------+-----------------------------------------+
; Name                                    ; current_node_task.nodes_to_decide ; current_node_task.node_follow ; current_node_task.algorithm_calculation ;
+-----------------------------------------+-----------------------------------+-------------------------------+-----------------------------------------+
; current_node_task.nodes_to_decide       ; 0                                 ; 0                             ; 0                                       ;
; current_node_task.algorithm_calculation ; 1                                 ; 0                             ; 1                                       ;
; current_node_task.node_follow           ; 1                                 ; 1                             ; 0                                       ;
+-----------------------------------------+-----------------------------------+-------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block|sm_bot:inst|detection_status                                                                                                 ;
+-------------------------------+-------------------------------+---------------------------+----------------------------+----------------------------+
; Name                          ; detection_status.not_detected ; detection_status.detected ; detection_status.detecting ; detection_status.to_detect ;
+-------------------------------+-------------------------------+---------------------------+----------------------------+----------------------------+
; detection_status.to_detect    ; 0                             ; 0                         ; 0                          ; 0                          ;
; detection_status.detecting    ; 0                             ; 0                         ; 1                          ; 1                          ;
; detection_status.detected     ; 0                             ; 1                         ; 0                          ; 1                          ;
; detection_status.not_detected ; 1                             ; 0                         ; 0                          ; 1                          ;
+-------------------------------+-------------------------------+---------------------------+----------------------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+-------------------------------------------+-----------------------------------------+
; Register name                             ; Reason for Removal                      ;
+-------------------------------------------+-----------------------------------------+
; sm_bot:inst|start_node[0]                 ; Stuck at VCC due to stuck port data_in  ;
; sm_bot:inst|start_node[1..4]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|start_node[5]                 ; Stuck at VCC due to stuck port data_in  ;
; sm_bot:inst|start_node[6]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|current_process               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|current_unit[0,2]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[0][4]                 ; Merged with sm_bot:inst|visited[0][6]   ;
; sm_bot:inst|visited[0][2]                 ; Merged with sm_bot:inst|visited[0][6]   ;
; sm_bot:inst|visited[1][2]                 ; Merged with sm_bot:inst|visited[1][6]   ;
; sm_bot:inst|visited[1][3]                 ; Merged with sm_bot:inst|visited[1][5]   ;
; sm_bot:inst|visited[1][1]                 ; Merged with sm_bot:inst|visited[1][5]   ;
; sm_bot:inst|visited[2][4]                 ; Merged with sm_bot:inst|visited[2][6]   ;
; sm_bot:inst|visited[2][2]                 ; Merged with sm_bot:inst|visited[2][6]   ;
; sm_bot:inst|visited[2][1]                 ; Merged with sm_bot:inst|visited[2][5]   ;
; sm_bot:inst|visited[3][3]                 ; Merged with sm_bot:inst|visited[3][5]   ;
; sm_bot:inst|visited[3][1]                 ; Merged with sm_bot:inst|visited[3][5]   ;
; sm_bot:inst|visited[4][4]                 ; Merged with sm_bot:inst|visited[4][6]   ;
; sm_bot:inst|visited[4][2]                 ; Merged with sm_bot:inst|visited[4][6]   ;
; sm_bot:inst|visited[5][2]                 ; Merged with sm_bot:inst|visited[5][6]   ;
; sm_bot:inst|visited[5][3]                 ; Merged with sm_bot:inst|visited[5][5]   ;
; sm_bot:inst|visited[5][1]                 ; Merged with sm_bot:inst|visited[5][5]   ;
; sm_bot:inst|visited[6][4]                 ; Merged with sm_bot:inst|visited[6][6]   ;
; sm_bot:inst|visited[6][2]                 ; Merged with sm_bot:inst|visited[6][6]   ;
; sm_bot:inst|visited[6][1]                 ; Merged with sm_bot:inst|visited[6][5]   ;
; sm_bot:inst|visited[7][3]                 ; Merged with sm_bot:inst|visited[7][5]   ;
; sm_bot:inst|visited[7][1]                 ; Merged with sm_bot:inst|visited[7][5]   ;
; sm_bot:inst|visited[8][4]                 ; Merged with sm_bot:inst|visited[8][6]   ;
; sm_bot:inst|visited[8][2]                 ; Merged with sm_bot:inst|visited[8][6]   ;
; sm_bot:inst|visited[9][2]                 ; Merged with sm_bot:inst|visited[9][6]   ;
; sm_bot:inst|visited[9][3]                 ; Merged with sm_bot:inst|visited[9][5]   ;
; sm_bot:inst|visited[9][1]                 ; Merged with sm_bot:inst|visited[9][5]   ;
; sm_bot:inst|visited[10][4]                ; Merged with sm_bot:inst|visited[10][6]  ;
; sm_bot:inst|visited[10][2]                ; Merged with sm_bot:inst|visited[10][6]  ;
; sm_bot:inst|visited[10][1]                ; Merged with sm_bot:inst|visited[10][5]  ;
; sm_bot:inst|visited[11][3]                ; Merged with sm_bot:inst|visited[11][5]  ;
; sm_bot:inst|visited[11][1]                ; Merged with sm_bot:inst|visited[11][5]  ;
; sm_bot:inst|visited[12][4]                ; Merged with sm_bot:inst|visited[12][6]  ;
; sm_bot:inst|visited[12][2]                ; Merged with sm_bot:inst|visited[12][6]  ;
; sm_bot:inst|visited[13][2]                ; Merged with sm_bot:inst|visited[13][6]  ;
; sm_bot:inst|visited[13][3]                ; Merged with sm_bot:inst|visited[13][5]  ;
; sm_bot:inst|visited[13][1]                ; Merged with sm_bot:inst|visited[13][5]  ;
; sm_bot:inst|visited[14][4]                ; Merged with sm_bot:inst|visited[14][6]  ;
; sm_bot:inst|visited[14][2]                ; Merged with sm_bot:inst|visited[14][6]  ;
; sm_bot:inst|visited[14][1]                ; Merged with sm_bot:inst|visited[14][5]  ;
; sm_bot:inst|visited[15][3]                ; Merged with sm_bot:inst|visited[15][5]  ;
; sm_bot:inst|visited[15][1]                ; Merged with sm_bot:inst|visited[15][5]  ;
; sm_bot:inst|visited[16][4]                ; Merged with sm_bot:inst|visited[16][6]  ;
; sm_bot:inst|visited[16][2]                ; Merged with sm_bot:inst|visited[16][6]  ;
; sm_bot:inst|visited[17][2]                ; Merged with sm_bot:inst|visited[17][6]  ;
; sm_bot:inst|visited[17][3]                ; Merged with sm_bot:inst|visited[17][5]  ;
; sm_bot:inst|visited[17][1]                ; Merged with sm_bot:inst|visited[17][5]  ;
; sm_bot:inst|visited[18][4]                ; Merged with sm_bot:inst|visited[18][6]  ;
; sm_bot:inst|visited[18][2]                ; Merged with sm_bot:inst|visited[18][6]  ;
; sm_bot:inst|visited[18][1]                ; Merged with sm_bot:inst|visited[18][5]  ;
; sm_bot:inst|visited[19][3]                ; Merged with sm_bot:inst|visited[19][5]  ;
; sm_bot:inst|visited[19][1]                ; Merged with sm_bot:inst|visited[19][5]  ;
; sm_bot:inst|visited[20][4]                ; Merged with sm_bot:inst|visited[20][6]  ;
; sm_bot:inst|visited[20][2]                ; Merged with sm_bot:inst|visited[20][6]  ;
; sm_bot:inst|visited[21][2]                ; Merged with sm_bot:inst|visited[21][6]  ;
; sm_bot:inst|visited[21][3]                ; Merged with sm_bot:inst|visited[21][5]  ;
; sm_bot:inst|visited[21][1]                ; Merged with sm_bot:inst|visited[21][5]  ;
; sm_bot:inst|visited[22][4]                ; Merged with sm_bot:inst|visited[22][6]  ;
; sm_bot:inst|visited[22][2]                ; Merged with sm_bot:inst|visited[22][6]  ;
; sm_bot:inst|visited[22][1]                ; Merged with sm_bot:inst|visited[22][5]  ;
; sm_bot:inst|visited[23][3]                ; Merged with sm_bot:inst|visited[23][5]  ;
; sm_bot:inst|visited[23][1]                ; Merged with sm_bot:inst|visited[23][5]  ;
; sm_bot:inst|visited[24][4]                ; Merged with sm_bot:inst|visited[24][6]  ;
; sm_bot:inst|visited[24][2]                ; Merged with sm_bot:inst|visited[24][6]  ;
; sm_bot:inst|visited[25][3]                ; Merged with sm_bot:inst|visited[25][6]  ;
; sm_bot:inst|visited[25][1]                ; Merged with sm_bot:inst|visited[25][6]  ;
; sm_bot:inst|visited[25][2]                ; Merged with sm_bot:inst|visited[25][4]  ;
; sm_bot:inst|visited[26][4]                ; Merged with sm_bot:inst|visited[26][6]  ;
; sm_bot:inst|visited[26][2]                ; Merged with sm_bot:inst|visited[26][6]  ;
; sm_bot:inst|visited[26][1]                ; Merged with sm_bot:inst|visited[26][5]  ;
; sm_bot:inst|visited[27][2]                ; Merged with sm_bot:inst|visited[27][6]  ;
; sm_bot:inst|visited[27][3]                ; Merged with sm_bot:inst|visited[27][5]  ;
; sm_bot:inst|visited[27][1]                ; Merged with sm_bot:inst|visited[27][5]  ;
; sm_bot:inst|visited[28][4]                ; Merged with sm_bot:inst|visited[28][6]  ;
; sm_bot:inst|visited[28][2]                ; Merged with sm_bot:inst|visited[28][6]  ;
; sm_bot:inst|visited[29][2]                ; Merged with sm_bot:inst|visited[29][6]  ;
; sm_bot:inst|visited[29][3]                ; Merged with sm_bot:inst|visited[29][5]  ;
; sm_bot:inst|visited[29][1]                ; Merged with sm_bot:inst|visited[29][5]  ;
; sm_bot:inst|visited[30][4]                ; Merged with sm_bot:inst|visited[30][6]  ;
; sm_bot:inst|visited[30][2]                ; Merged with sm_bot:inst|visited[30][6]  ;
; sm_bot:inst|visited[30][1]                ; Merged with sm_bot:inst|visited[30][5]  ;
; sm_bot:inst|visited[31][2]                ; Merged with sm_bot:inst|visited[31][6]  ;
; sm_bot:inst|visited[31][3]                ; Merged with sm_bot:inst|visited[31][5]  ;
; sm_bot:inst|visited[31][1]                ; Merged with sm_bot:inst|visited[31][5]  ;
; sm_bot:inst|visited[32][4]                ; Merged with sm_bot:inst|visited[32][6]  ;
; sm_bot:inst|visited[32][2]                ; Merged with sm_bot:inst|visited[32][6]  ;
; sm_bot:inst|visited[33][2]                ; Merged with sm_bot:inst|visited[33][6]  ;
; sm_bot:inst|visited[33][3]                ; Merged with sm_bot:inst|visited[33][5]  ;
; sm_bot:inst|visited[33][1]                ; Merged with sm_bot:inst|visited[33][5]  ;
; sm_bot:inst|visited[34][4]                ; Merged with sm_bot:inst|visited[34][6]  ;
; sm_bot:inst|visited[34][2]                ; Merged with sm_bot:inst|visited[34][6]  ;
; sm_bot:inst|visited[34][1]                ; Merged with sm_bot:inst|visited[34][5]  ;
; sm_bot:inst|visited[35][3]                ; Merged with sm_bot:inst|visited[35][5]  ;
; sm_bot:inst|visited[35][1]                ; Merged with sm_bot:inst|visited[35][5]  ;
; sm_bot:inst|visited[36][4]                ; Merged with sm_bot:inst|visited[36][6]  ;
; sm_bot:inst|visited[36][2]                ; Merged with sm_bot:inst|visited[36][6]  ;
; sm_bot:inst|visited[36][1]                ; Merged with sm_bot:inst|visited[36][5]  ;
; sm_bot:inst|visited[0][3]                 ; Merged with sm_bot:inst|visited[0][6]   ;
; sm_bot:inst|visited[3][2]                 ; Merged with sm_bot:inst|visited[3][5]   ;
; sm_bot:inst|visited[4][3]                 ; Merged with sm_bot:inst|visited[4][6]   ;
; sm_bot:inst|visited[7][2]                 ; Merged with sm_bot:inst|visited[7][5]   ;
; sm_bot:inst|visited[8][3]                 ; Merged with sm_bot:inst|visited[8][6]   ;
; sm_bot:inst|visited[11][2]                ; Merged with sm_bot:inst|visited[11][5]  ;
; sm_bot:inst|visited[12][3]                ; Merged with sm_bot:inst|visited[12][6]  ;
; sm_bot:inst|visited[15][2]                ; Merged with sm_bot:inst|visited[15][5]  ;
; sm_bot:inst|visited[16][3]                ; Merged with sm_bot:inst|visited[16][6]  ;
; sm_bot:inst|visited[19][2]                ; Merged with sm_bot:inst|visited[19][5]  ;
; sm_bot:inst|visited[20][3]                ; Merged with sm_bot:inst|visited[20][6]  ;
; sm_bot:inst|visited[23][2]                ; Merged with sm_bot:inst|visited[23][5]  ;
; sm_bot:inst|visited[24][3]                ; Merged with sm_bot:inst|visited[24][6]  ;
; sm_bot:inst|visited[29][4]                ; Merged with sm_bot:inst|visited[29][6]  ;
; sm_bot:inst|visited[30][3]                ; Merged with sm_bot:inst|visited[30][6]  ;
; sm_bot:inst|visited[31][4]                ; Merged with sm_bot:inst|visited[31][6]  ;
; sm_bot:inst|visited[32][3]                ; Merged with sm_bot:inst|visited[32][6]  ;
; sm_bot:inst|visited[35][2]                ; Merged with sm_bot:inst|visited[35][5]  ;
; sm_bot:inst|visited[36][3]                ; Merged with sm_bot:inst|visited[36][6]  ;
; sm_bot:inst|visited[0][1]                 ; Merged with sm_bot:inst|visited[0][6]   ;
; sm_bot:inst|visited[1][4]                 ; Merged with sm_bot:inst|visited[1][6]   ;
; sm_bot:inst|visited[2][3]                 ; Merged with sm_bot:inst|visited[2][6]   ;
; sm_bot:inst|visited[3][4]                 ; Merged with sm_bot:inst|visited[3][6]   ;
; sm_bot:inst|visited[4][1]                 ; Merged with sm_bot:inst|visited[4][6]   ;
; sm_bot:inst|visited[5][4]                 ; Merged with sm_bot:inst|visited[5][6]   ;
; sm_bot:inst|visited[6][3]                 ; Merged with sm_bot:inst|visited[6][6]   ;
; sm_bot:inst|visited[7][4]                 ; Merged with sm_bot:inst|visited[7][6]   ;
; sm_bot:inst|visited[8][1]                 ; Merged with sm_bot:inst|visited[8][6]   ;
; sm_bot:inst|visited[9][4]                 ; Merged with sm_bot:inst|visited[9][6]   ;
; sm_bot:inst|visited[10][3]                ; Merged with sm_bot:inst|visited[10][6]  ;
; sm_bot:inst|visited[11][4]                ; Merged with sm_bot:inst|visited[11][6]  ;
; sm_bot:inst|visited[12][1]                ; Merged with sm_bot:inst|visited[12][6]  ;
; sm_bot:inst|visited[13][4]                ; Merged with sm_bot:inst|visited[13][6]  ;
; sm_bot:inst|visited[14][3]                ; Merged with sm_bot:inst|visited[14][6]  ;
; sm_bot:inst|visited[15][4]                ; Merged with sm_bot:inst|visited[15][6]  ;
; sm_bot:inst|visited[16][1]                ; Merged with sm_bot:inst|visited[16][6]  ;
; sm_bot:inst|visited[17][4]                ; Merged with sm_bot:inst|visited[17][6]  ;
; sm_bot:inst|visited[18][3]                ; Merged with sm_bot:inst|visited[18][6]  ;
; sm_bot:inst|visited[19][4]                ; Merged with sm_bot:inst|visited[19][6]  ;
; sm_bot:inst|visited[20][1]                ; Merged with sm_bot:inst|visited[20][6]  ;
; sm_bot:inst|visited[21][4]                ; Merged with sm_bot:inst|visited[21][6]  ;
; sm_bot:inst|visited[22][3]                ; Merged with sm_bot:inst|visited[22][6]  ;
; sm_bot:inst|visited[23][4]                ; Merged with sm_bot:inst|visited[23][6]  ;
; sm_bot:inst|visited[24][1]                ; Merged with sm_bot:inst|visited[24][6]  ;
; sm_bot:inst|visited[25][4]                ; Merged with sm_bot:inst|visited[25][6]  ;
; sm_bot:inst|visited[26][3]                ; Merged with sm_bot:inst|visited[26][6]  ;
; sm_bot:inst|visited[27][4]                ; Merged with sm_bot:inst|visited[27][6]  ;
; sm_bot:inst|visited[28][3]                ; Merged with sm_bot:inst|visited[28][6]  ;
; sm_bot:inst|visited[32][1]                ; Merged with sm_bot:inst|visited[32][6]  ;
; sm_bot:inst|visited[33][4]                ; Merged with sm_bot:inst|visited[33][6]  ;
; sm_bot:inst|visited[34][3]                ; Merged with sm_bot:inst|visited[34][6]  ;
; sm_bot:inst|visited[35][4]                ; Merged with sm_bot:inst|visited[35][6]  ;
; sm_bot:inst|visited[28][1]                ; Merged with sm_bot:inst|visited[28][6]  ;
; sm_bot:inst|visited[34][5]                ; Merged with sm_bot:inst|visited[34][6]  ;
; sm_bot:inst|visited[0][6]                 ; Merged with sm_bot:inst|visited[0][5]   ;
; sm_bot:inst|visited[1][6]                 ; Merged with sm_bot:inst|visited[1][5]   ;
; sm_bot:inst|visited[2][6]                 ; Merged with sm_bot:inst|visited[2][5]   ;
; sm_bot:inst|visited[3][6]                 ; Merged with sm_bot:inst|visited[3][5]   ;
; sm_bot:inst|visited[4][6]                 ; Merged with sm_bot:inst|visited[4][5]   ;
; sm_bot:inst|visited[5][6]                 ; Merged with sm_bot:inst|visited[5][5]   ;
; sm_bot:inst|visited[6][6]                 ; Merged with sm_bot:inst|visited[6][5]   ;
; sm_bot:inst|visited[7][6]                 ; Merged with sm_bot:inst|visited[7][5]   ;
; sm_bot:inst|visited[8][6]                 ; Merged with sm_bot:inst|visited[8][5]   ;
; sm_bot:inst|visited[9][6]                 ; Merged with sm_bot:inst|visited[9][5]   ;
; sm_bot:inst|visited[10][6]                ; Merged with sm_bot:inst|visited[10][5]  ;
; sm_bot:inst|visited[11][6]                ; Merged with sm_bot:inst|visited[11][5]  ;
; sm_bot:inst|visited[12][6]                ; Merged with sm_bot:inst|visited[12][5]  ;
; sm_bot:inst|visited[13][6]                ; Merged with sm_bot:inst|visited[13][5]  ;
; sm_bot:inst|visited[14][6]                ; Merged with sm_bot:inst|visited[14][5]  ;
; sm_bot:inst|visited[15][6]                ; Merged with sm_bot:inst|visited[15][5]  ;
; sm_bot:inst|visited[16][6]                ; Merged with sm_bot:inst|visited[16][5]  ;
; sm_bot:inst|visited[17][6]                ; Merged with sm_bot:inst|visited[17][5]  ;
; sm_bot:inst|visited[18][6]                ; Merged with sm_bot:inst|visited[18][5]  ;
; sm_bot:inst|visited[19][6]                ; Merged with sm_bot:inst|visited[19][5]  ;
; sm_bot:inst|visited[20][6]                ; Merged with sm_bot:inst|visited[20][5]  ;
; sm_bot:inst|visited[21][6]                ; Merged with sm_bot:inst|visited[21][5]  ;
; sm_bot:inst|visited[22][6]                ; Merged with sm_bot:inst|visited[22][5]  ;
; sm_bot:inst|visited[23][6]                ; Merged with sm_bot:inst|visited[23][5]  ;
; sm_bot:inst|visited[24][6]                ; Merged with sm_bot:inst|visited[24][5]  ;
; sm_bot:inst|visited[25][6]                ; Merged with sm_bot:inst|visited[25][5]  ;
; sm_bot:inst|visited[26][6]                ; Merged with sm_bot:inst|visited[26][5]  ;
; sm_bot:inst|visited[27][6]                ; Merged with sm_bot:inst|visited[27][5]  ;
; sm_bot:inst|visited[28][6]                ; Merged with sm_bot:inst|visited[28][5]  ;
; sm_bot:inst|visited[29][6]                ; Merged with sm_bot:inst|visited[29][5]  ;
; sm_bot:inst|visited[30][6]                ; Merged with sm_bot:inst|visited[30][5]  ;
; sm_bot:inst|visited[31][6]                ; Merged with sm_bot:inst|visited[31][5]  ;
; sm_bot:inst|visited[32][6]                ; Merged with sm_bot:inst|visited[32][5]  ;
; sm_bot:inst|visited[33][6]                ; Merged with sm_bot:inst|visited[33][5]  ;
; sm_bot:inst|visited[35][6]                ; Merged with sm_bot:inst|visited[35][5]  ;
; sm_bot:inst|visited[36][6]                ; Merged with sm_bot:inst|visited[36][5]  ;
; sm_bot:inst|visited[0][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[1][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[2][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[3][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[4][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[5][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[6][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[7][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[8][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[9][5]                 ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[10][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[11][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[12][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[13][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[14][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[15][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[16][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[17][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[18][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[19][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[20][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[21][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[22][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[23][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[24][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[25][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[26][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[27][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[28][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[29][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[30][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[31][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[32][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[33][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[34][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[35][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|visited[36][5]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous_node[2]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|min_i[6]                      ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[0][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[1][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[2][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[3][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[4][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[5][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[6][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[7][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[8][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[9][6]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[10][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[11][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[12][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[13][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[14][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[15][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[16][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[17][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[18][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[19][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[20][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[21][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[22][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[23][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[24][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[25][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[26][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[27][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[28][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[29][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[30][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[31][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[32][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[33][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[34][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[35][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[36][6]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|end_node[6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[37][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[0][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[1][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[2][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[3][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[4][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[5][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[6][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[7][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[8][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[9][6]                    ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[10][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[11][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[12][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[13][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[14][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[15][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[32][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[33][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[34][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[35][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[36][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[16][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[17][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[18][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[19][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[20][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[21][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[22][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[23][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[24][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[25][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[26][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[27][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[28][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[29][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[30][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path[31][6]                   ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[37][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[0][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[1][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[2][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[3][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[4][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[5][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[6][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[7][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[8][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[9][6]              ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[10][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[11][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[12][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[13][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[14][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[15][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[32][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[33][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[34][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[35][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[36][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[16][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[17][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[18][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[19][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[20][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[21][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[22][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[23][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[24][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[25][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[26][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[27][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[28][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[29][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[30][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|path_final[31][6]             ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|action_to_take~7              ; Lost fanout                             ;
; sm_bot:inst|action_to_take~8              ; Lost fanout                             ;
; sm_bot:inst|action_to_take~9              ; Lost fanout                             ;
; sm_bot:inst|S_Start~4                     ; Lost fanout                             ;
; sm_bot:inst|S_Start~5                     ; Lost fanout                             ;
; sm_bot:inst|S_Start~6                     ; Lost fanout                             ;
; sm_bot:inst|S_Start~7                     ; Lost fanout                             ;
; sm_bot:inst|S_Start~8                     ; Lost fanout                             ;
; sm_bot:inst|S_Start~9                     ; Lost fanout                             ;
; sm_bot:inst|work_to_do~10                 ; Lost fanout                             ;
; sm_bot:inst|work_to_do~11                 ; Lost fanout                             ;
; sm_bot:inst|work_to_do~12                 ; Lost fanout                             ;
; sm_bot:inst|work_to_do~14                 ; Lost fanout                             ;
; sm_bot:inst|work_to_do~15                 ; Lost fanout                             ;
; sm_bot:inst|work_to_do~16                 ; Lost fanout                             ;
; sm_bot:inst|detection_status~6            ; Lost fanout                             ;
; sm_bot:inst|detection_status~7            ; Lost fanout                             ;
; sm_bot:inst|action_to_take.follow_line    ; Lost fanout                             ;
; sm_bot:inst|detection_status.to_detect    ; Lost fanout                             ;
; sm_bot:inst|detection_status.detecting    ; Lost fanout                             ;
; sm_bot:inst|detection_status.detected     ; Lost fanout                             ;
; sm_bot:inst|detection_status.not_detected ; Lost fanout                             ;
; sm_bot:inst|action_to_take.turn_A         ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[25][2]               ; Merged with sm_bot:inst|previous[25][0] ;
; sm_bot:inst|previous[29][1]               ; Merged with sm_bot:inst|previous[29][0] ;
; sm_bot:inst|previous[27][1]               ; Merged with sm_bot:inst|previous[27][0] ;
; sm_bot:inst|previous[19][2]               ; Merged with sm_bot:inst|previous[19][0] ;
; sm_bot:inst|previous[19][3]               ; Merged with sm_bot:inst|previous[19][0] ;
; sm_bot:inst|previous[9][2]                ; Merged with sm_bot:inst|previous[9][0]  ;
; sm_bot:inst|previous[9][4]                ; Merged with sm_bot:inst|previous[9][0]  ;
; sm_bot:inst|previous[5][3]                ; Merged with sm_bot:inst|previous[5][0]  ;
; sm_bot:inst|previous[5][5]                ; Merged with sm_bot:inst|previous[5][0]  ;
; sm_bot:inst|previous[5][4]                ; Merged with sm_bot:inst|previous[5][0]  ;
; sm_bot:inst|previous[5][1]                ; Merged with sm_bot:inst|previous[5][0]  ;
; sm_bot:inst|previous[1][4]                ; Merged with sm_bot:inst|previous[1][0]  ;
; sm_bot:inst|previous[1][3]                ; Merged with sm_bot:inst|previous[1][0]  ;
; sm_bot:inst|previous[1][5]                ; Merged with sm_bot:inst|previous[1][0]  ;
; sm_bot:inst|previous[1][1]                ; Merged with sm_bot:inst|previous[1][0]  ;
; sm_bot:inst|previous[1][2]                ; Merged with sm_bot:inst|previous[1][0]  ;
; sm_bot:inst|previous[13][4]               ; Merged with sm_bot:inst|previous[13][0] ;
; sm_bot:inst|previous[13][1]               ; Merged with sm_bot:inst|previous[13][0] ;
; sm_bot:inst|previous[7][4]                ; Merged with sm_bot:inst|previous[7][0]  ;
; sm_bot:inst|previous[7][3]                ; Merged with sm_bot:inst|previous[7][0]  ;
; sm_bot:inst|previous[22][3]               ; Merged with sm_bot:inst|previous[22][1] ;
; sm_bot:inst|previous[20][3]               ; Merged with sm_bot:inst|previous[20][1] ;
; sm_bot:inst|previous[0][5]                ; Merged with sm_bot:inst|previous[0][4]  ;
; sm_bot:inst|previous[25][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[29][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[27][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[19][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[9][0]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[5][0]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[1][0]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[13][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[7][0]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[22][1]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[20][1]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[24][3]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[34][3]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[16][4]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[14][4]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[0][4]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[23][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[35][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[11][0]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[10][2]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[3][3]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[6][4]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[4][4]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[2][4]                ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[10][4]               ; Stuck at GND due to stuck port data_in  ;
; sm_bot:inst|previous[2][5]                ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 420   ;                                         ;
+-------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; sm_bot:inst|start_node[0]      ; Stuck at VCC              ; sm_bot:inst|previous[0][6], sm_bot:inst|previous[1][6], sm_bot:inst|previous[2][6],   ;
;                                ; due to stuck port data_in ; sm_bot:inst|end_node[6], sm_bot:inst|path[37][6], sm_bot:inst|path[0][6],             ;
;                                ;                           ; sm_bot:inst|path[1][6], sm_bot:inst|path[2][6], sm_bot:inst|path[3][6],               ;
;                                ;                           ; sm_bot:inst|path[4][6], sm_bot:inst|path[5][6], sm_bot:inst|path[6][6],               ;
;                                ;                           ; sm_bot:inst|path[7][6], sm_bot:inst|path[8][6], sm_bot:inst|path[9][6],               ;
;                                ;                           ; sm_bot:inst|path[10][6], sm_bot:inst|path[11][6], sm_bot:inst|path[12][6],            ;
;                                ;                           ; sm_bot:inst|path[13][6], sm_bot:inst|path[14][6], sm_bot:inst|path[15][6],            ;
;                                ;                           ; sm_bot:inst|path[32][6], sm_bot:inst|path[33][6], sm_bot:inst|path[34][6],            ;
;                                ;                           ; sm_bot:inst|path[35][6], sm_bot:inst|path[36][6], sm_bot:inst|path[16][6],            ;
;                                ;                           ; sm_bot:inst|path[17][6], sm_bot:inst|path[18][6], sm_bot:inst|path[19][6],            ;
;                                ;                           ; sm_bot:inst|path[20][6], sm_bot:inst|path[21][6], sm_bot:inst|path[22][6],            ;
;                                ;                           ; sm_bot:inst|path[23][6], sm_bot:inst|path[24][6], sm_bot:inst|path[25][6],            ;
;                                ;                           ; sm_bot:inst|path[26][6], sm_bot:inst|path[27][6], sm_bot:inst|path[28][6],            ;
;                                ;                           ; sm_bot:inst|path[29][6], sm_bot:inst|path[30][6], sm_bot:inst|path[31][6],            ;
;                                ;                           ; sm_bot:inst|path_final[37][6], sm_bot:inst|path_final[0][6],                          ;
;                                ;                           ; sm_bot:inst|path_final[1][6], sm_bot:inst|path_final[2][6],                           ;
;                                ;                           ; sm_bot:inst|path_final[3][6], sm_bot:inst|path_final[4][6],                           ;
;                                ;                           ; sm_bot:inst|path_final[5][6], sm_bot:inst|path_final[6][6],                           ;
;                                ;                           ; sm_bot:inst|path_final[7][6], sm_bot:inst|path_final[8][6],                           ;
;                                ;                           ; sm_bot:inst|path_final[9][6], sm_bot:inst|path_final[10][6],                          ;
;                                ;                           ; sm_bot:inst|path_final[11][6], sm_bot:inst|path_final[12][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[13][6], sm_bot:inst|path_final[14][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[15][6], sm_bot:inst|path_final[32][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[33][6], sm_bot:inst|path_final[34][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[35][6], sm_bot:inst|path_final[36][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[16][6], sm_bot:inst|path_final[17][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[18][6], sm_bot:inst|path_final[19][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[20][6], sm_bot:inst|path_final[21][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[22][6], sm_bot:inst|path_final[23][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[24][6], sm_bot:inst|path_final[25][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[26][6], sm_bot:inst|path_final[27][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[28][6], sm_bot:inst|path_final[29][6],                         ;
;                                ;                           ; sm_bot:inst|path_final[30][6], sm_bot:inst|path_final[31][6],                         ;
;                                ;                           ; sm_bot:inst|previous[1][0], sm_bot:inst|previous[0][4], sm_bot:inst|previous[2][4],   ;
;                                ;                           ; sm_bot:inst|previous[2][5]                                                            ;
; sm_bot:inst|start_node[6]      ; Stuck at GND              ; sm_bot:inst|previous[3][6], sm_bot:inst|previous[4][6], sm_bot:inst|previous[5][6],   ;
;                                ; due to stuck port data_in ; sm_bot:inst|previous[6][6], sm_bot:inst|previous[7][6], sm_bot:inst|previous[8][6],   ;
;                                ;                           ; sm_bot:inst|previous[9][6], sm_bot:inst|previous[10][6], sm_bot:inst|previous[11][6], ;
;                                ;                           ; sm_bot:inst|previous[12][6], sm_bot:inst|previous[13][6],                             ;
;                                ;                           ; sm_bot:inst|previous[14][6], sm_bot:inst|previous[15][6],                             ;
;                                ;                           ; sm_bot:inst|previous[16][6], sm_bot:inst|previous[17][6],                             ;
;                                ;                           ; sm_bot:inst|previous[18][6], sm_bot:inst|previous[19][6],                             ;
;                                ;                           ; sm_bot:inst|previous[20][6], sm_bot:inst|previous[21][6],                             ;
;                                ;                           ; sm_bot:inst|previous[22][6], sm_bot:inst|previous[23][6],                             ;
;                                ;                           ; sm_bot:inst|previous[24][6], sm_bot:inst|previous[25][6],                             ;
;                                ;                           ; sm_bot:inst|previous[26][6], sm_bot:inst|previous[27][6],                             ;
;                                ;                           ; sm_bot:inst|previous[28][6], sm_bot:inst|previous[29][6],                             ;
;                                ;                           ; sm_bot:inst|previous[30][6], sm_bot:inst|previous[31][6],                             ;
;                                ;                           ; sm_bot:inst|previous[32][6], sm_bot:inst|previous[33][6],                             ;
;                                ;                           ; sm_bot:inst|previous[34][6], sm_bot:inst|previous[35][6],                             ;
;                                ;                           ; sm_bot:inst|previous[36][6], sm_bot:inst|previous[25][0],                             ;
;                                ;                           ; sm_bot:inst|previous[29][0], sm_bot:inst|previous[27][0],                             ;
;                                ;                           ; sm_bot:inst|previous[19][0], sm_bot:inst|previous[9][0], sm_bot:inst|previous[5][0],  ;
;                                ;                           ; sm_bot:inst|previous[13][0], sm_bot:inst|previous[7][0], sm_bot:inst|previous[22][1], ;
;                                ;                           ; sm_bot:inst|previous[20][1], sm_bot:inst|previous[24][3],                             ;
;                                ;                           ; sm_bot:inst|previous[34][3], sm_bot:inst|previous[16][4],                             ;
;                                ;                           ; sm_bot:inst|previous[14][4], sm_bot:inst|previous[23][0],                             ;
;                                ;                           ; sm_bot:inst|previous[35][0], sm_bot:inst|previous[11][0],                             ;
;                                ;                           ; sm_bot:inst|previous[10][2], sm_bot:inst|previous[3][3], sm_bot:inst|previous[6][4],  ;
;                                ;                           ; sm_bot:inst|previous[4][4], sm_bot:inst|previous[10][4]                               ;
; sm_bot:inst|detection_status~6 ; Lost Fanouts              ; sm_bot:inst|detection_status.detecting, sm_bot:inst|detection_status.not_detected     ;
; sm_bot:inst|start_node[2]      ; Stuck at GND              ; sm_bot:inst|previous_node[2]                                                          ;
;                                ; due to stuck port data_in ;                                                                                       ;
; sm_bot:inst|detection_status~7 ; Lost Fanouts              ; sm_bot:inst|detection_status.detected                                                 ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1741  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 240   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1376  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sm_bot:inst|f[2]                                                                                                                                                                                                                                                                                                                ; 78      ;
; sm_bot:inst|f[5]                                                                                                                                                                                                                                                                                                                ; 8       ;
; sm_bot:inst|small_dist[6]                                                                                                                                                                                                                                                                                                       ; 35      ;
; sm_bot:inst|small_dist[5]                                                                                                                                                                                                                                                                                                       ; 35      ;
; sm_bot:inst|small_dist[1]                                                                                                                                                                                                                                                                                                       ; 18      ;
; sm_bot:inst|small_dist[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 16:1               ; 4 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |block|sm_bot:inst|next_node[2]     ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |block|sm_bot:inst|sequence_no[1]   ;
; 42:1               ; 7 bits    ; 196 LEs       ; 182 LEs              ; 14 LEs                 ; Yes        ; |block|sm_bot:inst|end_node[4]      ;
; 23:1               ; 4 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |block|sm_bot:inst|previous_node[0] ;
; 38:1               ; 7 bits    ; 175 LEs       ; 168 LEs              ; 7 LEs                  ; Yes        ; |block|sm_bot:inst|min_i[4]         ;
; 49:1               ; 4 bits    ; 128 LEs       ; 40 LEs               ; 88 LEs                 ; Yes        ; |block|sm_bot:inst|current_node[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |block|sm_bot:inst|small_dist[5]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |block|sm_bot:inst|detection_status ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |block|sm_bot:inst|Mux137           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |block|sm_bot:inst|Selector52       ;
; 38:1               ; 7 bits    ; 175 LEs       ; 175 LEs              ; 0 LEs                  ; No         ; |block|sm_bot:inst|Mux110           ;
; 38:1               ; 7 bits    ; 175 LEs       ; 175 LEs              ; 0 LEs                  ; No         ; |block|sm_bot:inst|Mux101           ;
; 46:1               ; 2 bits    ; 60 LEs        ; 4 LEs                ; 56 LEs                 ; No         ; |block|sm_bot:inst|action_to_take   ;
; 47:1               ; 2 bits    ; 62 LEs        ; 2 LEs                ; 60 LEs                 ; No         ; |block|sm_bot:inst|action_to_take   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sm_bot:inst ;
+-----------------------+---------+------------------------+
; Parameter Name        ; Value   ; Type                   ;
+-----------------------+---------+------------------------+
; nodes_to_decide       ; 00      ; Unsigned Binary        ;
; algorithm_calculation ; 01      ; Unsigned Binary        ;
; node_follow           ; 10      ; Unsigned Binary        ;
; wait_for_node         ; 38      ; Signed Integer         ;
; node_A                ; 0       ; Signed Integer         ;
; node_B                ; 1       ; Signed Integer         ;
; node_C                ; 2       ; Signed Integer         ;
; node_D                ; 3       ; Signed Integer         ;
; node_E                ; 4       ; Signed Integer         ;
; node_F                ; 5       ; Signed Integer         ;
; node_G                ; 6       ; Signed Integer         ;
; node_H                ; 7       ; Signed Integer         ;
; node_I                ; 8       ; Signed Integer         ;
; node_J                ; 9       ; Signed Integer         ;
; node_K                ; 10      ; Signed Integer         ;
; node_L                ; 11      ; Signed Integer         ;
; node_M                ; 12      ; Signed Integer         ;
; node_N                ; 13      ; Signed Integer         ;
; node_O                ; 14      ; Signed Integer         ;
; node_P                ; 15      ; Signed Integer         ;
; node_Q                ; 16      ; Signed Integer         ;
; node_R                ; 17      ; Signed Integer         ;
; node_S                ; 18      ; Signed Integer         ;
; node_T                ; 19      ; Signed Integer         ;
; node_U                ; 20      ; Signed Integer         ;
; node_V                ; 21      ; Signed Integer         ;
; node_W                ; 22      ; Signed Integer         ;
; node_X                ; 23      ; Signed Integer         ;
; node_Y                ; 24      ; Signed Integer         ;
; node_Z                ; 25      ; Signed Integer         ;
; node_AA               ; 26      ; Signed Integer         ;
; node_AB               ; 27      ; Signed Integer         ;
; node_AC               ; 28      ; Signed Integer         ;
; node_AD               ; 29      ; Signed Integer         ;
; node_AE               ; 30      ; Signed Integer         ;
; node_AF               ; 31      ; Signed Integer         ;
; node_AG               ; 32      ; Signed Integer         ;
; node_AH               ; 33      ; Signed Integer         ;
; node_AI               ; 34      ; Signed Integer         ;
; node_AJ               ; 35      ; Signed Integer         ;
; node_AK               ; 36      ; Signed Integer         ;
; node_IMG              ; 37      ; Signed Integer         ;
; change_unit           ; 39      ; Signed Integer         ;
; START                 ; 000     ; Unsigned Binary        ;
; W                     ; 001     ; Unsigned Binary        ;
; PP                    ; 010     ; Unsigned Binary        ;
; VG                    ; 011     ; Unsigned Binary        ;
; NG                    ; 100     ; Unsigned Binary        ;
; MT                    ; 101     ; Unsigned Binary        ;
; STOP                  ; 110     ; Unsigned Binary        ;
; color_detection       ; 0       ; Unsigned Binary        ;
; go_to_next_unit       ; 1       ; Unsigned Binary        ;
; go_to_position        ; 000     ; Unsigned Binary        ;
; round_path            ; 001     ; Unsigned Binary        ;
; supply_pick_path      ; 010     ; Unsigned Binary        ;
; st                    ; 011     ; Unsigned Binary        ;
; supply_drop_path      ; 100     ; Unsigned Binary        ;
; to_detect             ; 00      ; Unsigned Binary        ;
; detecting             ; 01      ; Unsigned Binary        ;
; detected              ; 10      ; Unsigned Binary        ;
; not_detected          ; 11      ; Unsigned Binary        ;
; follow_line           ; 000     ; Unsigned Binary        ;
; turn_R                ; 001     ; Unsigned Binary        ;
; turn_R_arc            ; 010     ; Unsigned Binary        ;
; turn_L                ; 011     ; Unsigned Binary        ;
; turn_L_arc            ; 100     ; Unsigned Binary        ;
; turn_A                ; 101     ; Unsigned Binary        ;
; go_st                 ; 110     ; Unsigned Binary        ;
; check_l               ; 0000001 ; Unsigned Binary        ;
; current_loop_check    ; 0000010 ; Unsigned Binary        ;
; two_loop_check        ; 0000011 ; Unsigned Binary        ;
; make_path_1           ; 0000100 ; Unsigned Binary        ;
; make_path_2           ; 0000101 ; Unsigned Binary        ;
; make_path_invers1     ; 0000110 ; Unsigned Binary        ;
; make_path_invers2     ; 0001000 ; Unsigned Binary        ;
; make                  ; 0000111 ; Unsigned Binary        ;
+-----------------------+---------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 105                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 1043                        ;
;     ENA               ; 1016                        ;
;     ENA SCLR          ; 3                           ;
;     ENA SLD           ; 7                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 3902                        ;
;     arith             ; 704                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 651                         ;
;     normal            ; 3198                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 521                         ;
;         3 data inputs ; 265                         ;
;         4 data inputs ; 2404                        ;
;                       ;                             ;
; Max LUT depth         ; 133.90                      ;
; Average LUT depth     ; 35.78                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                             ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; clk                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[0]        ; N/A     ;
; sm_bot:inst|speed_a1_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[0]        ; N/A     ;
; sm_bot:inst|speed_a1_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[1]        ; N/A     ;
; sm_bot:inst|speed_a1_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[1]        ; N/A     ;
; sm_bot:inst|speed_a1_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[3]        ; N/A     ;
; sm_bot:inst|speed_a1_a[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|previous_node[3]        ; N/A     ;
; sm_bot:inst|speed_a1_a[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_a[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[0]         ; N/A     ;
; sm_bot:inst|speed_a1_b[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[0]         ; N/A     ;
; sm_bot:inst|speed_a1_b[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[1]         ; N/A     ;
; sm_bot:inst|speed_a1_b[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[1]         ; N/A     ;
; sm_bot:inst|speed_a1_b[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[2]         ; N/A     ;
; sm_bot:inst|speed_a1_b[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[2]         ; N/A     ;
; sm_bot:inst|speed_a1_b[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[3]         ; N/A     ;
; sm_bot:inst|speed_a1_b[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|current_node[3]         ; N/A     ;
; sm_bot:inst|speed_a1_b[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_a1_b[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[0]            ; N/A     ;
; sm_bot:inst|speed_b1_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[0]            ; N/A     ;
; sm_bot:inst|speed_b1_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[1]            ; N/A     ;
; sm_bot:inst|speed_b1_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[1]            ; N/A     ;
; sm_bot:inst|speed_b1_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[2]            ; N/A     ;
; sm_bot:inst|speed_b1_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[2]            ; N/A     ;
; sm_bot:inst|speed_b1_a[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[3]            ; N/A     ;
; sm_bot:inst|speed_b1_a[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|next_node[3]            ; N/A     ;
; sm_bot:inst|speed_b1_a[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_a[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr12                ; N/A     ;
; sm_bot:inst|speed_b1_b[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr12                ; N/A     ;
; sm_bot:inst|speed_b1_b[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr11~0              ; N/A     ;
; sm_bot:inst|speed_b1_b[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr11~0              ; N/A     ;
; sm_bot:inst|speed_b1_b[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr10                ; N/A     ;
; sm_bot:inst|speed_b1_b[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sm_bot:inst|WideOr10                ; N/A     ;
; sm_bot:inst|speed_b1_b[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; sm_bot:inst|speed_b1_b[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Feb 22 23:53:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_task -c final_task
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file new_core.v
    Info (12023): Found entity 1: sm_bot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file block.bdf
    Info (12023): Found entity 1: block
Info (12127): Elaborating entity "block" for the top level hierarchy
Info (12128): Elaborating entity "sm_bot" for hierarchy "sm_bot:inst"
Warning (10036): Verilog HDL or VHDL warning at new_core.v(31): object "r_speed_a1_a" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at new_core.v(32): object "r_speed_a1_b" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at new_core.v(33): object "r_speed_b1_a" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at new_core.v(34): object "r_speed_b1_b" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at new_core.v(36): object "r_start_detecting" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at new_core.v(65): object "unit_no" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at new_core.v(327): object "array_l" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 327
Warning (10036): Verilog HDL or VHDL warning at new_core.v(339): object "fun" assigned a value but never read File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 339
Info (10264): Verilog HDL Case Statement information at new_core.v(369): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 369
Warning (10230): Verilog HDL assignment warning at new_core.v(437): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 437
Warning (10230): Verilog HDL assignment warning at new_core.v(477): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 477
Warning (10230): Verilog HDL assignment warning at new_core.v(492): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 492
Warning (10230): Verilog HDL assignment warning at new_core.v(519): truncated value with size 32 to match size of target (31) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 519
Warning (10230): Verilog HDL assignment warning at new_core.v(530): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 530
Warning (10230): Verilog HDL assignment warning at new_core.v(546): truncated value with size 32 to match size of target (14) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 546
Warning (10230): Verilog HDL assignment warning at new_core.v(558): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 558
Warning (10230): Verilog HDL assignment warning at new_core.v(579): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 579
Warning (10230): Verilog HDL assignment warning at new_core.v(593): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 593
Warning (10230): Verilog HDL assignment warning at new_core.v(594): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 594
Warning (10199): Verilog HDL Case Statement warning at new_core.v(618): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 618
Warning (10230): Verilog HDL assignment warning at new_core.v(672): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 672
Warning (10027): Verilog HDL or VHDL warning at the new_core.v(673): index expression is not wide enough to address all of the elements in the array File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 673
Warning (10230): Verilog HDL assignment warning at new_core.v(673): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 673
Warning (10230): Verilog HDL assignment warning at new_core.v(685): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 685
Warning (10230): Verilog HDL assignment warning at new_core.v(691): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 691
Info (10264): Verilog HDL Case Statement information at new_core.v(680): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 680
Warning (10230): Verilog HDL assignment warning at new_core.v(706): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 706
Warning (10230): Verilog HDL assignment warning at new_core.v(712): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 712
Info (10264): Verilog HDL Case Statement information at new_core.v(701): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 701
Warning (10230): Verilog HDL assignment warning at new_core.v(725): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 725
Warning (10230): Verilog HDL assignment warning at new_core.v(731): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 731
Info (10264): Verilog HDL Case Statement information at new_core.v(720): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 720
Info (10264): Verilog HDL Case Statement information at new_core.v(675): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 675
Warning (10230): Verilog HDL assignment warning at new_core.v(743): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 743
Warning (10027): Verilog HDL or VHDL warning at the new_core.v(744): index expression is not wide enough to address all of the elements in the array File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 744
Warning (10230): Verilog HDL assignment warning at new_core.v(744): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 744
Warning (10230): Verilog HDL assignment warning at new_core.v(756): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 756
Warning (10230): Verilog HDL assignment warning at new_core.v(762): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 762
Warning (10230): Verilog HDL assignment warning at new_core.v(777): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 777
Warning (10230): Verilog HDL assignment warning at new_core.v(783): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 783
Warning (10230): Verilog HDL assignment warning at new_core.v(796): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 796
Warning (10230): Verilog HDL assignment warning at new_core.v(802): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 802
Warning (10230): Verilog HDL assignment warning at new_core.v(813): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 813
Warning (10027): Verilog HDL or VHDL warning at the new_core.v(814): index expression is not wide enough to address all of the elements in the array File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 814
Warning (10230): Verilog HDL assignment warning at new_core.v(814): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 814
Warning (10199): Verilog HDL Case Statement warning at new_core.v(823): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 823
Warning (10230): Verilog HDL assignment warning at new_core.v(832): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 832
Warning (10199): Verilog HDL Case Statement warning at new_core.v(835): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 835
Warning (10199): Verilog HDL Case Statement warning at new_core.v(846): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 846
Warning (10230): Verilog HDL assignment warning at new_core.v(873): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 873
Warning (10199): Verilog HDL Case Statement warning at new_core.v(876): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 876
Warning (10230): Verilog HDL assignment warning at new_core.v(889): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 889
Warning (10027): Verilog HDL or VHDL warning at the new_core.v(890): index expression is not wide enough to address all of the elements in the array File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 890
Warning (10230): Verilog HDL assignment warning at new_core.v(890): truncated value with size 7 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 890
Warning (10199): Verilog HDL Case Statement warning at new_core.v(894): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 894
Warning (10199): Verilog HDL Case Statement warning at new_core.v(920): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 920
Warning (10230): Verilog HDL assignment warning at new_core.v(929): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 929
Warning (10230): Verilog HDL assignment warning at new_core.v(942): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 942
Warning (10199): Verilog HDL Case Statement warning at new_core.v(945): case item expression never matches the case expression File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 945
Warning (10030): Net "graph[0][0]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[0][3..7]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[0][9..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[1][1..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[2][1..2]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[2][5..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[3][0..1]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[3][3..5]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[3][7..16]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[3][18..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[4][0..1]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[4][3..4]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[4][6..10]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[4][12..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[5][0..3]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[5][5..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[6][0..2]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[6][4..6]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[6][8..13]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[6][15..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[7][0..5]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[7][7..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[8][1..9]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[8][11..32]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[8][34..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[9][0..9]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[9][11..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[10][0..7]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[10][10]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[10][12..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[11][0..3]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[11][5..9]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[11][11]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[11][13..17]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[11][19..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[12][0..10]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[12][12]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[12][15..22]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[12][24..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[13][0..11]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[13][13..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[14][0..5]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[14][7..11]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[14][13..14]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[14][16..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[15][0..13]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[15][15]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[15][18..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[16][0..14]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[16][16..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[17][0..2]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[17][4..14]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[17][16..25]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[17][27..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[18][0..10]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[18][12..18]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[18][20]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[18][22..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[19][0..17]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[19][19..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[20][0..20]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[20][22..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[21][0..17]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[21][19]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[21][21]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[21][23..27]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[21][29..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[22][0..20]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[22][22..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[23][0..11]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[23][13..23]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[23][25..33]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[23][35..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[24][0..22]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[24][24..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[25][0..25]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[25][27..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[26][0..16]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[26][18..24]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[26][26..34]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[26][36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[27][0..27]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[27][29..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[28][0..20]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[28][22..26]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[28][28]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[28][30]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[28][32..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[29][0..27]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[29][29..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[30][0..30]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[30][32..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[31][0..27]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[31][29]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[31][31]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[31][34..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[32][0..30]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[32][32..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[33][0..7]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[33][9..30]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[33][32..33]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[33][35..36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[34][0..22]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[34][24..32]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[34][34]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[34][36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[35][0..25]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[35][27..33]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[35][35]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[36][0..34]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "graph[36][36]" at new_core.v(307) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 307
Warning (10030): Net "previous[37]" at new_core.v(320) has no driver or initial value, using a default initial value '0' File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 320
Warning (10034): Output port "Unit_at" at new_core.v(21) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 21
Warning (10034): Output port "elctro" at new_core.v(16) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 16
Warning (10034): Output port "start_elctro" at new_core.v(17) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 17
Warning (10034): Output port "elctro_R" at new_core.v(18) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 18
Warning (10034): Output port "start_detecting" at new_core.v(20) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 20
Warning (10034): Output port "start_algo" at new_core.v(28) has no driver File: C:/Users/Nipun/Desktop/Final task/new_core.v Line: 28
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "graph" into its bus
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a524.tdf
    Info (12023): Found entity 1: altsyncram_a524 File: C:/Users/Nipun/Desktop/Final task/db/altsyncram_a524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Nipun/Desktop/Final task/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Nipun/Desktop/Final task/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: C:/Users/Nipun/Desktop/Final task/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Nipun/Desktop/Final task/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Nipun/Desktop/Final task/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Nipun/Desktop/Final task/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Nipun/Desktop/Final task/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Nipun/Desktop/Final task/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Nipun/Desktop/Final task/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.22.23:54:09 Progress: Loading sldb76168b2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb76168b2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Nipun/Desktop/Final task/db/ip/sldb76168b2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4875 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4841 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Tue Feb 22 23:54:39 2022
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:33


