<stg><name>FFT_Stage2_vectorstreamIn_arrayOut_parametize</name>


<trans_list>

<trans id="339" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %m93 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:34 %specperformance_ln478 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln478"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:35 %store_ln0 = store i9 0, i9 %m93

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:36 %br_ln478 = br void %fpga_resource_hint.VITIS_LOOP_482_1.31

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:0 %m93_load = load i9 %m93

]]></Node>
<StgValue><ssdm name="m93_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:1 %m = add i9 %m93_load, i9 8

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:6 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m93_load, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:8 %muxLogicFIFOCE_to_data_s1_stream_vector_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:9 %data_s1_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector

]]></Node>
<StgValue><ssdm name="data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:10 %trunc_ln481 = trunc i512 %data_s1_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln481"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:11 %trunc_ln481_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln481_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:12 %trunc_ln481_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln481_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:13 %trunc_ln481_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln481_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:14 %trunc_ln481_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln481_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:15 %trunc_ln481_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln481_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:16 %trunc_ln481_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln481_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:17 %trunc_ln481_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln481_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:18 %trunc_ln481_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln481_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:19 %trunc_ln481_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln481_9"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:20 %trunc_ln481_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln481_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:21 %trunc_ln481_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln481_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:22 %trunc_ln481_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln481_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:23 %trunc_ln481_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln481_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:24 %trunc_ln481_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln481_13"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:25 %trunc_ln481_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln481_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:26 %d0 = bitcast i32 %trunc_ln481

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:27 %d0_13 = bitcast i32 %trunc_ln481_1

]]></Node>
<StgValue><ssdm name="d0_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:28 %d0_14 = bitcast i32 %trunc_ln481_2

]]></Node>
<StgValue><ssdm name="d0_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:29 %d0_15 = bitcast i32 %trunc_ln481_3

]]></Node>
<StgValue><ssdm name="d0_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:30 %d1_34 = bitcast i32 %trunc_ln481_4

]]></Node>
<StgValue><ssdm name="d1_34"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:31 %d1_35 = bitcast i32 %trunc_ln481_5

]]></Node>
<StgValue><ssdm name="d1_35"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:32 %d1 = bitcast i32 %trunc_ln481_6

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:33 %d1_36 = bitcast i32 %trunc_ln481_7

]]></Node>
<StgValue><ssdm name="d1_36"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:34 %d0_16 = bitcast i32 %trunc_ln481_8

]]></Node>
<StgValue><ssdm name="d0_16"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:35 %d0_17 = bitcast i32 %trunc_ln481_9

]]></Node>
<StgValue><ssdm name="d0_17"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:36 %d0_18 = bitcast i32 %trunc_ln481_s

]]></Node>
<StgValue><ssdm name="d0_18"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:37 %d0_19 = bitcast i32 %trunc_ln481_10

]]></Node>
<StgValue><ssdm name="d0_19"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:38 %d1_37 = bitcast i32 %trunc_ln481_11

]]></Node>
<StgValue><ssdm name="d1_37"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:39 %d1_38 = bitcast i32 %trunc_ln481_12

]]></Node>
<StgValue><ssdm name="d1_38"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:40 %d1_32 = bitcast i32 %trunc_ln481_13

]]></Node>
<StgValue><ssdm name="d1_32"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:41 %d1_39 = bitcast i32 %trunc_ln481_14

]]></Node>
<StgValue><ssdm name="d1_39"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:43 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:44 %muxLogicI1_to_d2_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:49 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:50 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:55 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:56 %muxLogicI1_to_d3_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:61 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:62 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:67 %muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:68 %muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:73 %muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:74 %muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:79 %muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:80 %muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:85 %muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:86 %muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:99 %muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:100 %muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:105 %muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:106 %muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:111 %muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:112 %muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:117 %muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:118 %muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:123 %muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_9"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:124 %muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_9"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:129 %muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_9"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:130 %muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_9"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:135 %muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_9"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:136 %muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_9"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:141 %muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_9"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:142 %muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_9"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:202 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:203 %store_ln478 = store i9 %m, i9 %m93

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:204 %br_ln478 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_482_1.31, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="117" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:43 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:44 %muxLogicI1_to_d2_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:49 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:50 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:55 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:56 %muxLogicI1_to_d3_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:61 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:62 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:67 %muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:68 %muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:73 %muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:74 %muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:79 %muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:80 %muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:85 %muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:86 %muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:99 %muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:100 %muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:105 %muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:106 %muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:111 %muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:112 %muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:117 %muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:118 %muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:123 %muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_9"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:124 %muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_9"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:129 %muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:130 %muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:135 %muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_9"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:136 %muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_9"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:141 %muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_9"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:142 %muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_9"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="181" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:3 %speclooptripcount_ln478 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln478"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:4 %specloopname_ln478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln478"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:5 %specperformance_ln479 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln479"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:7 %zext_ln478 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:42 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:46 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:47 %rend30_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend30_i"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:48 %rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin26_i"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:52 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:53 %rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin26_i

]]></Node>
<StgValue><ssdm name="rend28_i"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:54 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:58 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:59 %rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend26_i"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:60 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:64 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:65 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:66 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:70 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:71 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:72 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:76 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:77 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:78 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:82 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:83 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:84 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:88 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:89 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:90 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:91 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:92 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:93 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:94 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:95 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:96 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:97 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:98 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:102 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:103 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:104 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:108 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:109 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:110 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:114 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:115 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:116 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:120 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:121 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:122 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:126 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:127 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:128 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:132 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:133 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:134 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:138 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:139 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:140 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:144 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:145 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:146 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:147 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:148 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:149 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:150 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:151 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:152 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:153 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:154 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:155 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:156 %store_ln494 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:157 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:158 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:159 %store_ln495 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:160 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:161 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:162 %store_ln496 = store i32 %d2_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:163 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:164 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:165 %store_ln497 = store i32 %d3_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:166 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:167 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:168 %store_ln494 = store i32 %d2_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:169 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:170 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:171 %store_ln495 = store i32 %d3_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:172 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:173 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:174 %store_ln496 = store i32 %d2_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:175 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:176 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:177 %store_ln497 = store i32 %d3_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:178 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:179 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:180 %store_ln494 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:181 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:182 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:183 %store_ln495 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:184 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:185 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:186 %store_ln496 = store i32 %d2_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:187 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:188 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:189 %store_ln497 = store i32 %d3_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:190 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:191 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:192 %store_ln494 = store i32 %d2_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:193 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:194 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:195 %store_ln495 = store i32 %d3_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:196 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:197 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:198 %store_ln496 = store i32 %d2_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:199 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:200 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:201 %store_ln497 = store i32 %d3_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
