/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_29z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[189] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_4z[3]) & celloutsig_1_9z);
  assign celloutsig_0_0z = ~((in_data[45] | in_data[64]) & (in_data[69] | in_data[43]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_2z[8] | in_data[13]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_2z[2]) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_13z | celloutsig_1_10z));
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z[9]);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_9z | ~(celloutsig_1_15z);
  assign celloutsig_0_1z = in_data[95] | ~(in_data[92]);
  assign celloutsig_1_5z = celloutsig_1_4z[5:0] / { 1'h1, celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[5:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } >= { celloutsig_0_2z[7:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_57z = in_data[62:56] >= celloutsig_0_13z[12:6];
  assign celloutsig_1_15z = { celloutsig_1_2z[11:10], celloutsig_1_6z } >= { celloutsig_1_5z[4:0], celloutsig_1_3z };
  assign celloutsig_0_56z = celloutsig_0_5z & ~(celloutsig_0_29z);
  assign celloutsig_1_4z = in_data[176:170] * { celloutsig_1_2z[11:6], celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[132:129] * celloutsig_1_2z[16:13];
  assign celloutsig_0_29z = & { celloutsig_0_8z[4:3], celloutsig_0_3z };
  assign celloutsig_0_11z = ^ celloutsig_0_8z[5:1];
  assign celloutsig_0_13z = in_data[68:56] >> { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[115:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } - { in_data[141:127], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[41:37], celloutsig_0_0z } - { in_data[95:93], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~((in_data[104] & in_data[159]) | in_data[137]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z[1] & celloutsig_1_5z[0]) | celloutsig_1_4z[4]);
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_9z) | in_data[116]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[79:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_3z) | (celloutsig_0_1z & celloutsig_0_11z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
