

================================================================
== Vitis HLS Report for 'LoadWeights_Pipeline_VITIS_LOOP_162_5'
================================================================
* Date:           Tue Jul 23 22:31:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_5  |      192|      192|         1|          1|          1|   192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|      66|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln162_fu_226_p2               |         +|   0|  0|  15|           8|           1|
    |ap_condition_219                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln162_fu_220_p2              |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          18|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4  |   9|          2|    8|         16|
    |i_fu_86               |   9|          2|    8|         16|
    |wstrm_TDATA_blk_n     |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   18|         36|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_86      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_162_5|  return value|
|wstrm_TVALID       |   in|    1|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TDATA        |   in|   32|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TREADY       |  out|    1|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TDEST        |   in|    6|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TKEEP        |   in|    4|        axis|                         wstrm_V_keep_V|       pointer|
|wstrm_TSTRB        |   in|    4|        axis|                         wstrm_V_strb_V|       pointer|
|wstrm_TUSER        |   in|    2|        axis|                         wstrm_V_user_V|       pointer|
|wstrm_TLAST        |   in|    1|        axis|                         wstrm_V_last_V|       pointer|
|wstrm_TID          |   in|    5|        axis|                           wstrm_V_id_V|       pointer|
|depth3_0_address0  |  out|    5|   ap_memory|                               depth3_0|         array|
|depth3_0_ce0       |  out|    1|   ap_memory|                               depth3_0|         array|
|depth3_0_we0       |  out|    1|   ap_memory|                               depth3_0|         array|
|depth3_0_d0        |  out|   32|   ap_memory|                               depth3_0|         array|
|depth3_1_address0  |  out|    5|   ap_memory|                               depth3_1|         array|
|depth3_1_ce0       |  out|    1|   ap_memory|                               depth3_1|         array|
|depth3_1_we0       |  out|    1|   ap_memory|                               depth3_1|         array|
|depth3_1_d0        |  out|   32|   ap_memory|                               depth3_1|         array|
|depth3_2_address0  |  out|    5|   ap_memory|                               depth3_2|         array|
|depth3_2_ce0       |  out|    1|   ap_memory|                               depth3_2|         array|
|depth3_2_we0       |  out|    1|   ap_memory|                               depth3_2|         array|
|depth3_2_d0        |  out|   32|   ap_memory|                               depth3_2|         array|
|depth3_3_address0  |  out|    5|   ap_memory|                               depth3_3|         array|
|depth3_3_ce0       |  out|    1|   ap_memory|                               depth3_3|         array|
|depth3_3_we0       |  out|    1|   ap_memory|                               depth3_3|         array|
|depth3_3_d0        |  out|   32|   ap_memory|                               depth3_3|         array|
|depth3_4_address0  |  out|    5|   ap_memory|                               depth3_4|         array|
|depth3_4_ce0       |  out|    1|   ap_memory|                               depth3_4|         array|
|depth3_4_we0       |  out|    1|   ap_memory|                               depth3_4|         array|
|depth3_4_d0        |  out|   32|   ap_memory|                               depth3_4|         array|
|depth3_5_address0  |  out|    5|   ap_memory|                               depth3_5|         array|
|depth3_5_ce0       |  out|    1|   ap_memory|                               depth3_5|         array|
|depth3_5_we0       |  out|    1|   ap_memory|                               depth3_5|         array|
|depth3_5_d0        |  out|   32|   ap_memory|                               depth3_5|         array|
|depth3_6_address0  |  out|    5|   ap_memory|                               depth3_6|         array|
|depth3_6_ce0       |  out|    1|   ap_memory|                               depth3_6|         array|
|depth3_6_we0       |  out|    1|   ap_memory|                               depth3_6|         array|
|depth3_6_d0        |  out|   32|   ap_memory|                               depth3_6|         array|
|depth3_7_address0  |  out|    5|   ap_memory|                               depth3_7|         array|
|depth3_7_ce0       |  out|    1|   ap_memory|                               depth3_7|         array|
|depth3_7_we0       |  out|    1|   ap_memory|                               depth3_7|         array|
|depth3_7_d0        |  out|   32|   ap_memory|                               depth3_7|         array|
+-------------------+-----+-----+------------+---------------------------------------+--------------+

