name: hdlconvertor_p731
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module generic_fifo (
	in,
	clk,
	read,
	write,
	reset,
	out,
	full,
	empty
);
	parameter MSB = 3;
	parameter LSB = 0;
	input wire [MSB:LSB] in;
	input wire clk;
	input wire read;
	input wire write;
	input wire reset;
	output reg [MSB:LSB] out;
	output wire full;
	output wire empty;
	parameter DEPTH = 4;
	localparam FIFO_MSB = (DEPTH * MSB);
	localparam FIFO_LSB = LSB;
	wire [FIFO_MSB:FIFO_LSB] fifo;
	wire [LOG2(DEPTH):0] depth;
	always @(posedge clk or posedge reset) begin
		casez ({read, write, reset})
			3'b???: out <= 0;
		endcase
	end
endmodule
