Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 30 16:09:29 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB11_timing_summary_routed.rpt -rpx LAB11_timing_summary_routed.rpx
| Design       : LAB11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.318        0.000                      0                   78        0.176        0.000                      0                   78        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.318        0.000                      0                   78        0.176        0.000                      0                   78       19.500        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.318ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff13/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.087ns (23.562%)  route 3.526ns (76.438%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          1.183     3.614    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.124     3.738 r  tc1/nolabel_line91/Q_i_1__24/O
                         net (fo=1, routed)           0.000     3.738    tc1/dff13/counter_n_13
    SLICE_X7Y1           FDCE                                         r  tc1/dff13/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff13/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff13/Q_reg/C
                         clock pessimism              0.602    39.124    
                         clock uncertainty           -0.098    39.027    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.029    39.056    tc1/dff13/Q_reg
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                 35.318    

Slack (MET) :             35.402ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff26/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.087ns (24.124%)  route 3.419ns (75.876%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.880     2.350    tc1/dff17/Q_reg_3
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.474 r  tc1/dff17/Q_i_2__6/O
                         net (fo=4, routed)           1.032     3.506    tc1/dff25/Q_reg_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I3_O)        0.124     3.630 r  tc1/dff25/Q_i_1__9/O
                         net (fo=1, routed)           0.000     3.630    tc1/dff26/cur_sec_n_1
    SLICE_X4Y5           FDCE                                         r  tc1/dff26/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    38.522    tc1/dff26/clk_out1
    SLICE_X4Y5           FDCE                                         r  tc1/dff26/Q_reg/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X4Y5           FDCE (Setup_fdce_C_D)        0.031    39.032    tc1/dff26/Q_reg
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                 35.402    

Slack (MET) :             35.453ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff18/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.087ns (24.133%)  route 3.417ns (75.867%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          1.074     3.505    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X6Y3           LUT4 (Prop_lut4_I0_O)        0.124     3.629 r  tc1/nolabel_line91/Q_i_1__19/O
                         net (fo=1, routed)           0.000     3.629    tc1/dff18/counter_n_18
    SLICE_X6Y3           FDCE                                         r  tc1/dff18/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    38.522    tc1/dff18/clk_out1
    SLICE_X6Y3           FDCE                                         r  tc1/dff18/Q_reg/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.081    39.082    tc1/dff18/Q_reg
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                 35.453    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff19/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.113ns (24.568%)  route 3.417ns (75.432%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          1.074     3.505    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.150     3.655 r  tc1/nolabel_line91/Q_i_1__18/O
                         net (fo=1, routed)           0.000     3.655    tc1/dff19/counter_n_19
    SLICE_X6Y3           FDCE                                         r  tc1/dff19/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    38.522    tc1/dff19/clk_out1
    SLICE_X6Y3           FDCE                                         r  tc1/dff19/Q_reg/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X6Y3           FDCE (Setup_fdce_C_D)        0.118    39.119    tc1/dff19/Q_reg
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 35.464    

Slack (MET) :             35.511ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff11/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.087ns (24.582%)  route 3.335ns (75.418%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          0.992     3.422    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     3.546 r  tc1/nolabel_line91/Q_i_1__26/O
                         net (fo=1, routed)           0.000     3.546    tc1/dff11/counter_n_11
    SLICE_X7Y1           FDCE                                         r  tc1/dff11/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff11/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff11/Q_reg/C
                         clock pessimism              0.602    39.124    
                         clock uncertainty           -0.098    39.027    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.031    39.058    tc1/dff11/Q_reg
  -------------------------------------------------------------------
                         required time                         39.058    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 35.511    

Slack (MET) :             35.527ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff12/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.115ns (25.056%)  route 3.335ns (74.944%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          0.992     3.422    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I0_O)        0.152     3.574 r  tc1/nolabel_line91/Q_i_1__25/O
                         net (fo=1, routed)           0.000     3.574    tc1/dff12/counter_n_12
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
                         clock pessimism              0.602    39.124    
                         clock uncertainty           -0.098    39.027    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.075    39.102    tc1/dff12/Q_reg
  -------------------------------------------------------------------
                         required time                         39.102    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                 35.527    

Slack (MET) :             35.548ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff15/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.087ns (24.652%)  route 3.322ns (75.348%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          0.979     3.410    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.124     3.534 r  tc1/nolabel_line91/Q_i_1__22/O
                         net (fo=1, routed)           0.000     3.534    tc1/dff15/counter_n_15
    SLICE_X6Y1           FDCE                                         r  tc1/dff15/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff15/clk_out1
    SLICE_X6Y1           FDCE                                         r  tc1/dff15/Q_reg/C
                         clock pessimism              0.580    39.102    
                         clock uncertainty           -0.098    39.005    
    SLICE_X6Y1           FDCE (Setup_fdce_C_D)        0.077    39.082    tc1/dff15/Q_reg
  -------------------------------------------------------------------
                         required time                         39.082    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 35.548    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff14/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.087ns (24.669%)  route 3.319ns (75.331%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          0.976     3.407    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X6Y1           LUT5 (Prop_lut5_I0_O)        0.124     3.531 r  tc1/nolabel_line91/Q_i_1__23/O
                         net (fo=1, routed)           0.000     3.531    tc1/dff14/counter_n_14
    SLICE_X6Y1           FDCE                                         r  tc1/dff14/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff14/clk_out1
    SLICE_X6Y1           FDCE                                         r  tc1/dff14/Q_reg/C
                         clock pessimism              0.580    39.102    
                         clock uncertainty           -0.098    39.005    
    SLICE_X6Y1           FDCE (Setup_fdce_C_D)        0.081    39.086    tc1/dff14/Q_reg
  -------------------------------------------------------------------
                         required time                         39.086    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 35.555    

Slack (MET) :             35.556ns  (required time - arrival time)
  Source:                 tc1/nolabel_line91/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff23/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.952ns (21.964%)  route 3.382ns (78.036%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.638    -0.874    tc1/nolabel_line91/clk_out1
    SLICE_X3Y3           FDCE                                         r  tc1/nolabel_line91/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.456    -0.418 r  tc1/nolabel_line91/Q_reg/Q
                         net (fo=9, routed)           0.977     0.559    tc1/nolabel_line93/counter_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.124     0.683 r  tc1/nolabel_line93/Q_i_2__16/O
                         net (fo=6, routed)           0.999     1.682    tc1/dff10/Q_reg_1
    SLICE_X4Y2           LUT5 (Prop_lut5_I2_O)        0.124     1.806 r  tc1/dff10/Q_i_2__14/O
                         net (fo=8, routed)           0.363     2.169    tc1/dff15/Q_reg_1
    SLICE_X5Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.293 r  tc1/dff15/Q_i_2__13/O
                         net (fo=7, routed)           1.044     3.337    tc1/nolabel_line91/Q_reg_1
    SLICE_X5Y4           LUT4 (Prop_lut4_I2_O)        0.124     3.461 r  tc1/nolabel_line91/Q_i_1__14/O
                         net (fo=1, routed)           0.000     3.461    tc1/dff23/counter_n_23
    SLICE_X5Y4           FDCE                                         r  tc1/dff23/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    38.522    tc1/dff23/clk_out1
    SLICE_X5Y4           FDCE                                         r  tc1/dff23/Q_reg/C
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.098    38.988    
    SLICE_X5Y4           FDCE (Setup_fdce_C_D)        0.029    39.017    tc1/dff23/Q_reg
  -------------------------------------------------------------------
                         required time                         39.017    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 35.556    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 tc1/dff12/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.113ns (25.094%)  route 3.322ns (74.906%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.636    -0.876    tc1/dff12/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff12/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.419    -0.457 f  tc1/dff12/Q_reg/Q
                         net (fo=5, routed)           1.037     0.581    tc1/dff11/counter_12
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     0.877 r  tc1/dff11/Q_i_2__10/O
                         net (fo=6, routed)           0.469     1.346    tc1/dff18/Q_reg_2
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124     1.470 r  tc1/dff18/Q_i_2__8/O
                         net (fo=5, routed)           0.837     2.307    tc1/nolabel_line91/Q_reg_2
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.124     2.431 r  tc1/nolabel_line91/Q_i_2__5/O
                         net (fo=24, routed)          0.979     3.410    tc1/nolabel_line91/Q_i_2__5_n_0
    SLICE_X6Y1           LUT5 (Prop_lut5_I0_O)        0.150     3.560 r  tc1/nolabel_line91/Q_i_1__21/O
                         net (fo=1, routed)           0.000     3.560    tc1/dff16/counter_n_16
    SLICE_X6Y1           FDCE                                         r  tc1/dff16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          1.518    38.523    tc1/dff16/clk_out1
    SLICE_X6Y1           FDCE                                         r  tc1/dff16/Q_reg/C
                         clock pessimism              0.580    39.102    
                         clock uncertainty           -0.098    39.005    
    SLICE_X6Y1           FDCE (Setup_fdce_C_D)        0.118    39.123    tc1/dff16/Q_reg
  -------------------------------------------------------------------
                         required time                         39.123    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 35.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tc1/dff13/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff14/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    tc1/dff13/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff13/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  tc1/dff13/Q_reg/Q
                         net (fo=4, routed)           0.124    -0.322    tc1/nolabel_line91/counter_13
    SLICE_X6Y1           LUT5 (Prop_lut5_I2_O)        0.045    -0.277 r  tc1/nolabel_line91/Q_i_1__23/O
                         net (fo=1, routed)           0.000    -0.277    tc1/dff14/counter_n_14
    SLICE_X6Y1           FDCE                                         r  tc1/dff14/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    tc1/dff14/clk_out1
    SLICE_X6Y1           FDCE                                         r  tc1/dff14/Q_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.121    -0.453    tc1/dff14/Q_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tc1/dff7/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff5/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.429%)  route 0.144ns (43.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.595    -0.586    tc1/dff7/clk_out1
    SLICE_X1Y4           FDCE                                         r  tc1/dff7/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  tc1/dff7/Q_reg/Q
                         net (fo=5, routed)           0.144    -0.302    tc1/dff6/num0_3
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.045    -0.257 r  tc1/dff6/Q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.257    tc1/dff5/num0_n_1
    SLICE_X2Y4           FDCE                                         r  tc1/dff5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.866    -0.824    tc1/dff5/clk_out1
    SLICE_X2Y4           FDCE                                         r  tc1/dff5/Q_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.121    -0.449    tc1/dff5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tc1/dff22/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff22/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.593    -0.588    tc1/dff22/clk_out1
    SLICE_X5Y3           FDCE                                         r  tc1/dff22/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  tc1/dff22/Q_reg/Q
                         net (fo=2, routed)           0.114    -0.333    tc1/nolabel_line91/counter_22
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  tc1/nolabel_line91/Q_i_1__15/O
                         net (fo=1, routed)           0.000    -0.288    tc1/dff22/counter_n_22
    SLICE_X5Y3           FDCE                                         r  tc1/dff22/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    tc1/dff22/clk_out1
    SLICE_X5Y3           FDCE                                         r  tc1/dff22/Q_reg/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.091    -0.497    tc1/dff22/Q_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tc1/nolabel_line92/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/nolabel_line95/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.903%)  route 0.159ns (46.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.595    -0.586    tc1/nolabel_line92/clk_out1
    SLICE_X3Y4           FDCE                                         r  tc1/nolabel_line92/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  tc1/nolabel_line92/Q_reg/Q
                         net (fo=7, routed)           0.159    -0.286    tc1/nolabel_line91/counter_1
    SLICE_X4Y4           LUT6 (Prop_lut6_I3_O)        0.045    -0.241 r  tc1/nolabel_line91/Q_i_1__33/O
                         net (fo=1, routed)           0.000    -0.241    tc1/nolabel_line95/counter_n_4
    SLICE_X4Y4           FDCE                                         r  tc1/nolabel_line95/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    tc1/nolabel_line95/clk_out1
    SLICE_X4Y4           FDCE                                         r  tc1/nolabel_line95/Q_reg/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y4           FDCE (Hold_fdce_C_D)         0.092    -0.459    tc1/nolabel_line95/Q_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 bR/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bR/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.335%)  route 0.127ns (40.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    bR/clk_out1
    SLICE_X3Y8           FDCE                                         r  bR/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  bR/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.127    -0.319    bR/state[0]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.045    -0.274 r  bR/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    bR/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y8           FDCE                                         r  bR/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    bR/clk_out1
    SLICE_X3Y8           FDCE                                         r  bR/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X3Y8           FDCE (Hold_fdce_C_D)         0.092    -0.495    bR/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tc1/dff4/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff6/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.465%)  route 0.175ns (48.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.595    -0.586    tc1/dff4/clk_out1
    SLICE_X1Y4           FDCE                                         r  tc1/dff4/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  tc1/dff4/Q_reg/Q
                         net (fo=6, routed)           0.175    -0.270    tc1/dff4/Q_reg_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  tc1/dff4/Q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.225    tc1/dff6/num0_n_2
    SLICE_X2Y4           FDCE                                         r  tc1/dff6/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.866    -0.824    tc1/dff6/clk_out1
    SLICE_X2Y4           FDCE                                         r  tc1/dff6/Q_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y4           FDCE (Hold_fdce_C_D)         0.120    -0.450    tc1/dff6/Q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tc1/dff23/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff24/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.593    -0.588    tc1/dff23/clk_out1
    SLICE_X5Y4           FDCE                                         r  tc1/dff23/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  tc1/dff23/Q_reg/Q
                         net (fo=3, routed)           0.167    -0.280    tc1/nolabel_line91/counter_23
    SLICE_X5Y4           LUT5 (Prop_lut5_I2_O)        0.042    -0.238 r  tc1/nolabel_line91/Q_i_1__13/O
                         net (fo=1, routed)           0.000    -0.238    tc1/dff24/counter_n_24
    SLICE_X5Y4           FDCE                                         r  tc1/dff24/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    tc1/dff24/clk_out1
    SLICE_X5Y4           FDCE                                         r  tc1/dff24/Q_reg/C
                         clock pessimism              0.237    -0.588    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.107    -0.481    tc1/dff24/Q_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tc1/dff11/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff13/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.358%)  route 0.156ns (45.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.594    -0.587    tc1/dff11/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff11/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  tc1/dff11/Q_reg/Q
                         net (fo=6, routed)           0.156    -0.290    tc1/nolabel_line91/counter_11
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  tc1/nolabel_line91/Q_i_1__24/O
                         net (fo=1, routed)           0.000    -0.245    tc1/dff13/counter_n_13
    SLICE_X7Y1           FDCE                                         r  tc1/dff13/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.865    -0.825    tc1/dff13/clk_out1
    SLICE_X7Y1           FDCE                                         r  tc1/dff13/Q_reg/C
                         clock pessimism              0.237    -0.587    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)         0.091    -0.496    tc1/dff13/Q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tc1/dff26/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff26/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.185%)  route 0.157ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.593    -0.588    tc1/dff26/clk_out1
    SLICE_X4Y5           FDCE                                         r  tc1/dff26/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  tc1/dff26/Q_reg/Q
                         net (fo=13, routed)          0.157    -0.290    tc1/dff25/Q_reg_1[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  tc1/dff25/Q_i_1__9/O
                         net (fo=1, routed)           0.000    -0.245    tc1/dff26/cur_sec_n_1
    SLICE_X4Y5           FDCE                                         r  tc1/dff26/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.864    -0.826    tc1/dff26/clk_out1
    SLICE_X4Y5           FDCE                                         r  tc1/dff26/Q_reg/C
                         clock pessimism              0.237    -0.588    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.092    -0.496    tc1/dff26/Q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tc1/dff4/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/dff4/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.595    -0.586    tc1/dff4/clk_out1
    SLICE_X1Y4           FDCE                                         r  tc1/dff4/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  tc1/dff4/Q_reg/Q
                         net (fo=6, routed)           0.157    -0.288    tc1/dff_p/Q_reg_5
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.045    -0.243 r  tc1/dff_p/Q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.243    tc1/dff4/num0_n_0
    SLICE_X1Y4           FDCE                                         r  tc1/dff4/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=78, routed)          0.866    -0.824    tc1/dff4/clk_out1
    SLICE_X1Y4           FDCE                                         r  tc1/dff4/Q_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092    -0.494    tc1/dff4/Q_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y4       bD/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y4       bD/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y5       bD/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       bL/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       bL/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       bL/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y8       bR/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y8       bR/FSM_sequential_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y4       bD/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y4       bD/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y5       bD/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       bR/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       bR/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y6       bR/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y9       bU/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y4       bD/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y4       bD/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y5       bD/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       bL/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       bR/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y8       bR/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y6       bR/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y9       bU/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



