##   0:00:00  Solver: boolector
##   0:00:25  Checking cover reachability in step 0..
##   0:00:27  Checking cover reachability in step 1..
##   0:00:29  Checking cover reachability in step 2..
##   0:00:31  Checking cover reachability in step 3..
##   0:00:32  Checking cover reachability in step 4..
##   0:00:35  Checking cover reachability in step 5..
##   0:00:37  Checking cover reachability in step 6..
##   0:00:39  Checking cover reachability in step 7..
##   0:00:40  Reached cover statement at SignalTracker.sv:5138.22-5139.93 ($cover$SignalTracker.sv:5138$44609) in step 7.
##   0:00:40  Writing trace to VCD file: engine_0/trace0.vcd
##   0:00:46  Writing trace to Verilog testbench: engine_0/trace0_tb.v
##   0:00:47  Writing trace to constraints file: engine_0/trace0.smtc
##   0:00:48  Checking cover reachability in step 7..
##   0:00:49  Reached cover statement at SignalTracker.sv:14159.22-14160.97 ($cover$SignalTracker.sv:14159$47616) in step 7.
##   0:00:49  Reached cover statement at SignalTracker.sv:3989.22-3990.100 ($cover$SignalTracker.sv:3989$44226) in step 7.
##   0:00:49  Reached cover statement at SignalTracker.sv:8600.22-8601.97 ($cover$SignalTracker.sv:8600$45763) in step 7.
##   0:00:49  Writing trace to VCD file: engine_0/trace1.vcd
##   0:00:55  Writing trace to Verilog testbench: engine_0/trace1_tb.v
##   0:00:57  Writing trace to constraints file: engine_0/trace1.smtc
##   0:00:58  Checking cover reachability in step 7..
##   0:00:59  Reached cover statement at SignalTracker.sv:4778.22-4779.93 ($cover$SignalTracker.sv:4778$44489) in step 7.
##   0:00:59  Reached cover statement at SignalTracker.sv:4829.22-4830.100 ($cover$SignalTracker.sv:4829$44506) in step 7.
##   0:00:59  Reached cover statement at SignalTracker.sv:9005.22-9006.90 ($cover$SignalTracker.sv:9005$45898) in step 7.
##   0:00:59  Writing trace to VCD file: engine_0/trace2.vcd
##   0:01:04  Writing trace to Verilog testbench: engine_0/trace2_tb.v
##   0:01:06  Writing trace to constraints file: engine_0/trace2.smtc
##   0:01:07  Checking cover reachability in step 7..
##   0:01:08  Reached cover statement at SignalTracker.sv:1790.22-1791.93 ($cover$SignalTracker.sv:1790$43493) in step 7.
##   0:01:08  Reached cover statement at SignalTracker.sv:1793.22-1794.93 ($cover$SignalTracker.sv:1793$43494) in step 7.
##   0:01:08  Reached cover statement at SignalTracker.sv:1796.22-1797.92 ($cover$SignalTracker.sv:1796$43495) in step 7.
##   0:01:08  Reached cover statement at SignalTracker.sv:9971.22-9972.98 ($cover$SignalTracker.sv:9971$46220) in step 7.
##   0:01:08  Reached cover statement at SignalTracker.sv:9974.22-9975.98 ($cover$SignalTracker.sv:9974$46221) in step 7.
##   0:01:08  Reached cover statement at SignalTracker.sv:9977.22-9978.97 ($cover$SignalTracker.sv:9977$46222) in step 7.
##   0:01:08  Writing trace to VCD file: engine_0/trace3.vcd
##   0:01:14  Writing trace to Verilog testbench: engine_0/trace3_tb.v
##   0:01:16  Writing trace to constraints file: engine_0/trace3.smtc
##   0:01:17  Checking cover reachability in step 7..
##   0:01:18  Reached cover statement at SignalTracker.sv:3869.22-3870.100 ($cover$SignalTracker.sv:3869$44186) in step 7.
##   0:01:18  Writing trace to VCD file: engine_0/trace4.vcd
##   0:01:24  Writing trace to Verilog testbench: engine_0/trace4_tb.v
##   0:01:25  Writing trace to constraints file: engine_0/trace4.smtc
##   0:01:26  Checking cover reachability in step 7..
##   0:01:27  Reached cover statement at SignalTracker.sv:3941.22-3942.93 ($cover$SignalTracker.sv:3941$44210) in step 7.
##   0:01:27  Reached cover statement at SignalTracker.sv:8555.22-8556.90 ($cover$SignalTracker.sv:8555$45748) in step 7.
##   0:01:27  Writing trace to VCD file: engine_0/trace5.vcd
##   0:01:33  Writing trace to Verilog testbench: engine_0/trace5_tb.v
##   0:01:35  Writing trace to constraints file: engine_0/trace5.smtc
##   0:01:36  Checking cover reachability in step 7..
##   0:01:37  Reached cover statement at SignalTracker.sv:2870.22-2871.100 ($cover$SignalTracker.sv:2870$43853) in step 7.
##   0:01:37  Reached cover statement at SignalTracker.sv:8711.22-8712.97 ($cover$SignalTracker.sv:8711$45800) in step 7.
##   0:01:37  Reached cover statement at SignalTracker.sv:8933.22-8934.97 ($cover$SignalTracker.sv:8933$45874) in step 7.
##   0:01:37  Writing trace to VCD file: engine_0/trace6.vcd
##   0:01:43  Writing trace to Verilog testbench: engine_0/trace6_tb.v
##   0:01:44  Writing trace to constraints file: engine_0/trace6.smtc
##   0:01:45  Checking cover reachability in step 7..
##   0:01:46  Reached cover statement at SignalTracker.sv:2774.22-2775.100 ($cover$SignalTracker.sv:2774$43821) in step 7.
##   0:01:46  Reached cover statement at SignalTracker.sv:7004.22-7005.112 ($cover$SignalTracker.sv:7004$45231) in step 7.
##   0:01:46  Writing trace to VCD file: engine_0/trace7.vcd
##   0:01:52  Writing trace to Verilog testbench: engine_0/trace7_tb.v
##   0:01:54  Writing trace to constraints file: engine_0/trace7.smtc
##   0:01:55  Checking cover reachability in step 7..
##   0:01:56  Reached cover statement at SignalTracker.sv:6110.22-6111.100 ($cover$SignalTracker.sv:6110$44933) in step 7.
##   0:01:56  Writing trace to VCD file: engine_0/trace8.vcd
##   0:02:01  Writing trace to Verilog testbench: engine_0/trace8_tb.v
##   0:02:03  Writing trace to constraints file: engine_0/trace8.smtc
##   0:02:04  Checking cover reachability in step 7..
##   0:02:05  Reached cover statement at SignalTracker.sv:5375.22-5376.93 ($cover$SignalTracker.sv:5375$44688) in step 7.
##   0:02:05  Reached cover statement at SignalTracker.sv:8462.22-8463.91 ($cover$SignalTracker.sv:8462$45717) in step 7.
##   0:02:05  Writing trace to VCD file: engine_0/trace9.vcd
##   0:02:11  Writing trace to Verilog testbench: engine_0/trace9_tb.v
##   0:02:12  Writing trace to constraints file: engine_0/trace9.smtc
##   0:02:14  Checking cover reachability in step 7..
##   0:02:14  Reached cover statement at SignalTracker.sv:5063.22-5064.100 ($cover$SignalTracker.sv:5063$44584) in step 7.
##   0:02:14  Reached cover statement at SignalTracker.sv:8174.22-8175.98 ($cover$SignalTracker.sv:8174$45621) in step 7.
##   0:02:14  Writing trace to VCD file: engine_0/trace10.vcd
##   0:02:20  Writing trace to Verilog testbench: engine_0/trace10_tb.v
##   0:02:22  Writing trace to constraints file: engine_0/trace10.smtc
##   0:02:23  Checking cover reachability in step 7..
##   0:02:24  Reached cover statement at SignalTracker.sv:5714.22-5715.92 ($cover$SignalTracker.sv:5714$44801) in step 7.
##   0:02:24  Writing trace to VCD file: engine_0/trace11.vcd
##   0:02:29  Writing trace to Verilog testbench: engine_0/trace11_tb.v
##   0:02:31  Writing trace to constraints file: engine_0/trace11.smtc
##   0:02:32  Checking cover reachability in step 7..
##   0:02:32  Reached cover statement at SignalTracker.sv:3629.22-3630.100 ($cover$SignalTracker.sv:3629$44106) in step 7.
##   0:02:32  Reached cover statement at SignalTracker.sv:9158.22-9159.97 ($cover$SignalTracker.sv:9158$45949) in step 7.
##   0:02:32  Writing trace to VCD file: engine_0/trace12.vcd
##   0:02:38  Writing trace to Verilog testbench: engine_0/trace12_tb.v
##   0:02:40  Writing trace to constraints file: engine_0/trace12.smtc
##   0:02:41  Checking cover reachability in step 7..
##   0:02:42  Reached cover statement at SignalTracker.sv:3626.22-3627.100 ($cover$SignalTracker.sv:3626$44105) in step 7.
##   0:02:42  Writing trace to VCD file: engine_0/trace13.vcd
##   0:02:48  Writing trace to Verilog testbench: engine_0/trace13_tb.v
##   0:02:49  Writing trace to constraints file: engine_0/trace13.smtc
##   0:02:50  Checking cover reachability in step 7..
##   0:02:51  Reached cover statement at SignalTracker.sv:3704.22-3705.93 ($cover$SignalTracker.sv:3704$44131) in step 7.
##   0:02:51  Writing trace to VCD file: engine_0/trace14.vcd
##   0:02:57  Writing trace to Verilog testbench: engine_0/trace14_tb.v
##   0:02:59  Writing trace to constraints file: engine_0/trace14.smtc
##   0:03:00  Checking cover reachability in step 7..
##   0:03:01  Reached cover statement at SignalTracker.sv:3701.22-3702.93 ($cover$SignalTracker.sv:3701$44130) in step 7.
##   0:03:01  Writing trace to VCD file: engine_0/trace15.vcd
##   0:03:06  Writing trace to Verilog testbench: engine_0/trace15_tb.v
##   0:03:08  Writing trace to constraints file: engine_0/trace15.smtc
##   0:03:09  Checking cover reachability in step 7..
##   0:03:10  Reached cover statement at SignalTracker.sv:4421.22-4422.93 ($cover$SignalTracker.sv:4421$44370) in step 7.
##   0:03:10  Reached cover statement at SignalTracker.sv:8783.22-8784.90 ($cover$SignalTracker.sv:8783$45824) in step 7.
##   0:03:10  Writing trace to VCD file: engine_0/trace16.vcd
##   0:03:16  Writing trace to Verilog testbench: engine_0/trace16_tb.v
##   0:03:18  Writing trace to constraints file: engine_0/trace16.smtc
##   0:03:19  Checking cover reachability in step 7..
##   0:03:20  Reached cover statement at SignalTracker.sv:1919.22-1920.100 ($cover$SignalTracker.sv:1919$43536) in step 7.
##   0:03:20  Reached cover statement at SignalTracker.sv:9584.22-9585.106 ($cover$SignalTracker.sv:9584$46091) in step 7.
##   0:03:20  Writing trace to VCD file: engine_0/trace17.vcd
##   0:03:26  Writing trace to Verilog testbench: engine_0/trace17_tb.v
##   0:03:27  Writing trace to constraints file: engine_0/trace17.smtc
##   0:03:28  Checking cover reachability in step 7..
##   0:03:30  Reached cover statement at SignalTracker.sv:4472.22-4473.100 ($cover$SignalTracker.sv:4472$44387) in step 7.
##   0:03:30  Reached cover statement at SignalTracker.sv:8828.22-8829.97 ($cover$SignalTracker.sv:8828$45839) in step 7.
##   0:03:30  Writing trace to VCD file: engine_0/trace18.vcd
##   0:03:35  Writing trace to Verilog testbench: engine_0/trace18_tb.v
##   0:03:37  Writing trace to constraints file: engine_0/trace18.smtc
##   0:03:38  Checking cover reachability in step 7..
##   0:03:39  Reached cover statement at SignalTracker.sv:6695.22-6696.99 ($cover$SignalTracker.sv:6695$45128) in step 7.
##   0:03:39  Reached cover statement at SignalTracker.sv:9500.22-9501.103 ($cover$SignalTracker.sv:9500$46063) in step 7.
##   0:03:39  Writing trace to VCD file: engine_0/trace19.vcd
##   0:03:45  Writing trace to Verilog testbench: engine_0/trace19_tb.v
##   0:03:46  Writing trace to constraints file: engine_0/trace19.smtc
##   0:03:47  Checking cover reachability in step 7..
##   0:03:49  Reached cover statement at SignalTracker.sv:4301.22-4302.93 ($cover$SignalTracker.sv:4301$44330) in step 7.
##   0:03:49  Writing trace to VCD file: engine_0/trace20.vcd
##   0:03:54  Writing trace to Verilog testbench: engine_0/trace20_tb.v
##   0:03:56  Writing trace to constraints file: engine_0/trace20.smtc
##   0:03:57  Checking cover reachability in step 7..
##   0:03:58  Reached cover statement at SignalTracker.sv:5711.22-5712.93 ($cover$SignalTracker.sv:5711$44800) in step 7.
##   0:03:58  Writing trace to VCD file: engine_0/trace21.vcd
##   0:04:04  Writing trace to Verilog testbench: engine_0/trace21_tb.v
##   0:04:05  Writing trace to constraints file: engine_0/trace21.smtc
##   0:04:06  Checking cover reachability in step 7..
##   0:04:08  Reached cover statement at SignalTracker.sv:5708.22-5709.93 ($cover$SignalTracker.sv:5708$44799) in step 7.
##   0:04:08  Writing trace to VCD file: engine_0/trace22.vcd
##   0:04:14  Writing trace to Verilog testbench: engine_0/trace22_tb.v
##   0:04:15  Writing trace to constraints file: engine_0/trace22.smtc
##   0:04:16  Checking cover reachability in step 7..
##   0:04:17  Reached cover statement at SignalTracker.sv:4658.22-4659.93 ($cover$SignalTracker.sv:4658$44449) in step 7.
##   0:04:17  Writing trace to VCD file: engine_0/trace23.vcd
##   0:04:23  Writing trace to Verilog testbench: engine_0/trace23_tb.v
##   0:04:25  Writing trace to constraints file: engine_0/trace23.smtc
##   0:04:26  Checking cover reachability in step 7..
##   0:04:27  Reached cover statement at SignalTracker.sv:5594.22-5595.93 ($cover$SignalTracker.sv:5594$44761) in step 7.
##   0:04:27  Reached cover statement at SignalTracker.sv:5597.22-5598.92 ($cover$SignalTracker.sv:5597$44762) in step 7.
##   0:04:27  Writing trace to VCD file: engine_0/trace24.vcd
##   0:04:33  Writing trace to Verilog testbench: engine_0/trace24_tb.v
##   0:04:35  Writing trace to constraints file: engine_0/trace24.smtc
##   0:04:36  Checking cover reachability in step 7..
##   0:04:37  Reached cover statement at SignalTracker.sv:5591.22-5592.93 ($cover$SignalTracker.sv:5591$44760) in step 7.
##   0:04:37  Writing trace to VCD file: engine_0/trace25.vcd
##   0:04:43  Writing trace to Verilog testbench: engine_0/trace25_tb.v
##   0:04:45  Writing trace to constraints file: engine_0/trace25.smtc
##   0:04:46  Checking cover reachability in step 7..
##   0:04:47  Reached cover statement at SignalTracker.sv:3395.22-3396.100 ($cover$SignalTracker.sv:3395$44028) in step 7.
##   0:04:47  Writing trace to VCD file: engine_0/trace26.vcd
##   0:04:53  Writing trace to Verilog testbench: engine_0/trace26_tb.v
##   0:04:54  Writing trace to constraints file: engine_0/trace26.smtc
##   0:04:55  Checking cover reachability in step 7..
##   0:04:56  Reached cover statement at SignalTracker.sv:2093.22-2094.99 ($cover$SignalTracker.sv:2093$43594) in step 7.
##   0:04:56  Writing trace to VCD file: engine_0/trace27.vcd
##   0:05:02  Writing trace to Verilog testbench: engine_0/trace27_tb.v
##   0:05:04  Writing trace to constraints file: engine_0/trace27.smtc
##   0:05:05  Checking cover reachability in step 7..
##   0:05:06  Reached cover statement at SignalTracker.sv:3002.22-3003.93 ($cover$SignalTracker.sv:3002$43897) in step 7.
##   0:05:06  Writing trace to VCD file: engine_0/trace28.vcd
##   0:05:12  Writing trace to Verilog testbench: engine_0/trace28_tb.v
##   0:05:14  Writing trace to constraints file: engine_0/trace28.smtc
##   0:05:15  Checking cover reachability in step 7..
##   0:05:16  Reached cover statement at SignalTracker.sv:3005.22-3006.92 ($cover$SignalTracker.sv:3005$43898) in step 7.
##   0:05:16  Reached cover statement at SignalTracker.sv:8786.22-8787.89 ($cover$SignalTracker.sv:8786$45825) in step 7.
##   0:05:16  Writing trace to VCD file: engine_0/trace29.vcd
##   0:05:22  Writing trace to Verilog testbench: engine_0/trace29_tb.v
##   0:05:24  Writing trace to constraints file: engine_0/trace29.smtc
##   0:05:25  Checking cover reachability in step 7..
##   0:05:26  Reached cover statement at SignalTracker.sv:3053.22-3054.100 ($cover$SignalTracker.sv:3053$43914) in step 7.
##   0:05:26  Writing trace to VCD file: engine_0/trace30.vcd
##   0:05:32  Writing trace to Verilog testbench: engine_0/trace30_tb.v
##   0:05:33  Writing trace to constraints file: engine_0/trace30.smtc
##   0:05:35  Checking cover reachability in step 7..
##   0:05:36  Reached cover statement at SignalTracker.sv:3230.22-3231.93 ($cover$SignalTracker.sv:3230$43973) in step 7.
##   0:05:36  Reached cover statement at SignalTracker.sv:8246.22-8247.91 ($cover$SignalTracker.sv:8246$45645) in step 7.
##   0:05:36  Writing trace to VCD file: engine_0/trace31.vcd
##   0:05:42  Writing trace to Verilog testbench: engine_0/trace31_tb.v
##   0:05:43  Writing trace to constraints file: engine_0/trace31.smtc
##   0:05:44  Checking cover reachability in step 7..
##   0:05:46  Reached cover statement at SignalTracker.sv:3233.22-3234.93 ($cover$SignalTracker.sv:3233$43974) in step 7.
##   0:05:46  Writing trace to VCD file: engine_0/trace32.vcd
##   0:05:51  Writing trace to Verilog testbench: engine_0/trace32_tb.v
##   0:05:53  Writing trace to constraints file: engine_0/trace32.smtc
##   0:05:54  Checking cover reachability in step 7..
##   0:05:55  Reached cover statement at SignalTracker.sv:3236.22-3237.92 ($cover$SignalTracker.sv:3236$43975) in step 7.
##   0:05:55  Reached cover statement at SignalTracker.sv:8249.22-8250.90 ($cover$SignalTracker.sv:8249$45646) in step 7.
##   0:05:55  Writing trace to VCD file: engine_0/trace33.vcd
##   0:06:01  Writing trace to Verilog testbench: engine_0/trace33_tb.v
##   0:06:03  Writing trace to constraints file: engine_0/trace33.smtc
##   0:06:04  Checking cover reachability in step 7..
##   0:06:05  Reached cover statement at SignalTracker.sv:3350.22-3351.93 ($cover$SignalTracker.sv:3350$44013) in step 7.
##   0:06:05  Writing trace to VCD file: engine_0/trace34.vcd
##   0:06:11  Writing trace to Verilog testbench: engine_0/trace34_tb.v
##   0:06:13  Writing trace to constraints file: engine_0/trace34.smtc
##   0:06:14  Checking cover reachability in step 7..
##   0:06:15  Reached cover statement at SignalTracker.sv:3353.22-3354.92 ($cover$SignalTracker.sv:3353$44014) in step 7.
##   0:06:15  Reached cover statement at SignalTracker.sv:8138.22-8139.90 ($cover$SignalTracker.sv:8138$45609) in step 7.
##   0:06:15  Writing trace to VCD file: engine_0/trace35.vcd
##   0:06:21  Writing trace to Verilog testbench: engine_0/trace35_tb.v
##   0:06:22  Writing trace to constraints file: engine_0/trace35.smtc
##   0:06:23  Checking cover reachability in step 7..
##   0:06:25  Reached cover statement at SignalTracker.sv:3467.22-3468.93 ($cover$SignalTracker.sv:3467$44052) in step 7.
##   0:06:25  Reached cover statement at SignalTracker.sv:9335.22-9336.90 ($cover$SignalTracker.sv:9335$46008) in step 7.
##   0:06:25  Writing trace to VCD file: engine_0/trace36.vcd
##   0:06:31  Writing trace to Verilog testbench: engine_0/trace36_tb.v
##   0:06:32  Writing trace to constraints file: engine_0/trace36.smtc
##   0:06:33  Checking cover reachability in step 7..
##   0:06:35  Reached cover statement at SignalTracker.sv:3509.22-3510.100 ($cover$SignalTracker.sv:3509$44066) in step 7.
##   0:06:35  Reached cover statement at SignalTracker.sv:9371.22-9372.97 ($cover$SignalTracker.sv:9371$46020) in step 7.
##   0:06:35  Writing trace to VCD file: engine_0/trace37.vcd
##   0:06:40  Writing trace to Verilog testbench: engine_0/trace37_tb.v
##   0:06:42  Writing trace to constraints file: engine_0/trace37.smtc
##   0:06:43  Checking cover reachability in step 7..
##   0:06:44  Reached cover statement at SignalTracker.sv:6650.22-6651.92 ($cover$SignalTracker.sv:6650$45113) in step 7.
##   0:06:44  Reached cover statement at SignalTracker.sv:6653.22-6654.91 ($cover$SignalTracker.sv:6653$45114) in step 7.
##   0:06:44  Reached cover statement at SignalTracker.sv:9458.22-9459.96 ($cover$SignalTracker.sv:9458$46049) in step 7.
##   0:06:44  Reached cover statement at SignalTracker.sv:9461.22-9462.95 ($cover$SignalTracker.sv:9461$46050) in step 7.
##   0:06:44  Writing trace to VCD file: engine_0/trace38.vcd
##   0:06:50  Writing trace to Verilog testbench: engine_0/trace38_tb.v
##   0:06:52  Writing trace to constraints file: engine_0/trace38.smtc
##   0:06:53  Checking cover reachability in step 7..
##   0:06:54  Reached cover statement at SignalTracker.sv:1958.22-1959.92 ($cover$SignalTracker.sv:1958$43549) in step 7.
##   0:06:54  Reached cover statement at SignalTracker.sv:9626.22-9627.98 ($cover$SignalTracker.sv:9626$46105) in step 7.
##   0:06:54  Writing trace to VCD file: engine_0/trace39.vcd
##   0:07:00  Writing trace to Verilog testbench: engine_0/trace39_tb.v
##   0:07:02  Writing trace to constraints file: engine_0/trace39.smtc
##   0:07:03  Checking cover reachability in step 7..
##   0:07:04  Reached cover statement at SignalTracker.sv:4061.22-4062.93 ($cover$SignalTracker.sv:4061$44250) in step 7.
##   0:07:04  Reached cover statement at SignalTracker.sv:4106.22-4107.100 ($cover$SignalTracker.sv:4106$44265) in step 7.
##   0:07:04  Writing trace to VCD file: engine_0/trace40.vcd
##   0:07:10  Writing trace to Verilog testbench: engine_0/trace40_tb.v
##   0:07:12  Writing trace to constraints file: engine_0/trace40.smtc
##   0:07:13  Checking cover reachability in step 7..
##   0:07:14  Reached cover statement at SignalTracker.sv:4949.22-4950.100 ($cover$SignalTracker.sv:4949$44546) in step 7.
##   0:07:14  Writing trace to VCD file: engine_0/trace41.vcd
##   0:07:20  Writing trace to Verilog testbench: engine_0/trace41_tb.v
##   0:07:22  Writing trace to constraints file: engine_0/trace41.smtc
##   0:07:23  Checking cover reachability in step 7..
##   0:07:24  Reached cover statement at SignalTracker.sv:6107.22-6108.100 ($cover$SignalTracker.sv:6107$44932) in step 7.
##   0:07:24  Writing trace to VCD file: engine_0/trace42.vcd
##   0:07:30  Writing trace to Verilog testbench: engine_0/trace42_tb.v
##   0:07:32  Writing trace to constraints file: engine_0/trace42.smtc
##   0:07:33  Checking cover reachability in step 7..
##   0:07:34  Reached cover statement at SignalTracker.sv:4901.22-4902.93 ($cover$SignalTracker.sv:4901$44530) in step 7.
##   0:07:34  Writing trace to VCD file: engine_0/trace43.vcd
##   0:07:40  Writing trace to Verilog testbench: engine_0/trace43_tb.v
##   0:07:42  Writing trace to constraints file: engine_0/trace43.smtc
##   0:07:43  Checking cover reachability in step 7..
##   0:07:44  Reached cover statement at SignalTracker.sv:4349.22-4350.100 ($cover$SignalTracker.sv:4349$44346) in step 7.
##   0:07:44  Writing trace to VCD file: engine_0/trace44.vcd
##   0:07:50  Writing trace to Verilog testbench: engine_0/trace44_tb.v
##   0:07:52  Writing trace to constraints file: engine_0/trace44.smtc
##   0:07:53  Checking cover reachability in step 7..
##   0:07:54  Reached cover statement at SignalTracker.sv:4544.22-4545.93 ($cover$SignalTracker.sv:4544$44411) in step 7.
##   0:07:54  Writing trace to VCD file: engine_0/trace45.vcd
##   0:08:00  Writing trace to Verilog testbench: engine_0/trace45_tb.v
##   0:08:02  Writing trace to constraints file: engine_0/trace45.smtc
##   0:08:03  Checking cover reachability in step 7..
##   0:08:04  Reached cover statement at SignalTracker.sv:1595.22-1596.100 ($cover$SignalTracker.sv:1595$43428) in step 7.
##   0:08:04  Reached cover statement at SignalTracker.sv:9773.22-9774.105 ($cover$SignalTracker.sv:9773$46154) in step 7.
##   0:08:04  Writing trace to VCD file: engine_0/trace46.vcd
##   0:08:10  Writing trace to Verilog testbench: engine_0/trace46_tb.v
##   0:08:12  Writing trace to constraints file: engine_0/trace46.smtc
##   0:08:13  Checking cover reachability in step 7..
##   0:08:14  Reached cover statement at SignalTracker.sv:4586.22-4587.100 ($cover$SignalTracker.sv:4586$44425) in step 7.
##   0:08:14  Writing trace to VCD file: engine_0/trace47.vcd
##   0:08:20  Writing trace to Verilog testbench: engine_0/trace47_tb.v
##   0:08:22  Writing trace to constraints file: engine_0/trace47.smtc
##   0:08:23  Checking cover reachability in step 7..
##   0:08:24  Reached cover statement at SignalTracker.sv:4706.22-4707.100 ($cover$SignalTracker.sv:4706$44465) in step 7.
##   0:08:24  Writing trace to VCD file: engine_0/trace48.vcd
##   0:08:30  Writing trace to Verilog testbench: engine_0/trace48_tb.v
##   0:08:32  Writing trace to constraints file: engine_0/trace48.smtc
##   0:08:33  Checking cover reachability in step 7..
##   0:08:34  Reached cover statement at SignalTracker.sv:1955.22-1956.93 ($cover$SignalTracker.sv:1955$43548) in step 7.
##   0:08:34  Reached cover statement at SignalTracker.sv:9623.22-9624.99 ($cover$SignalTracker.sv:9623$46104) in step 7.
##   0:08:34  Writing trace to VCD file: engine_0/trace49.vcd
##   0:08:40  Writing trace to Verilog testbench: engine_0/trace49_tb.v
##   0:08:42  Writing trace to constraints file: engine_0/trace49.smtc
##   0:08:43  Checking cover reachability in step 7..
##   0:08:44  Reached cover statement at SignalTracker.sv:13907.22-13908.96 ($cover$SignalTracker.sv:13907$47532) in step 7.
##   0:08:44  Reached cover statement at SignalTracker.sv:4193.22-4194.91 ($cover$SignalTracker.sv:4193$44294) in step 7.
##   0:08:44  Writing trace to VCD file: engine_0/trace50.vcd
##   0:08:50  Writing trace to Verilog testbench: engine_0/trace50_tb.v
##   0:08:52  Writing trace to constraints file: engine_0/trace50.smtc
##   0:08:53  Checking cover reachability in step 7..
##   0:08:54  Reached cover statement at SignalTracker.sv:13901.22-13902.97 ($cover$SignalTracker.sv:13901$47530) in step 7.
##   0:08:54  Reached cover statement at SignalTracker.sv:4187.22-4188.92 ($cover$SignalTracker.sv:4187$44292) in step 7.
##   0:08:54  Writing trace to VCD file: engine_0/trace51.vcd
##   0:09:00  Writing trace to Verilog testbench: engine_0/trace51_tb.v
##   0:09:02  Writing trace to constraints file: engine_0/trace51.smtc
##   0:09:03  Checking cover reachability in step 7..
##   0:09:04  Reached cover statement at SignalTracker.sv:1952.22-1953.93 ($cover$SignalTracker.sv:1952$43547) in step 7.
##   0:09:04  Reached cover statement at SignalTracker.sv:9620.22-9621.99 ($cover$SignalTracker.sv:9620$46103) in step 7.
##   0:09:04  Writing trace to VCD file: engine_0/trace52.vcd
##   0:09:10  Writing trace to Verilog testbench: engine_0/trace52_tb.v
##   0:09:12  Writing trace to constraints file: engine_0/trace52.smtc
##   0:09:13  Checking cover reachability in step 7..
##   0:09:14  Reached cover statement at SignalTracker.sv:3824.22-3825.93 ($cover$SignalTracker.sv:3824$44171) in step 7.
##   0:09:14  Writing trace to VCD file: engine_0/trace53.vcd
##   0:09:20  Writing trace to Verilog testbench: engine_0/trace53_tb.v
##   0:09:22  Writing trace to constraints file: engine_0/trace53.smtc
##   0:09:23  Checking cover reachability in step 7..
##   0:09:24  Reached cover statement at SignalTracker.sv:2417.22-2418.92 ($cover$SignalTracker.sv:2417$43702) in step 7.
##   0:09:24  Writing trace to VCD file: engine_0/trace54.vcd
##   0:09:30  Writing trace to Verilog testbench: engine_0/trace54_tb.v
##   0:09:32  Writing trace to constraints file: engine_0/trace54.smtc
##   0:09:33  Checking cover reachability in step 7..
##   0:09:35  Reached cover statement at SignalTracker.sv:2531.22-2532.92 ($cover$SignalTracker.sv:2531$43740) in step 7.
##   0:09:35  Writing trace to VCD file: engine_0/trace55.vcd
##   0:09:40  Writing trace to Verilog testbench: engine_0/trace55_tb.v
##   0:09:42  Writing trace to constraints file: engine_0/trace55.smtc
##   0:09:43  Checking cover reachability in step 7..
##   0:09:44  Reached cover statement at SignalTracker.sv:2216.22-2217.100 ($cover$SignalTracker.sv:2216$43635) in step 7.
##   0:09:44  Writing trace to VCD file: engine_0/trace56.vcd
##   0:09:51  Writing trace to Verilog testbench: engine_0/trace56_tb.v
##   0:09:52  Writing trace to constraints file: engine_0/trace56.smtc
##   0:09:53  Checking cover reachability in step 7..
##   0:09:54  Reached cover statement at SignalTracker.sv:13904.22-13905.97 ($cover$SignalTracker.sv:13904$47531) in step 7.
##   0:09:54  Reached cover statement at SignalTracker.sv:4190.22-4191.92 ($cover$SignalTracker.sv:4190$44293) in step 7.
##   0:09:54  Writing trace to VCD file: engine_0/trace57.vcd
##   0:10:01  Writing trace to Verilog testbench: engine_0/trace57_tb.v
##   0:10:02  Writing trace to constraints file: engine_0/trace57.smtc
##   0:10:03  Checking cover reachability in step 7..
##   0:10:05  Reached cover statement at SignalTracker.sv:2459.22-2460.100 ($cover$SignalTracker.sv:2459$43716) in step 7.
##   0:10:05  Writing trace to VCD file: engine_0/trace58.vcd
##   0:10:11  Writing trace to Verilog testbench: engine_0/trace58_tb.v
##   0:10:12  Writing trace to constraints file: engine_0/trace58.smtc
##   0:10:13  Checking cover reachability in step 7..
##   0:10:15  Reached cover statement at SignalTracker.sv:1712.22-1713.100 ($cover$SignalTracker.sv:1712$43467) in step 7.
##   0:10:15  Reached cover statement at SignalTracker.sv:9890.22-9891.105 ($cover$SignalTracker.sv:9890$46193) in step 7.
##   0:10:15  Writing trace to VCD file: engine_0/trace59.vcd
##   0:10:21  Writing trace to Verilog testbench: engine_0/trace59_tb.v
##   0:10:23  Writing trace to constraints file: engine_0/trace59.smtc
##   0:10:24  Checking cover reachability in step 7..
##   0:10:25  Reached cover statement at SignalTracker.sv:1670.22-1671.92 ($cover$SignalTracker.sv:1670$43453) in step 7.
##   0:10:25  Reached cover statement at SignalTracker.sv:9851.22-9852.97 ($cover$SignalTracker.sv:9851$46180) in step 7.
##   0:10:25  Writing trace to VCD file: engine_0/trace60.vcd
##   0:10:31  Writing trace to Verilog testbench: engine_0/trace60_tb.v
##   0:10:33  Writing trace to constraints file: engine_0/trace60.smtc
##   0:10:34  Checking cover reachability in step 7..
##   0:10:35  Reached cover statement at SignalTracker.sv:1667.22-1668.93 ($cover$SignalTracker.sv:1667$43452) in step 7.
##   0:10:35  Reached cover statement at SignalTracker.sv:9848.22-9849.98 ($cover$SignalTracker.sv:9848$46179) in step 7.
##   0:10:35  Writing trace to VCD file: engine_0/trace61.vcd
##   0:10:42  Writing trace to Verilog testbench: engine_0/trace61_tb.v
##   0:10:43  Writing trace to constraints file: engine_0/trace61.smtc
##   0:10:44  Checking cover reachability in step 7..
##   0:10:46  Checking cover reachability in step 8..
##   0:10:49  Reached cover statement at SignalTracker.sv:14054.22-14055.86 ($cover$SignalTracker.sv:14054$47581) in step 8.
##   0:10:49  Reached cover statement at SignalTracker.sv:14075.22-14076.99 ($cover$SignalTracker.sv:14075$47588) in step 8.
##   0:10:49  Reached cover statement at SignalTracker.sv:2924.22-2925.82 ($cover$SignalTracker.sv:2924$43871) in step 8.
##   0:10:49  Reached cover statement at SignalTracker.sv:2951.22-2952.95 ($cover$SignalTracker.sv:2951$43880) in step 8.
##   0:10:49  Writing trace to VCD file: engine_0/trace62.vcd
##   0:10:56  Writing trace to Verilog testbench: engine_0/trace62_tb.v
##   0:10:57  Writing trace to constraints file: engine_0/trace62.smtc
##   0:10:58  Checking cover reachability in step 8..
##   0:11:00  Reached cover statement at SignalTracker.sv:1820.22-1821.96 ($cover$SignalTracker.sv:1820$43503) in step 8.
##   0:11:00  Reached cover statement at SignalTracker.sv:7640.22-7641.88 ($cover$SignalTracker.sv:7640$45443) in step 8.
##   0:11:00  Reached cover statement at SignalTracker.sv:7997.22-7998.84 ($cover$SignalTracker.sv:7997$45562) in step 8.
##   0:11:00  Reached cover statement at SignalTracker.sv:8000.22-8001.83 ($cover$SignalTracker.sv:8000$45563) in step 8.
##   0:11:00  Reached cover statement at SignalTracker.sv:9998.22-9999.101 ($cover$SignalTracker.sv:9998$46229) in step 8.
##   0:11:00  Writing trace to VCD file: engine_0/trace63.vcd
##   0:11:07  Writing trace to Verilog testbench: engine_0/trace63_tb.v
##   0:11:08  Writing trace to constraints file: engine_0/trace63.smtc
##   0:11:09  Checking cover reachability in step 8..
##   0:11:11  Reached cover statement at SignalTracker.sv:12686.22-12687.106 ($cover$SignalTracker.sv:12686$47125) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14108.22-14109.89 ($cover$SignalTracker.sv:14108$47599) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14117.22-14118.80 ($cover$SignalTracker.sv:14117$47602) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14120.22-14121.98 ($cover$SignalTracker.sv:14120$47603) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14150.22-14151.95 ($cover$SignalTracker.sv:14150$47613) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14162.22-14163.76 ($cover$SignalTracker.sv:14162$47617) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14168.22-14169.93 ($cover$SignalTracker.sv:14168$47619) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14180.22-14181.88 ($cover$SignalTracker.sv:14180$47623) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:14204.22-14205.74 ($cover$SignalTracker.sv:14204$47631) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3806.22-3807.92 ($cover$SignalTracker.sv:3806$44165) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3815.22-3816.83 ($cover$SignalTracker.sv:3815$44168) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3818.22-3819.101 ($cover$SignalTracker.sv:3818$44169) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3857.22-3858.98 ($cover$SignalTracker.sv:3857$44182) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3872.22-3873.79 ($cover$SignalTracker.sv:3872$44187) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3878.22-3879.96 ($cover$SignalTracker.sv:3878$44189) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3890.22-3891.91 ($cover$SignalTracker.sv:3890$44193) in step 8.
##   0:11:11  Reached cover statement at SignalTracker.sv:3914.22-3915.77 ($cover$SignalTracker.sv:3914$44201) in step 8.
##   0:11:11  Writing trace to VCD file: engine_0/trace64.vcd
##   0:11:18  Writing trace to Verilog testbench: engine_0/trace64_tb.v
##   0:11:19  Writing trace to constraints file: engine_0/trace64.smtc
##   0:11:21  Checking cover reachability in step 8..
##   0:11:22  Reached cover statement at SignalTracker.sv:10019.22-10020.87 ($cover$SignalTracker.sv:10019$46236) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:14033.22-14034.92 ($cover$SignalTracker.sv:14033$47574) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:1808.22-1809.89 ($cover$SignalTracker.sv:1808$43499) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:1841.22-1842.82 ($cover$SignalTracker.sv:1841$43510) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:7628.22-7629.81 ($cover$SignalTracker.sv:7628$45439) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:7658.22-7659.74 ($cover$SignalTracker.sv:7658$45449) in step 8.
##   0:11:22  Reached cover statement at SignalTracker.sv:9986.22-9987.94 ($cover$SignalTracker.sv:9986$46225) in step 8.
##   0:11:22  Writing trace to VCD file: engine_0/trace65.vcd
##   0:11:29  Writing trace to Verilog testbench: engine_0/trace65_tb.v
##   0:11:30  Writing trace to constraints file: engine_0/trace65.smtc
##   0:11:31  Checking cover reachability in step 8..
##   0:11:33  Reached cover statement at SignalTracker.sv:10001.22-10002.101 ($cover$SignalTracker.sv:10001$46230) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12158.22-12159.95 ($cover$SignalTracker.sv:12158$46949) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12161.22-12162.92 ($cover$SignalTracker.sv:12161$46950) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12164.22-12165.93 ($cover$SignalTracker.sv:12164$46951) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12179.22-12180.89 ($cover$SignalTracker.sv:12179$46956) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12185.22-12186.90 ($cover$SignalTracker.sv:12185$46958) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12188.22-12189.97 ($cover$SignalTracker.sv:12188$46959) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12200.22-12201.98 ($cover$SignalTracker.sv:12200$46963) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12203.22-12204.92 ($cover$SignalTracker.sv:12203$46964) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:12209.22-12210.82 ($cover$SignalTracker.sv:12209$46966) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:14039.22-14040.93 ($cover$SignalTracker.sv:14039$47576) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:14042.22-14043.100 ($cover$SignalTracker.sv:14042$47577) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:1814.22-1815.90 ($cover$SignalTracker.sv:1814$43501) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:1817.22-1818.97 ($cover$SignalTracker.sv:1817$43502) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:1823.22-1824.96 ($cover$SignalTracker.sv:1823$43504) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:18410.22-18411.84 ($cover$SignalTracker.sv:18410$49033) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:18419.22-18420.83 ($cover$SignalTracker.sv:18419$49036) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:18422.22-18423.82 ($cover$SignalTracker.sv:18422$49037) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:18470.22-18471.88 ($cover$SignalTracker.sv:18470$49053) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:6977.22-6978.83 ($cover$SignalTracker.sv:6977$45222) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:7634.22-7635.82 ($cover$SignalTracker.sv:7634$45441) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:7637.22-7638.89 ($cover$SignalTracker.sv:7637$45442) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:7643.22-7644.88 ($cover$SignalTracker.sv:7643$45444) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:8003.22-8004.88 ($cover$SignalTracker.sv:8003$45564) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:8114.22-8115.85 ($cover$SignalTracker.sv:8114$45601) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:8651.22-8652.87 ($cover$SignalTracker.sv:8651$45780) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:9992.22-9993.95 ($cover$SignalTracker.sv:9992$46227) in step 8.
##   0:11:33  Reached cover statement at SignalTracker.sv:9995.22-9996.102 ($cover$SignalTracker.sv:9995$46228) in step 8.
##   0:11:33  Writing trace to VCD file: engine_0/trace66.vcd
##   0:11:39  Writing trace to Verilog testbench: engine_0/trace66_tb.v
##   0:11:41  Writing trace to constraints file: engine_0/trace66.smtc
##   0:11:42  Checking cover reachability in step 8..
##   0:11:43  Reached cover statement at SignalTracker.sv:11258.22-11259.89 ($cover$SignalTracker.sv:11258$46649) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11264.22-11265.79 ($cover$SignalTracker.sv:11264$46651) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11276.22-11277.95 ($cover$SignalTracker.sv:11276$46655) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11300.22-11301.92 ($cover$SignalTracker.sv:11300$46663) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11303.22-11304.94 ($cover$SignalTracker.sv:11303$46664) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11306.22-11307.72 ($cover$SignalTracker.sv:11306$46665) in step 8.
##   0:11:43  Reached cover statement at SignalTracker.sv:11309.22-11310.90 ($cover$SignalTracker.sv:11309$46666) in step 8.
##   0:11:43  Writing trace to VCD file: engine_0/trace67.vcd
##   0:11:50  Writing trace to Verilog testbench: engine_0/trace67_tb.v
##   0:11:52  Writing trace to constraints file: engine_0/trace67.smtc
##   0:11:53  Checking cover reachability in step 8..
##   0:11:54  Reached cover statement at SignalTracker.sv:10004.22-10005.101 ($cover$SignalTracker.sv:10004$46231) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:10007.22-10008.103 ($cover$SignalTracker.sv:10007$46232) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:10016.22-10017.84 ($cover$SignalTracker.sv:10016$46235) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:10022.22-10023.101 ($cover$SignalTracker.sv:10022$46237) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:10034.22-10035.96 ($cover$SignalTracker.sv:10034$46241) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:10058.22-10059.82 ($cover$SignalTracker.sv:10058$46249) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1766.22-1767.92 ($cover$SignalTracker.sv:1766$43485) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1775.22-1776.83 ($cover$SignalTracker.sv:1775$43488) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1781.22-1782.101 ($cover$SignalTracker.sv:1781$43490) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1826.22-1827.96 ($cover$SignalTracker.sv:1826$43505) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1829.22-1830.98 ($cover$SignalTracker.sv:1829$43506) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1838.22-1839.79 ($cover$SignalTracker.sv:1838$43509) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1844.22-1845.96 ($cover$SignalTracker.sv:1844$43511) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1856.22-1857.91 ($cover$SignalTracker.sv:1856$43515) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:1880.22-1881.77 ($cover$SignalTracker.sv:1880$43523) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7601.22-7602.84 ($cover$SignalTracker.sv:7601$45430) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7610.22-7611.75 ($cover$SignalTracker.sv:7610$45433) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7616.22-7617.93 ($cover$SignalTracker.sv:7616$45435) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7646.22-7647.88 ($cover$SignalTracker.sv:7646$45445) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7649.22-7650.90 ($cover$SignalTracker.sv:7649$45446) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7655.22-7656.71 ($cover$SignalTracker.sv:7655$45448) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7661.22-7662.88 ($cover$SignalTracker.sv:7661$45450) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7673.22-7674.83 ($cover$SignalTracker.sv:7673$45454) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:7697.22-7698.69 ($cover$SignalTracker.sv:7697$45462) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:9944.22-9945.97 ($cover$SignalTracker.sv:9944$46211) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:9956.22-9957.88 ($cover$SignalTracker.sv:9956$46215) in step 8.
##   0:11:54  Reached cover statement at SignalTracker.sv:9962.22-9963.106 ($cover$SignalTracker.sv:9962$46217) in step 8.
##   0:11:55  Writing trace to VCD file: engine_0/trace68.vcd
##   0:12:01  Writing trace to Verilog testbench: engine_0/trace68_tb.v
##   0:12:03  Writing trace to constraints file: engine_0/trace68.smtc
##   0:12:04  Checking cover reachability in step 8..
##   0:12:05  Reached cover statement at SignalTracker.sv:13211.22-13212.89 ($cover$SignalTracker.sv:13211$47300) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:13214.22-13215.88 ($cover$SignalTracker.sv:13214$47301) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:13217.22-13218.87 ($cover$SignalTracker.sv:13217$47302) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:14024.22-14025.88 ($cover$SignalTracker.sv:14024$47571) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:1772.22-1773.83 ($cover$SignalTracker.sv:1772$43487) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:1787.22-1788.85 ($cover$SignalTracker.sv:1787$43492) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:7607.22-7608.75 ($cover$SignalTracker.sv:7607$45432) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:7619.22-7620.77 ($cover$SignalTracker.sv:7619$45436) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:9953.22-9954.88 ($cover$SignalTracker.sv:9953$46214) in step 8.
##   0:12:05  Reached cover statement at SignalTracker.sv:9968.22-9969.90 ($cover$SignalTracker.sv:9968$46219) in step 8.
##   0:12:05  Writing trace to VCD file: engine_0/trace69.vcd
##   0:12:12  Writing trace to Verilog testbench: engine_0/trace69_tb.v
##   0:12:14  Writing trace to constraints file: engine_0/trace69.smtc
##   0:12:15  Checking cover reachability in step 8..
##   0:12:16  Reached cover statement at SignalTracker.sv:18401.22-18402.84 ($cover$SignalTracker.sv:18401$49030) in step 8.
##   0:12:16  Reached cover statement at SignalTracker.sv:7994.22-7995.84 ($cover$SignalTracker.sv:7994$45561) in step 8.
##   0:12:16  Writing trace to VCD file: engine_0/trace70.vcd
##   0:12:23  Writing trace to Verilog testbench: engine_0/trace70_tb.v
##   0:12:25  Writing trace to constraints file: engine_0/trace70.smtc
##   0:12:26  Checking cover reachability in step 8..
##   0:12:28  Reached cover statement at SignalTracker.sv:14036.22-14037.92 ($cover$SignalTracker.sv:14036$47575) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:1778.22-1779.88 ($cover$SignalTracker.sv:1778$43489) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:1784.22-1785.87 ($cover$SignalTracker.sv:1784$43491) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:1811.22-1812.89 ($cover$SignalTracker.sv:1811$43500) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:9959.22-9960.93 ($cover$SignalTracker.sv:9959$46216) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:9965.22-9966.92 ($cover$SignalTracker.sv:9965$46218) in step 8.
##   0:12:28  Reached cover statement at SignalTracker.sv:9989.22-9990.94 ($cover$SignalTracker.sv:9989$46226) in step 8.
##   0:12:28  Writing trace to VCD file: engine_0/trace71.vcd
##   0:12:35  Writing trace to Verilog testbench: engine_0/trace71_tb.v
##   0:12:36  Writing trace to constraints file: engine_0/trace71.smtc
##   0:12:37  Checking cover reachability in step 8..
##   0:12:40  Reached cover statement at SignalTracker.sv:12449.22-12450.83 ($cover$SignalTracker.sv:12449$47046) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12452.22-12453.83 ($cover$SignalTracker.sv:12452$47047) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12455.22-12456.101 ($cover$SignalTracker.sv:12455$47048) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12464.22-12465.93 ($cover$SignalTracker.sv:12464$47051) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12470.22-12471.92 ($cover$SignalTracker.sv:12470$47053) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12473.22-12474.91 ($cover$SignalTracker.sv:12473$47054) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12476.22-12477.90 ($cover$SignalTracker.sv:12476$47055) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12497.22-12498.98 ($cover$SignalTracker.sv:12497$47062) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12500.22-12501.93 ($cover$SignalTracker.sv:12500$47063) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12506.22-12507.79 ($cover$SignalTracker.sv:12506$47065) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12509.22-12510.82 ($cover$SignalTracker.sv:12509$47066) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12512.22-12513.96 ($cover$SignalTracker.sv:12512$47067) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12524.22-12525.91 ($cover$SignalTracker.sv:12524$47071) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:12548.22-12549.77 ($cover$SignalTracker.sv:12548$47079) in step 8.
##   0:12:40  Reached cover statement at SignalTracker.sv:13736.22-13737.97 ($cover$SignalTracker.sv:13736$47475) in step 8.
##   0:12:40  Writing trace to VCD file: engine_0/trace72.vcd
##   0:12:47  Writing trace to Verilog testbench: engine_0/trace72_tb.v
##   0:12:49  Writing trace to constraints file: engine_0/trace72.smtc
##   0:12:50  Checking cover reachability in step 8..
##   0:12:51  Reached cover statement at SignalTracker.sv:12365.22-12366.95 ($cover$SignalTracker.sv:12365$47018) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12371.22-12372.92 ($cover$SignalTracker.sv:12371$47020) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12377.22-12378.90 ($cover$SignalTracker.sv:12377$47022) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12380.22-12381.92 ($cover$SignalTracker.sv:12380$47023) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12404.22-12405.101 ($cover$SignalTracker.sv:12404$47031) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12410.22-12411.98 ($cover$SignalTracker.sv:12410$47033) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12413.22-12414.92 ($cover$SignalTracker.sv:12413$47034) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:12416.22-12417.96 ($cover$SignalTracker.sv:12416$47035) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:14072.22-14073.99 ($cover$SignalTracker.sv:14072$47587) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:2078.22-2079.95 ($cover$SignalTracker.sv:2078$43589) in step 8.
##   0:12:51  Reached cover statement at SignalTracker.sv:2096.22-2097.81 ($cover$SignalTracker.sv:2096$43595) in step 8.
##   0:12:51  Writing trace to VCD file: engine_0/trace73.vcd
##   0:12:58  Writing trace to Verilog testbench: engine_0/trace73_tb.v
##   0:13:00  Writing trace to constraints file: engine_0/trace73.smtc
##   0:13:01  Checking cover reachability in step 8..
##   0:13:03  Reached cover statement at SignalTracker.sv:1901.22-1902.89 ($cover$SignalTracker.sv:1901$43530) in step 8.
##   0:13:03  Reached cover statement at SignalTracker.sv:1904.22-1905.89 ($cover$SignalTracker.sv:1904$43531) in step 8.
##   0:13:03  Reached cover statement at SignalTracker.sv:1910.22-1911.97 ($cover$SignalTracker.sv:1910$43533) in step 8.
##   0:13:03  Reached cover statement at SignalTracker.sv:9566.22-9567.95 ($cover$SignalTracker.sv:9566$46085) in step 8.
##   0:13:03  Reached cover statement at SignalTracker.sv:9569.22-9570.95 ($cover$SignalTracker.sv:9569$46086) in step 8.
##   0:13:03  Reached cover statement at SignalTracker.sv:9575.22-9576.103 ($cover$SignalTracker.sv:9575$46088) in step 8.
##   0:13:03  Writing trace to VCD file: engine_0/trace74.vcd
##   0:13:09  Writing trace to Verilog testbench: engine_0/trace74_tb.v
##   0:13:11  Writing trace to constraints file: engine_0/trace74.smtc
##   0:13:12  Checking cover reachability in step 8..
##   0:13:14  Reached cover statement at SignalTracker.sv:7790.22-7791.93 ($cover$SignalTracker.sv:7790$45493) in step 8.
##   0:13:14  Writing trace to VCD file: engine_0/trace75.vcd
##   0:13:20  Writing trace to Verilog testbench: engine_0/trace75_tb.v
##   0:13:22  Writing trace to constraints file: engine_0/trace75.smtc
##   0:13:23  Checking cover reachability in step 8..
##   0:13:25  Reached cover statement at SignalTracker.sv:7787.22-7788.93 ($cover$SignalTracker.sv:7787$45492) in step 8.
##   0:13:25  Writing trace to VCD file: engine_0/trace76.vcd
##   0:13:32  Writing trace to Verilog testbench: engine_0/trace76_tb.v
##   0:13:33  Writing trace to constraints file: engine_0/trace76.smtc
##   0:13:35  Checking cover reachability in step 8..
##   0:13:36  Reached cover statement at SignalTracker.sv:7283.22-7284.76 ($cover$SignalTracker.sv:7283$45324) in step 8.
##   0:13:36  Writing trace to VCD file: engine_0/trace77.vcd
##   0:13:43  Writing trace to Verilog testbench: engine_0/trace77_tb.v
##   0:13:45  Writing trace to constraints file: engine_0/trace77.smtc
##   0:13:46  Checking cover reachability in step 8..
##   0:13:47  Reached cover statement at SignalTracker.sv:12092.22-12093.79 ($cover$SignalTracker.sv:12092$46927) in step 8.
##   0:13:47  Reached cover statement at SignalTracker.sv:12095.22-12096.97 ($cover$SignalTracker.sv:12095$46928) in step 8.
##   0:13:47  Writing trace to VCD file: engine_0/trace78.vcd
##   0:13:54  Writing trace to Verilog testbench: engine_0/trace78_tb.v
##   0:13:56  Writing trace to constraints file: engine_0/trace78.smtc
##   0:13:57  Checking cover reachability in step 8..
##   0:13:59  Reached cover statement at SignalTracker.sv:14165.22-14166.79 ($cover$SignalTracker.sv:14165$47618) in step 8.
##   0:13:59  Reached cover statement at SignalTracker.sv:4955.22-4956.82 ($cover$SignalTracker.sv:4955$44548) in step 8.
##   0:13:59  Reached cover statement at SignalTracker.sv:8291.22-8292.80 ($cover$SignalTracker.sv:8291$45660) in step 8.
##   0:13:59  Writing trace to VCD file: engine_0/trace79.vcd
##   0:14:06  Writing trace to Verilog testbench: engine_0/trace79_tb.v
##   0:14:07  Writing trace to constraints file: engine_0/trace79.smtc
##   0:14:09  Checking cover reachability in step 8..
##   0:14:10  Reached cover statement at SignalTracker.sv:11489.22-11490.75 ($cover$SignalTracker.sv:11489$46726) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:13133.22-13134.83 ($cover$SignalTracker.sv:13133$47274) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:13151.22-13152.83 ($cover$SignalTracker.sv:13151$47280) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:13181.22-13182.76 ($cover$SignalTracker.sv:13181$47290) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:14669.22-14670.66 ($cover$SignalTracker.sv:14669$47786) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:18338.22-18339.67 ($cover$SignalTracker.sv:18338$49009) in step 8.
##   0:14:10  Reached cover statement at SignalTracker.sv:6980.22-6981.75 ($cover$SignalTracker.sv:6980$45223) in step 8.
##   0:14:10  Writing trace to VCD file: engine_0/trace80.vcd
##   0:14:17  Writing trace to Verilog testbench: engine_0/trace80_tb.v
##   0:14:19  Writing trace to constraints file: engine_0/trace80.smtc
##   0:14:20  Checking cover reachability in step 8..
##   0:14:21  Reached cover statement at SignalTracker.sv:10985.22-10986.89 ($cover$SignalTracker.sv:10985$46558) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11003.22-11004.95 ($cover$SignalTracker.sv:11003$46564) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11006.22-11007.83 ($cover$SignalTracker.sv:11006$46565) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11012.22-11013.84 ($cover$SignalTracker.sv:11012$46567) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11015.22-11016.91 ($cover$SignalTracker.sv:11015$46568) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11030.22-11031.72 ($cover$SignalTracker.sv:11030$46573) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:11033.22-11034.90 ($cover$SignalTracker.sv:11033$46574) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:14279.22-14280.95 ($cover$SignalTracker.sv:14279$47656) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1682.22-1683.89 ($cover$SignalTracker.sv:1682$43457) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1688.22-1689.90 ($cover$SignalTracker.sv:1688$43459) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1691.22-1692.97 ($cover$SignalTracker.sv:1691$43460) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1694.22-1695.96 ($cover$SignalTracker.sv:1694$43461) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1697.22-1698.96 ($cover$SignalTracker.sv:1697$43462) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1700.22-1701.96 ($cover$SignalTracker.sv:1700$43463) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:1718.22-1719.82 ($cover$SignalTracker.sv:1718$43469) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:18473.22-18474.88 ($cover$SignalTracker.sv:18473$49054) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9860.22-9861.94 ($cover$SignalTracker.sv:9860$46183) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9866.22-9867.95 ($cover$SignalTracker.sv:9866$46185) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9869.22-9870.102 ($cover$SignalTracker.sv:9869$46186) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9872.22-9873.101 ($cover$SignalTracker.sv:9872$46187) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9875.22-9876.101 ($cover$SignalTracker.sv:9875$46188) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9878.22-9879.101 ($cover$SignalTracker.sv:9878$46189) in step 8.
##   0:14:21  Reached cover statement at SignalTracker.sv:9896.22-9897.87 ($cover$SignalTracker.sv:9896$46195) in step 8.
##   0:14:21  Writing trace to VCD file: engine_0/trace81.vcd
##   0:14:28  Writing trace to Verilog testbench: engine_0/trace81_tb.v
##   0:14:30  Writing trace to constraints file: engine_0/trace81.smtc
##   0:14:31  Checking cover reachability in step 8..
##   0:14:33  Reached cover statement at SignalTracker.sv:18581.22-18582.80 ($cover$SignalTracker.sv:18581$49090) in step 8.
##   0:14:33  Writing trace to VCD file: engine_0/trace82.vcd
##   0:14:40  Writing trace to Verilog testbench: engine_0/trace82_tb.v
##   0:14:41  Writing trace to constraints file: engine_0/trace82.smtc
##   0:14:43  Checking cover reachability in step 8..
##   0:14:44  Reached cover statement at SignalTracker.sv:18575.22-18576.80 ($cover$SignalTracker.sv:18575$49088) in step 8.
##   0:14:44  Writing trace to VCD file: engine_0/trace83.vcd
##   0:14:51  Writing trace to Verilog testbench: engine_0/trace83_tb.v
##   0:14:53  Writing trace to constraints file: engine_0/trace83.smtc
##   0:14:54  Checking cover reachability in step 8..
##   0:14:55  Reached cover statement at SignalTracker.sv:12047.22-12048.96 ($cover$SignalTracker.sv:12047$46912) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12059.22-12060.91 ($cover$SignalTracker.sv:12059$46916) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12062.22-12063.93 ($cover$SignalTracker.sv:12062$46917) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12065.22-12066.102 ($cover$SignalTracker.sv:12065$46918) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12068.22-12069.90 ($cover$SignalTracker.sv:12068$46919) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12071.22-12072.90 ($cover$SignalTracker.sv:12071$46920) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12074.22-12075.91 ($cover$SignalTracker.sv:12074$46921) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:12086.22-12087.99 ($cover$SignalTracker.sv:12086$46925) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14102.22-14103.87 ($cover$SignalTracker.sv:14102$47597) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14129.22-14130.86 ($cover$SignalTracker.sv:14129$47606) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14132.22-14133.86 ($cover$SignalTracker.sv:14132$47607) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14135.22-14136.87 ($cover$SignalTracker.sv:14135$47608) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14141.22-14142.93 ($cover$SignalTracker.sv:14141$47610) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14144.22-14145.93 ($cover$SignalTracker.sv:14144$47611) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:14147.22-14148.93 ($cover$SignalTracker.sv:14147$47612) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:18446.22-18447.87 ($cover$SignalTracker.sv:18446$49045) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4073.22-4074.89 ($cover$SignalTracker.sv:4073$44254) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4076.22-4077.89 ($cover$SignalTracker.sv:4076$44255) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4079.22-4080.90 ($cover$SignalTracker.sv:4079$44256) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4085.22-4086.96 ($cover$SignalTracker.sv:4085$44258) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4088.22-4089.96 ($cover$SignalTracker.sv:4088$44259) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:4091.22-4092.96 ($cover$SignalTracker.sv:4091$44260) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:9344.22-9345.86 ($cover$SignalTracker.sv:9344$46011) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:9347.22-9348.86 ($cover$SignalTracker.sv:9347$46012) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:9350.22-9351.87 ($cover$SignalTracker.sv:9350$46013) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:9356.22-9357.93 ($cover$SignalTracker.sv:9356$46015) in step 8.
##   0:14:55  Reached cover statement at SignalTracker.sv:9359.22-9360.93 ($cover$SignalTracker.sv:9359$46016) in step 8.
##   0:14:56  Writing trace to VCD file: engine_0/trace84.vcd
##   0:15:02  Writing trace to Verilog testbench: engine_0/trace84_tb.v
##   0:15:04  Writing trace to constraints file: engine_0/trace84.smtc
##   0:15:05  Checking cover reachability in step 8..
##   0:15:07  Reached cover statement at SignalTracker.sv:1655.22-1656.83 ($cover$SignalTracker.sv:1655$43448) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1658.22-1659.83 ($cover$SignalTracker.sv:1658$43449) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1661.22-1662.101 ($cover$SignalTracker.sv:1661$43450) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1703.22-1704.98 ($cover$SignalTracker.sv:1703$43464) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1715.22-1716.79 ($cover$SignalTracker.sv:1715$43468) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1721.22-1722.96 ($cover$SignalTracker.sv:1721$43470) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1733.22-1734.91 ($cover$SignalTracker.sv:1733$43474) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:1757.22-1758.77 ($cover$SignalTracker.sv:1757$43482) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9836.22-9837.88 ($cover$SignalTracker.sv:9836$46175) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9839.22-9840.88 ($cover$SignalTracker.sv:9839$46176) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9842.22-9843.106 ($cover$SignalTracker.sv:9842$46177) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9881.22-9882.103 ($cover$SignalTracker.sv:9881$46190) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9893.22-9894.84 ($cover$SignalTracker.sv:9893$46194) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9899.22-9900.101 ($cover$SignalTracker.sv:9899$46196) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9911.22-9912.96 ($cover$SignalTracker.sv:9911$46200) in step 8.
##   0:15:07  Reached cover statement at SignalTracker.sv:9935.22-9936.82 ($cover$SignalTracker.sv:9935$46208) in step 8.
##   0:15:07  Writing trace to VCD file: engine_0/trace85.vcd
##   0:15:14  Writing trace to Verilog testbench: engine_0/trace85_tb.v
##   0:15:15  Writing trace to constraints file: engine_0/trace85.smtc
##   0:15:17  Checking cover reachability in step 8..
##   0:15:19  Reached cover statement at SignalTracker.sv:1649.22-1650.92 ($cover$SignalTracker.sv:1649$43446) in step 8.
##   0:15:19  Reached cover statement at SignalTracker.sv:9827.22-9828.97 ($cover$SignalTracker.sv:9827$46172) in step 8.
##   0:15:19  Writing trace to VCD file: engine_0/trace86.vcd
##   0:15:25  Writing trace to Verilog testbench: engine_0/trace86_tb.v
##   0:15:27  Writing trace to constraints file: engine_0/trace86.smtc
##   0:15:28  Checking cover reachability in step 8..
##   0:15:30  Reached cover statement at SignalTracker.sv:13748.22-13749.101 ($cover$SignalTracker.sv:13748$47479) in step 8.
##   0:15:30  Writing trace to VCD file: engine_0/trace87.vcd
##   0:15:37  Writing trace to Verilog testbench: engine_0/trace87_tb.v
##   0:15:38  Writing trace to constraints file: engine_0/trace87.smtc
##   0:15:39  Checking cover reachability in step 8..
##   0:15:41  Reached cover statement at SignalTracker.sv:6632.22-6633.82 ($cover$SignalTracker.sv:6632$45107) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6635.22-6636.82 ($cover$SignalTracker.sv:6635$45108) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6641.22-6642.100 ($cover$SignalTracker.sv:6641$45110) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6680.22-6681.95 ($cover$SignalTracker.sv:6680$45123) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6686.22-6687.97 ($cover$SignalTracker.sv:6686$45125) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6698.22-6699.78 ($cover$SignalTracker.sv:6698$45129) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6704.22-6705.95 ($cover$SignalTracker.sv:6704$45131) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6716.22-6717.90 ($cover$SignalTracker.sv:6716$45135) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:6740.22-6741.76 ($cover$SignalTracker.sv:6740$45143) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9440.22-9441.86 ($cover$SignalTracker.sv:9440$46043) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9443.22-9444.86 ($cover$SignalTracker.sv:9443$46044) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9449.22-9450.104 ($cover$SignalTracker.sv:9449$46046) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9485.22-9486.99 ($cover$SignalTracker.sv:9485$46058) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9491.22-9492.101 ($cover$SignalTracker.sv:9491$46060) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9503.22-9504.82 ($cover$SignalTracker.sv:9503$46064) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9509.22-9510.99 ($cover$SignalTracker.sv:9509$46066) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9521.22-9522.94 ($cover$SignalTracker.sv:9521$46070) in step 8.
##   0:15:41  Reached cover statement at SignalTracker.sv:9545.22-9546.80 ($cover$SignalTracker.sv:9545$46078) in step 8.
##   0:15:41  Writing trace to VCD file: engine_0/trace88.vcd
##   0:15:48  Writing trace to Verilog testbench: engine_0/trace88_tb.v
##   0:15:50  Writing trace to constraints file: engine_0/trace88.smtc
##   0:15:51  Checking cover reachability in step 8..
##   0:15:52  Reached cover statement at SignalTracker.sv:6626.22-6627.91 ($cover$SignalTracker.sv:6626$45105) in step 8.
##   0:15:52  Reached cover statement at SignalTracker.sv:6701.22-6702.81 ($cover$SignalTracker.sv:6701$45130) in step 8.
##   0:15:52  Reached cover statement at SignalTracker.sv:9431.22-9432.95 ($cover$SignalTracker.sv:9431$46040) in step 8.
##   0:15:52  Reached cover statement at SignalTracker.sv:9506.22-9507.85 ($cover$SignalTracker.sv:9506$46065) in step 8.
##   0:15:52  Writing trace to VCD file: engine_0/trace89.vcd
##   0:16:00  Writing trace to Verilog testbench: engine_0/trace89_tb.v
##   0:16:01  Writing trace to constraints file: engine_0/trace89.smtc
##   0:16:02  Checking cover reachability in step 8..
##   0:16:04  Reached cover statement at SignalTracker.sv:12443.22-12444.92 ($cover$SignalTracker.sv:12443$47044) in step 8.
##   0:16:04  Reached cover statement at SignalTracker.sv:12461.22-12462.93 ($cover$SignalTracker.sv:12461$47050) in step 8.
##   0:16:04  Reached cover statement at SignalTracker.sv:12467.22-12468.92 ($cover$SignalTracker.sv:12467$47052) in step 8.
##   0:16:04  Writing trace to VCD file: engine_0/trace90.vcd
##   0:16:11  Writing trace to Verilog testbench: engine_0/trace90_tb.v
##   0:16:12  Writing trace to constraints file: engine_0/trace90.smtc
##   0:16:14  Checking cover reachability in step 8..
##   0:16:15  Reached cover statement at SignalTracker.sv:12239.22-12240.95 ($cover$SignalTracker.sv:12239$46976) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12242.22-12243.83 ($cover$SignalTracker.sv:12242$46977) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12245.22-12246.83 ($cover$SignalTracker.sv:12245$46978) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12248.22-12249.101 ($cover$SignalTracker.sv:12248$46979) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12254.22-12255.87 ($cover$SignalTracker.sv:12254$46981) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12257.22-12258.93 ($cover$SignalTracker.sv:12257$46982) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12263.22-12264.92 ($cover$SignalTracker.sv:12263$46984) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12266.22-12267.92 ($cover$SignalTracker.sv:12266$46985) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12290.22-12291.98 ($cover$SignalTracker.sv:12290$46993) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12293.22-12294.93 ($cover$SignalTracker.sv:12293$46994) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12299.22-12300.98 ($cover$SignalTracker.sv:12299$46996) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12302.22-12303.92 ($cover$SignalTracker.sv:12302$46997) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12305.22-12306.92 ($cover$SignalTracker.sv:12305$46998) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12308.22-12309.100 ($cover$SignalTracker.sv:12308$46999) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12314.22-12315.79 ($cover$SignalTracker.sv:12314$47001) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12317.22-12318.82 ($cover$SignalTracker.sv:12317$47002) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12320.22-12321.96 ($cover$SignalTracker.sv:12320$47003) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12332.22-12333.91 ($cover$SignalTracker.sv:12332$47007) in step 8.
##   0:16:15  Reached cover statement at SignalTracker.sv:12356.22-12357.77 ($cover$SignalTracker.sv:12356$47015) in step 8.
##   0:16:15  Writing trace to VCD file: engine_0/trace91.vcd
##   0:16:22  Writing trace to Verilog testbench: engine_0/trace91_tb.v
##   0:16:24  Writing trace to constraints file: engine_0/trace91.smtc
##   0:16:25  Checking cover reachability in step 8..
##   0:16:26  Reached cover statement at SignalTracker.sv:12701.22-12702.98 ($cover$SignalTracker.sv:12701$47130) in step 8.
##   0:16:26  Writing trace to VCD file: engine_0/trace92.vcd
##   0:16:33  Writing trace to Verilog testbench: engine_0/trace92_tb.v
##   0:16:35  Writing trace to constraints file: engine_0/trace92.smtc
##   0:16:36  Checking cover reachability in step 8..
##   0:16:38  Reached cover statement at SignalTracker.sv:12374.22-12375.92 ($cover$SignalTracker.sv:12374$47021) in step 8.
##   0:16:38  Writing trace to VCD file: engine_0/trace93.vcd
##   0:16:44  Writing trace to Verilog testbench: engine_0/trace93_tb.v
##   0:16:46  Writing trace to constraints file: engine_0/trace93.smtc
##   0:16:48  Checking cover reachability in step 8..
##   0:16:49  Reached cover statement at SignalTracker.sv:12368.22-12369.83 ($cover$SignalTracker.sv:12368$47019) in step 8.
##   0:16:49  Writing trace to VCD file: engine_0/trace94.vcd
##   0:16:56  Writing trace to Verilog testbench: engine_0/trace94_tb.v
##   0:16:58  Writing trace to constraints file: engine_0/trace94.smtc
##   0:16:59  Checking cover reachability in step 8..
##   0:17:00  Reached cover statement at SignalTracker.sv:12311.22-12312.100 ($cover$SignalTracker.sv:12311$47000) in step 8.
##   0:17:00  Writing trace to VCD file: engine_0/trace95.vcd
##   0:17:07  Writing trace to Verilog testbench: engine_0/trace95_tb.v
##   0:17:09  Writing trace to constraints file: engine_0/trace95.smtc
##   0:17:10  Checking cover reachability in step 8..
##   0:17:12  Reached cover statement at SignalTracker.sv:12260.22-12261.92 ($cover$SignalTracker.sv:12260$46983) in step 8.
##   0:17:12  Writing trace to VCD file: engine_0/trace96.vcd
##   0:17:19  Writing trace to Verilog testbench: engine_0/trace96_tb.v
##   0:17:20  Writing trace to constraints file: engine_0/trace96.smtc
##   0:17:22  Checking cover reachability in step 8..
##   0:17:23  Reached cover statement at SignalTracker.sv:12233.22-12234.92 ($cover$SignalTracker.sv:12233$46974) in step 8.
##   0:17:23  Writing trace to VCD file: engine_0/trace97.vcd
##   0:17:30  Writing trace to Verilog testbench: engine_0/trace97_tb.v
##   0:17:31  Writing trace to constraints file: engine_0/trace97.smtc
##   0:17:33  Checking cover reachability in step 8..
##   0:17:34  Reached cover statement at SignalTracker.sv:12089.22-12090.101 ($cover$SignalTracker.sv:12089$46926) in step 8.
##   0:17:34  Writing trace to VCD file: engine_0/trace98.vcd
##   0:17:41  Writing trace to Verilog testbench: engine_0/trace98_tb.v
##   0:17:43  Writing trace to constraints file: engine_0/trace98.smtc
##   0:17:44  Checking cover reachability in step 8..
##   0:17:46  Reached cover statement at SignalTracker.sv:12056.22-12057.93 ($cover$SignalTracker.sv:12056$46915) in step 8.
##   0:17:46  Writing trace to VCD file: engine_0/trace99.vcd
##   0:17:53  Writing trace to Verilog testbench: engine_0/trace99_tb.v
##   0:17:54  Writing trace to constraints file: engine_0/trace99.smtc
##   0:17:56  Checking cover reachability in step 8..
##   0:17:57  Reached cover statement at SignalTracker.sv:12050.22-12051.84 ($cover$SignalTracker.sv:12050$46913) in step 8.
##   0:17:57  Writing trace to VCD file: engine_0/trace100.vcd
##   0:18:04  Writing trace to Verilog testbench: engine_0/trace100_tb.v
##   0:18:06  Writing trace to constraints file: engine_0/trace100.smtc
##   0:18:07  Checking cover reachability in step 8..
##   0:18:09  Reached cover statement at SignalTracker.sv:11972.22-11973.96 ($cover$SignalTracker.sv:11972$46887) in step 8.
##   0:18:09  Reached cover statement at SignalTracker.sv:11990.22-11991.102 ($cover$SignalTracker.sv:11990$46893) in step 8.
##   0:18:09  Reached cover statement at SignalTracker.sv:12017.22-12018.101 ($cover$SignalTracker.sv:12017$46902) in step 8.
##   0:18:09  Reached cover statement at SignalTracker.sv:12020.22-12021.79 ($cover$SignalTracker.sv:12020$46903) in step 8.
##   0:18:09  Writing trace to VCD file: engine_0/trace101.vcd
##   0:18:15  Writing trace to Verilog testbench: engine_0/trace101_tb.v
##   0:18:17  Writing trace to constraints file: engine_0/trace101.smtc
##   0:18:18  Checking cover reachability in step 8..
##   0:18:20  Reached cover statement at SignalTracker.sv:11981.22-11982.93 ($cover$SignalTracker.sv:11981$46890) in step 8.
##   0:18:20  Writing trace to VCD file: engine_0/trace102.vcd
##   0:18:26  Writing trace to Verilog testbench: engine_0/trace102_tb.v
##   0:18:28  Writing trace to constraints file: engine_0/trace102.smtc
##   0:18:29  Checking cover reachability in step 8..
##   0:18:31  Reached cover statement at SignalTracker.sv:11975.22-11976.84 ($cover$SignalTracker.sv:11975$46888) in step 8.
##   0:18:31  Writing trace to VCD file: engine_0/trace103.vcd
##   0:18:38  Writing trace to Verilog testbench: engine_0/trace103_tb.v
##   0:18:39  Writing trace to constraints file: engine_0/trace103.smtc
##   0:18:41  Checking cover reachability in step 8..
##   0:18:42  Reached cover statement at SignalTracker.sv:11933.22-11934.92 ($cover$SignalTracker.sv:11933$46874) in step 8.
##   0:18:42  Writing trace to VCD file: engine_0/trace104.vcd
##   0:18:49  Writing trace to Verilog testbench: engine_0/trace104_tb.v
##   0:18:51  Writing trace to constraints file: engine_0/trace104.smtc
##   0:18:52  Checking cover reachability in step 8..
##   0:18:54  Reached cover statement at SignalTracker.sv:11930.22-11931.93 ($cover$SignalTracker.sv:11930$46873) in step 8.
##   0:18:54  Writing trace to VCD file: engine_0/trace105.vcd
##   0:19:01  Writing trace to Verilog testbench: engine_0/trace105_tb.v
##   0:19:02  Writing trace to constraints file: engine_0/trace105.smtc
##   0:19:04  Checking cover reachability in step 8..
##   0:19:06  Reached cover statement at SignalTracker.sv:11924.22-11925.83 ($cover$SignalTracker.sv:11924$46871) in step 8.
##   0:19:06  Writing trace to VCD file: engine_0/trace106.vcd
##   0:19:12  Writing trace to Verilog testbench: engine_0/trace106_tb.v
##   0:19:14  Writing trace to constraints file: engine_0/trace106.smtc
##   0:19:15  Checking cover reachability in step 8..
##   0:19:17  Reached cover statement at SignalTracker.sv:11498.22-11499.85 ($cover$SignalTracker.sv:11498$46729) in step 8.
##   0:19:17  Writing trace to VCD file: engine_0/trace107.vcd
##   0:19:23  Writing trace to Verilog testbench: engine_0/trace107_tb.v
##   0:19:25  Writing trace to constraints file: engine_0/trace107.smtc
##   0:19:26  Checking cover reachability in step 8..
##   0:19:28  Reached cover statement at SignalTracker.sv:11495.22-11496.76 ($cover$SignalTracker.sv:11495$46728) in step 8.
##   0:19:28  Writing trace to VCD file: engine_0/trace108.vcd
##   0:19:35  Writing trace to Verilog testbench: engine_0/trace108_tb.v
##   0:19:37  Writing trace to constraints file: engine_0/trace108.smtc
##   0:19:38  Checking cover reachability in step 8..
##   0:19:40  Reached cover statement at SignalTracker.sv:11267.22-11268.86 ($cover$SignalTracker.sv:11267$46652) in step 8.
##   0:19:40  Writing trace to VCD file: engine_0/trace109.vcd
##   0:19:47  Writing trace to Verilog testbench: engine_0/trace109_tb.v
##   0:19:48  Writing trace to constraints file: engine_0/trace109.smtc
##   0:19:49  Checking cover reachability in step 8..
##   0:19:51  Reached cover statement at SignalTracker.sv:11261.22-11262.77 ($cover$SignalTracker.sv:11261$46650) in step 8.
##   0:19:51  Writing trace to VCD file: engine_0/trace110.vcd
##   0:19:58  Writing trace to Verilog testbench: engine_0/trace110_tb.v
##   0:20:00  Writing trace to constraints file: engine_0/trace110.smtc
##   0:20:01  Checking cover reachability in step 8..
##   0:20:03  Reached cover statement at SignalTracker.sv:11186.22-11187.89 ($cover$SignalTracker.sv:11186$46625) in step 8.
##   0:20:03  Reached cover statement at SignalTracker.sv:11189.22-11190.77 ($cover$SignalTracker.sv:11189$46626) in step 8.
##   0:20:03  Reached cover statement at SignalTracker.sv:11204.22-11205.95 ($cover$SignalTracker.sv:11204$46631) in step 8.
##   0:20:03  Reached cover statement at SignalTracker.sv:11228.22-11229.94 ($cover$SignalTracker.sv:11228$46639) in step 8.
##   0:20:03  Reached cover statement at SignalTracker.sv:11231.22-11232.72 ($cover$SignalTracker.sv:11231$46640) in step 8.
##   0:20:03  Writing trace to VCD file: engine_0/trace111.vcd
##   0:20:10  Writing trace to Verilog testbench: engine_0/trace111_tb.v
##   0:20:12  Writing trace to constraints file: engine_0/trace111.smtc
##   0:20:13  Checking cover reachability in step 8..
##   0:20:15  Reached cover statement at SignalTracker.sv:11195.22-11196.86 ($cover$SignalTracker.sv:11195$46628) in step 8.
##   0:20:15  Writing trace to VCD file: engine_0/trace112.vcd
##   0:20:22  Writing trace to Verilog testbench: engine_0/trace112_tb.v
##   0:20:23  Writing trace to constraints file: engine_0/trace112.smtc
##   0:20:24  Checking cover reachability in step 8..
##   0:20:26  Reached cover statement at SignalTracker.sv:11111.22-11112.89 ($cover$SignalTracker.sv:11111$46600) in step 8.
##   0:20:26  Reached cover statement at SignalTracker.sv:11129.22-11130.95 ($cover$SignalTracker.sv:11129$46606) in step 8.
##   0:20:26  Reached cover statement at SignalTracker.sv:11156.22-11157.94 ($cover$SignalTracker.sv:11156$46615) in step 8.
##   0:20:26  Reached cover statement at SignalTracker.sv:11159.22-11160.72 ($cover$SignalTracker.sv:11159$46616) in step 8.
##   0:20:26  Writing trace to VCD file: engine_0/trace113.vcd
##   0:20:33  Writing trace to Verilog testbench: engine_0/trace113_tb.v
##   0:20:35  Writing trace to constraints file: engine_0/trace113.smtc
##   0:20:36  Checking cover reachability in step 8..
##   0:20:38  Reached cover statement at SignalTracker.sv:11120.22-11121.86 ($cover$SignalTracker.sv:11120$46603) in step 8.
##   0:20:38  Writing trace to VCD file: engine_0/trace114.vcd
##   0:20:45  Writing trace to Verilog testbench: engine_0/trace114_tb.v
##   0:20:46  Writing trace to constraints file: engine_0/trace114.smtc
##   0:20:48  Checking cover reachability in step 8..
##   0:20:50  Reached cover statement at SignalTracker.sv:11114.22-11115.77 ($cover$SignalTracker.sv:11114$46601) in step 8.
##   0:20:50  Writing trace to VCD file: engine_0/trace115.vcd
##   0:20:56  Writing trace to Verilog testbench: engine_0/trace115_tb.v
##   0:20:58  Writing trace to constraints file: engine_0/trace115.smtc
##   0:20:59  Checking cover reachability in step 8..
##   0:21:01  Reached cover statement at SignalTracker.sv:11060.22-11061.86 ($cover$SignalTracker.sv:11060$46583) in step 8.
##   0:21:01  Writing trace to VCD file: engine_0/trace116.vcd
##   0:21:08  Writing trace to Verilog testbench: engine_0/trace116_tb.v
##   0:21:10  Writing trace to constraints file: engine_0/trace116.smtc
##   0:21:11  Checking cover reachability in step 8..
##   0:21:13  Reached cover statement at SignalTracker.sv:11057.22-11058.77 ($cover$SignalTracker.sv:11057$46582) in step 8.
##   0:21:13  Writing trace to VCD file: engine_0/trace117.vcd
##   0:21:20  Writing trace to Verilog testbench: engine_0/trace117_tb.v
##   0:21:22  Writing trace to constraints file: engine_0/trace117.smtc
##   0:21:23  Checking cover reachability in step 8..
##   0:21:25  Reached cover statement at SignalTracker.sv:11027.22-11028.94 ($cover$SignalTracker.sv:11027$46572) in step 8.
##   0:21:25  Writing trace to VCD file: engine_0/trace118.vcd
##   0:21:32  Writing trace to Verilog testbench: engine_0/trace118_tb.v
##   0:21:33  Writing trace to constraints file: engine_0/trace118.smtc
##   0:21:35  Checking cover reachability in step 8..
##   0:21:36  Reached cover statement at SignalTracker.sv:10994.22-10995.86 ($cover$SignalTracker.sv:10994$46561) in step 8.
##   0:21:36  Writing trace to VCD file: engine_0/trace119.vcd
##   0:21:44  Writing trace to Verilog testbench: engine_0/trace119_tb.v
##   0:21:45  Writing trace to constraints file: engine_0/trace119.smtc
##   0:21:46  Checking cover reachability in step 8..
##   0:21:48  Reached cover statement at SignalTracker.sv:10988.22-10989.77 ($cover$SignalTracker.sv:10988$46559) in step 8.
##   0:21:48  Writing trace to VCD file: engine_0/trace120.vcd
##   0:21:55  Writing trace to Verilog testbench: engine_0/trace120_tb.v
##   0:21:57  Writing trace to constraints file: engine_0/trace120.smtc
##   0:21:58  Checking cover reachability in step 8..
##   0:22:00  Reached cover statement at SignalTracker.sv:10829.22-10830.86 ($cover$SignalTracker.sv:10829$46506) in step 8.
##   0:22:00  Writing trace to VCD file: engine_0/trace121.vcd
##   0:22:07  Writing trace to Verilog testbench: engine_0/trace121_tb.v
##   0:22:09  Writing trace to constraints file: engine_0/trace121.smtc
##   0:22:10  Checking cover reachability in step 8..
##   0:22:11  Reached cover statement at SignalTracker.sv:10826.22-10827.77 ($cover$SignalTracker.sv:10826$46505) in step 8.
##   0:22:11  Writing trace to VCD file: engine_0/trace122.vcd
##   0:22:19  Writing trace to Verilog testbench: engine_0/trace122_tb.v
##   0:22:20  Writing trace to constraints file: engine_0/trace122.smtc
##   0:22:21  Checking cover reachability in step 8..
##   0:22:23  Reached cover statement at SignalTracker.sv:10751.22-10752.89 ($cover$SignalTracker.sv:10751$46480) in step 8.
##   0:22:23  Reached cover statement at SignalTracker.sv:10769.22-10770.95 ($cover$SignalTracker.sv:10769$46486) in step 8.
##   0:22:23  Reached cover statement at SignalTracker.sv:10793.22-10794.94 ($cover$SignalTracker.sv:10793$46494) in step 8.
##   0:22:23  Reached cover statement at SignalTracker.sv:10796.22-10797.72 ($cover$SignalTracker.sv:10796$46495) in step 8.
##   0:22:23  Writing trace to VCD file: engine_0/trace123.vcd
##   0:22:30  Writing trace to Verilog testbench: engine_0/trace123_tb.v
##   0:22:32  Writing trace to constraints file: engine_0/trace123.smtc
##   0:22:33  Checking cover reachability in step 8..
##   0:22:35  Reached cover statement at SignalTracker.sv:10760.22-10761.86 ($cover$SignalTracker.sv:10760$46483) in step 8.
##   0:22:35  Writing trace to VCD file: engine_0/trace124.vcd
##   0:22:42  Writing trace to Verilog testbench: engine_0/trace124_tb.v
##   0:22:44  Writing trace to constraints file: engine_0/trace124.smtc
##   0:22:45  Checking cover reachability in step 8..
##   0:22:47  Reached cover statement at SignalTracker.sv:10754.22-10755.77 ($cover$SignalTracker.sv:10754$46481) in step 8.
##   0:22:47  Writing trace to VCD file: engine_0/trace125.vcd
##   0:22:54  Writing trace to Verilog testbench: engine_0/trace125_tb.v
##   0:22:56  Writing trace to constraints file: engine_0/trace125.smtc
##   0:22:57  Checking cover reachability in step 8..
##   0:22:59  Reached cover statement at SignalTracker.sv:10673.22-10674.89 ($cover$SignalTracker.sv:10673$46454) in step 8.
##   0:22:59  Reached cover statement at SignalTracker.sv:10691.22-10692.95 ($cover$SignalTracker.sv:10691$46460) in step 8.
##   0:22:59  Reached cover statement at SignalTracker.sv:10718.22-10719.94 ($cover$SignalTracker.sv:10718$46469) in step 8.
##   0:22:59  Reached cover statement at SignalTracker.sv:10721.22-10722.72 ($cover$SignalTracker.sv:10721$46470) in step 8.
##   0:22:59  Writing trace to VCD file: engine_0/trace126.vcd
##   0:23:06  Writing trace to Verilog testbench: engine_0/trace126_tb.v
##   0:23:07  Writing trace to constraints file: engine_0/trace126.smtc
##   0:23:08  Checking cover reachability in step 8..
##   0:23:10  Reached cover statement at SignalTracker.sv:10682.22-10683.86 ($cover$SignalTracker.sv:10682$46457) in step 8.
##   0:23:10  Writing trace to VCD file: engine_0/trace127.vcd
##   0:23:17  Writing trace to Verilog testbench: engine_0/trace127_tb.v
##   0:23:19  Writing trace to constraints file: engine_0/trace127.smtc
##   0:23:20  Checking cover reachability in step 8..
##   0:23:23  Reached cover statement at SignalTracker.sv:10676.22-10677.77 ($cover$SignalTracker.sv:10676$46455) in step 8.
##   0:23:23  Writing trace to VCD file: engine_0/trace128.vcd
##   0:23:29  Writing trace to Verilog testbench: engine_0/trace128_tb.v
##   0:23:31  Writing trace to constraints file: engine_0/trace128.smtc
##   0:23:32  Checking cover reachability in step 8..
##   0:23:34  Reached cover statement at SignalTracker.sv:10598.22-10599.89 ($cover$SignalTracker.sv:10598$46429) in step 8.
##   0:23:34  Reached cover statement at SignalTracker.sv:10616.22-10617.95 ($cover$SignalTracker.sv:10616$46435) in step 8.
##   0:23:34  Reached cover statement at SignalTracker.sv:10640.22-10641.94 ($cover$SignalTracker.sv:10640$46443) in step 8.
##   0:23:34  Reached cover statement at SignalTracker.sv:10643.22-10644.72 ($cover$SignalTracker.sv:10643$46444) in step 8.
##   0:23:34  Writing trace to VCD file: engine_0/trace129.vcd
##   0:23:41  Writing trace to Verilog testbench: engine_0/trace129_tb.v
##   0:23:43  Writing trace to constraints file: engine_0/trace129.smtc
##   0:23:44  Checking cover reachability in step 8..
##   0:23:46  Reached cover statement at SignalTracker.sv:10607.22-10608.86 ($cover$SignalTracker.sv:10607$46432) in step 8.
##   0:23:46  Writing trace to VCD file: engine_0/trace130.vcd
##   0:23:53  Writing trace to Verilog testbench: engine_0/trace130_tb.v
##   0:23:54  Writing trace to constraints file: engine_0/trace130.smtc
##   0:23:56  Checking cover reachability in step 8..
##   0:23:58  Reached cover statement at SignalTracker.sv:10601.22-10602.77 ($cover$SignalTracker.sv:10601$46430) in step 8.
##   0:23:58  Writing trace to VCD file: engine_0/trace131.vcd
##   0:24:04  Writing trace to Verilog testbench: engine_0/trace131_tb.v
##   0:24:06  Writing trace to constraints file: engine_0/trace131.smtc
##   0:24:07  Checking cover reachability in step 8..
##   0:24:09  Reached cover statement at SignalTracker.sv:10520.22-10521.89 ($cover$SignalTracker.sv:10520$46403) in step 8.
##   0:24:09  Reached cover statement at SignalTracker.sv:10538.22-10539.95 ($cover$SignalTracker.sv:10538$46409) in step 8.
##   0:24:09  Reached cover statement at SignalTracker.sv:10565.22-10566.94 ($cover$SignalTracker.sv:10565$46418) in step 8.
##   0:24:09  Reached cover statement at SignalTracker.sv:10568.22-10569.72 ($cover$SignalTracker.sv:10568$46419) in step 8.
##   0:24:09  Writing trace to VCD file: engine_0/trace132.vcd
##   0:24:16  Writing trace to Verilog testbench: engine_0/trace132_tb.v
##   0:24:18  Writing trace to constraints file: engine_0/trace132.smtc
##   0:24:19  Checking cover reachability in step 8..
##   0:24:21  Reached cover statement at SignalTracker.sv:10529.22-10530.86 ($cover$SignalTracker.sv:10529$46406) in step 8.
##   0:24:21  Writing trace to VCD file: engine_0/trace133.vcd
##   0:24:28  Writing trace to Verilog testbench: engine_0/trace133_tb.v
##   0:24:29  Writing trace to constraints file: engine_0/trace133.smtc
##   0:24:31  Checking cover reachability in step 8..
##   0:24:33  Reached cover statement at SignalTracker.sv:10523.22-10524.77 ($cover$SignalTracker.sv:10523$46404) in step 8.
##   0:24:33  Writing trace to VCD file: engine_0/trace134.vcd
##   0:24:40  Writing trace to Verilog testbench: engine_0/trace134_tb.v
##   0:24:41  Writing trace to constraints file: engine_0/trace134.smtc
##   0:24:42  Checking cover reachability in step 8..
##   0:24:45  Reached cover statement at SignalTracker.sv:10445.22-10446.89 ($cover$SignalTracker.sv:10445$46378) in step 8.
##   0:24:45  Reached cover statement at SignalTracker.sv:10463.22-10464.95 ($cover$SignalTracker.sv:10463$46384) in step 8.
##   0:24:45  Reached cover statement at SignalTracker.sv:10487.22-10488.94 ($cover$SignalTracker.sv:10487$46392) in step 8.
##   0:24:45  Reached cover statement at SignalTracker.sv:10490.22-10491.72 ($cover$SignalTracker.sv:10490$46393) in step 8.
##   0:24:45  Writing trace to VCD file: engine_0/trace135.vcd
##   0:24:51  Writing trace to Verilog testbench: engine_0/trace135_tb.v
##   0:24:53  Writing trace to constraints file: engine_0/trace135.smtc
##   0:24:54  Checking cover reachability in step 8..
##   0:24:56  Reached cover statement at SignalTracker.sv:10454.22-10455.86 ($cover$SignalTracker.sv:10454$46381) in step 8.
##   0:24:56  Writing trace to VCD file: engine_0/trace136.vcd
##   0:25:03  Writing trace to Verilog testbench: engine_0/trace136_tb.v
##   0:25:05  Writing trace to constraints file: engine_0/trace136.smtc
##   0:25:06  Checking cover reachability in step 8..
##   0:25:08  Reached cover statement at SignalTracker.sv:10448.22-10449.77 ($cover$SignalTracker.sv:10448$46379) in step 8.
##   0:25:08  Writing trace to VCD file: engine_0/trace137.vcd
##   0:25:15  Writing trace to Verilog testbench: engine_0/trace137_tb.v
##   0:25:17  Writing trace to constraints file: engine_0/trace137.smtc
##   0:25:18  Checking cover reachability in step 8..
##   0:25:20  Reached cover statement at SignalTracker.sv:10367.22-10368.89 ($cover$SignalTracker.sv:10367$46352) in step 8.
##   0:25:20  Reached cover statement at SignalTracker.sv:10385.22-10386.95 ($cover$SignalTracker.sv:10385$46358) in step 8.
##   0:25:20  Reached cover statement at SignalTracker.sv:10412.22-10413.94 ($cover$SignalTracker.sv:10412$46367) in step 8.
##   0:25:20  Reached cover statement at SignalTracker.sv:10415.22-10416.72 ($cover$SignalTracker.sv:10415$46368) in step 8.
##   0:25:20  Writing trace to VCD file: engine_0/trace138.vcd
##   0:25:27  Writing trace to Verilog testbench: engine_0/trace138_tb.v
##   0:25:29  Writing trace to constraints file: engine_0/trace138.smtc
##   0:25:30  Checking cover reachability in step 8..
##   0:25:32  Reached cover statement at SignalTracker.sv:10376.22-10377.86 ($cover$SignalTracker.sv:10376$46355) in step 8.
##   0:25:32  Writing trace to VCD file: engine_0/trace139.vcd
##   0:25:39  Writing trace to Verilog testbench: engine_0/trace139_tb.v
##   0:25:41  Writing trace to constraints file: engine_0/trace139.smtc
##   0:25:42  Checking cover reachability in step 8..
##   0:25:44  Reached cover statement at SignalTracker.sv:10370.22-10371.77 ($cover$SignalTracker.sv:10370$46353) in step 8.
##   0:25:44  Writing trace to VCD file: engine_0/trace140.vcd
##   0:25:51  Writing trace to Verilog testbench: engine_0/trace140_tb.v
##   0:25:53  Writing trace to constraints file: engine_0/trace140.smtc
##   0:25:54  Checking cover reachability in step 8..
##   0:25:56  Reached cover statement at SignalTracker.sv:10292.22-10293.89 ($cover$SignalTracker.sv:10292$46327) in step 8.
##   0:25:56  Reached cover statement at SignalTracker.sv:10310.22-10311.95 ($cover$SignalTracker.sv:10310$46333) in step 8.
##   0:25:56  Reached cover statement at SignalTracker.sv:10334.22-10335.94 ($cover$SignalTracker.sv:10334$46341) in step 8.
##   0:25:56  Reached cover statement at SignalTracker.sv:10337.22-10338.72 ($cover$SignalTracker.sv:10337$46342) in step 8.
##   0:25:56  Writing trace to VCD file: engine_0/trace141.vcd
##   0:26:03  Writing trace to Verilog testbench: engine_0/trace141_tb.v
##   0:26:04  Writing trace to constraints file: engine_0/trace141.smtc
##   0:26:06  Checking cover reachability in step 8..
##   0:26:08  Reached cover statement at SignalTracker.sv:10301.22-10302.86 ($cover$SignalTracker.sv:10301$46330) in step 8.
##   0:26:08  Writing trace to VCD file: engine_0/trace142.vcd
##   0:26:15  Writing trace to Verilog testbench: engine_0/trace142_tb.v
##   0:26:17  Writing trace to constraints file: engine_0/trace142.smtc
##   0:26:18  Checking cover reachability in step 8..
##   0:26:20  Reached cover statement at SignalTracker.sv:10295.22-10296.77 ($cover$SignalTracker.sv:10295$46328) in step 8.
##   0:26:20  Writing trace to VCD file: engine_0/trace143.vcd
##   0:26:27  Writing trace to Verilog testbench: engine_0/trace143_tb.v
##   0:26:28  Writing trace to constraints file: engine_0/trace143.smtc
##   0:26:30  Checking cover reachability in step 8..
##   0:26:32  Reached cover statement at SignalTracker.sv:10217.22-10218.89 ($cover$SignalTracker.sv:10217$46302) in step 8.
##   0:26:32  Reached cover statement at SignalTracker.sv:10235.22-10236.95 ($cover$SignalTracker.sv:10235$46308) in step 8.
##   0:26:32  Reached cover statement at SignalTracker.sv:10259.22-10260.94 ($cover$SignalTracker.sv:10259$46316) in step 8.
##   0:26:32  Reached cover statement at SignalTracker.sv:10262.22-10263.72 ($cover$SignalTracker.sv:10262$46317) in step 8.
##   0:26:32  Writing trace to VCD file: engine_0/trace144.vcd
##   0:26:39  Writing trace to Verilog testbench: engine_0/trace144_tb.v
##   0:26:40  Writing trace to constraints file: engine_0/trace144.smtc
##   0:26:41  Checking cover reachability in step 8..
##   0:26:44  Reached cover statement at SignalTracker.sv:10226.22-10227.86 ($cover$SignalTracker.sv:10226$46305) in step 8.
##   0:26:44  Writing trace to VCD file: engine_0/trace145.vcd
##   0:26:51  Writing trace to Verilog testbench: engine_0/trace145_tb.v
##   0:26:53  Writing trace to constraints file: engine_0/trace145.smtc
##   0:26:54  Checking cover reachability in step 8..
##   0:26:56  Reached cover statement at SignalTracker.sv:10220.22-10221.77 ($cover$SignalTracker.sv:10220$46303) in step 8.
##   0:26:56  Writing trace to VCD file: engine_0/trace146.vcd
##   0:27:03  Writing trace to Verilog testbench: engine_0/trace146_tb.v
##   0:27:05  Writing trace to constraints file: engine_0/trace146.smtc
##   0:27:06  Checking cover reachability in step 8..
##   0:27:08  Reached cover statement at SignalTracker.sv:10181.22-10182.86 ($cover$SignalTracker.sv:10181$46290) in step 8.
##   0:27:08  Writing trace to VCD file: engine_0/trace147.vcd
##   0:27:15  Writing trace to Verilog testbench: engine_0/trace147_tb.v
##   0:27:17  Writing trace to constraints file: engine_0/trace147.smtc
##   0:27:18  Checking cover reachability in step 8..
##   0:27:20  Reached cover statement at SignalTracker.sv:11552.22-11553.88 ($cover$SignalTracker.sv:11552$46747) in step 8.
##   0:27:20  Reached cover statement at SignalTracker.sv:11558.22-11559.85 ($cover$SignalTracker.sv:11558$46749) in step 8.
##   0:27:20  Reached cover statement at SignalTracker.sv:11588.22-11589.94 ($cover$SignalTracker.sv:11588$46759) in step 8.
##   0:27:20  Reached cover statement at SignalTracker.sv:11594.22-11595.91 ($cover$SignalTracker.sv:11594$46761) in step 8.
##   0:27:20  Reached cover statement at SignalTracker.sv:11597.22-11598.85 ($cover$SignalTracker.sv:11597$46762) in step 8.
##   0:27:20  Reached cover statement at SignalTracker.sv:11603.22-11604.89 ($cover$SignalTracker.sv:11603$46764) in step 8.
##   0:27:20  Writing trace to VCD file: engine_0/trace148.vcd
##   0:27:27  Writing trace to Verilog testbench: engine_0/trace148_tb.v
##   0:27:29  Writing trace to constraints file: engine_0/trace148.smtc
##   0:27:30  Checking cover reachability in step 8..
##   0:27:32  Reached cover statement at SignalTracker.sv:11561.22-11562.85 ($cover$SignalTracker.sv:11561$46750) in step 8.
##   0:27:32  Writing trace to VCD file: engine_0/trace149.vcd
##   0:27:39  Writing trace to Verilog testbench: engine_0/trace149_tb.v
##   0:27:41  Writing trace to constraints file: engine_0/trace149.smtc
##   0:27:42  Checking cover reachability in step 8..
##   0:27:44  Reached cover statement at SignalTracker.sv:11555.22-11556.76 ($cover$SignalTracker.sv:11555$46748) in step 8.
##   0:27:44  Writing trace to VCD file: engine_0/trace150.vcd
##   0:27:51  Writing trace to Verilog testbench: engine_0/trace150_tb.v
##   0:27:53  Writing trace to constraints file: engine_0/trace150.smtc
##   0:27:54  Checking cover reachability in step 8..
##   0:27:57  Reached cover statement at SignalTracker.sv:11630.22-11631.88 ($cover$SignalTracker.sv:11630$46773) in step 8.
##   0:27:57  Reached cover statement at SignalTracker.sv:11636.22-11637.85 ($cover$SignalTracker.sv:11636$46775) in step 8.
##   0:27:57  Reached cover statement at SignalTracker.sv:11666.22-11667.94 ($cover$SignalTracker.sv:11666$46785) in step 8.
##   0:27:57  Reached cover statement at SignalTracker.sv:11672.22-11673.91 ($cover$SignalTracker.sv:11672$46787) in step 8.
##   0:27:57  Reached cover statement at SignalTracker.sv:11675.22-11676.85 ($cover$SignalTracker.sv:11675$46788) in step 8.
##   0:27:57  Reached cover statement at SignalTracker.sv:11681.22-11682.89 ($cover$SignalTracker.sv:11681$46790) in step 8.
##   0:27:57  Writing trace to VCD file: engine_0/trace151.vcd
##   0:28:04  Writing trace to Verilog testbench: engine_0/trace151_tb.v
##   0:28:05  Writing trace to constraints file: engine_0/trace151.smtc
##   0:28:07  Checking cover reachability in step 8..
##   0:28:09  Reached cover statement at SignalTracker.sv:11639.22-11640.85 ($cover$SignalTracker.sv:11639$46776) in step 8.
##   0:28:09  Writing trace to VCD file: engine_0/trace152.vcd
##   0:28:16  Writing trace to Verilog testbench: engine_0/trace152_tb.v
##   0:28:18  Writing trace to constraints file: engine_0/trace152.smtc
##   0:28:19  Checking cover reachability in step 8..
##   0:28:21  Reached cover statement at SignalTracker.sv:11633.22-11634.76 ($cover$SignalTracker.sv:11633$46774) in step 8.
##   0:28:21  Writing trace to VCD file: engine_0/trace153.vcd
##   0:28:28  Writing trace to Verilog testbench: engine_0/trace153_tb.v
##   0:28:30  Writing trace to constraints file: engine_0/trace153.smtc
##   0:28:31  Checking cover reachability in step 8..
##   0:28:33  Reached cover statement at SignalTracker.sv:11708.22-11709.94 ($cover$SignalTracker.sv:11708$46799) in step 8.
##   0:28:33  Reached cover statement at SignalTracker.sv:11711.22-11712.91 ($cover$SignalTracker.sv:11711$46800) in step 8.
##   0:28:33  Reached cover statement at SignalTracker.sv:11741.22-11742.97 ($cover$SignalTracker.sv:11741$46810) in step 8.
##   0:28:33  Reached cover statement at SignalTracker.sv:11744.22-11745.91 ($cover$SignalTracker.sv:11744$46811) in step 8.
##   0:28:33  Reached cover statement at SignalTracker.sv:11750.22-11751.95 ($cover$SignalTracker.sv:11750$46813) in step 8.
##   0:28:34  Writing trace to VCD file: engine_0/trace154.vcd
##   0:28:41  Writing trace to Verilog testbench: engine_0/trace154_tb.v
##   0:28:42  Writing trace to constraints file: engine_0/trace154.smtc
##   0:28:43  Checking cover reachability in step 8..
##   0:28:45  Reached cover statement at SignalTracker.sv:11714.22-11715.91 ($cover$SignalTracker.sv:11714$46801) in step 8.
##   0:28:45  Writing trace to VCD file: engine_0/trace155.vcd
##   0:28:52  Writing trace to Verilog testbench: engine_0/trace155_tb.v
##   0:28:54  Writing trace to constraints file: engine_0/trace155.smtc
##   0:28:55  Checking cover reachability in step 8..
##   0:28:57  Reached cover statement at SignalTracker.sv:11762.22-11763.94 ($cover$SignalTracker.sv:11762$46817) in step 8.
##   0:28:57  Reached cover statement at SignalTracker.sv:11765.22-11766.91 ($cover$SignalTracker.sv:11765$46818) in step 8.
##   0:28:57  Reached cover statement at SignalTracker.sv:11798.22-11799.97 ($cover$SignalTracker.sv:11798$46829) in step 8.
##   0:28:57  Reached cover statement at SignalTracker.sv:11801.22-11802.91 ($cover$SignalTracker.sv:11801$46830) in step 8.
##   0:28:57  Reached cover statement at SignalTracker.sv:11807.22-11808.95 ($cover$SignalTracker.sv:11807$46832) in step 8.
##   0:28:57  Writing trace to VCD file: engine_0/trace156.vcd
##   0:29:04  Writing trace to Verilog testbench: engine_0/trace156_tb.v
##   0:29:06  Writing trace to constraints file: engine_0/trace156.smtc
##   0:29:07  Checking cover reachability in step 8..
##   0:29:09  Reached cover statement at SignalTracker.sv:11768.22-11769.91 ($cover$SignalTracker.sv:11768$46819) in step 8.
##   0:29:09  Writing trace to VCD file: engine_0/trace157.vcd
##   0:29:16  Writing trace to Verilog testbench: engine_0/trace157_tb.v
##   0:29:18  Writing trace to constraints file: engine_0/trace157.smtc
##   0:29:19  Checking cover reachability in step 8..
##   0:29:21  Reached cover statement at SignalTracker.sv:11867.22-11868.96 ($cover$SignalTracker.sv:11867$46852) in step 8.
##   0:29:21  Reached cover statement at SignalTracker.sv:11870.22-11871.93 ($cover$SignalTracker.sv:11870$46853) in step 8.
##   0:29:21  Reached cover statement at SignalTracker.sv:11906.22-11907.99 ($cover$SignalTracker.sv:11906$46865) in step 8.
##   0:29:21  Reached cover statement at SignalTracker.sv:11909.22-11910.93 ($cover$SignalTracker.sv:11909$46866) in step 8.
##   0:29:21  Reached cover statement at SignalTracker.sv:11912.22-11913.97 ($cover$SignalTracker.sv:11912$46867) in step 8.
##   0:29:21  Writing trace to VCD file: engine_0/trace158.vcd
##   0:29:28  Writing trace to Verilog testbench: engine_0/trace158_tb.v
##   0:29:30  Writing trace to constraints file: engine_0/trace158.smtc
##   0:29:31  Checking cover reachability in step 8..
##   0:29:33  Reached cover statement at SignalTracker.sv:11873.22-11874.93 ($cover$SignalTracker.sv:11873$46854) in step 8.
##   0:29:33  Writing trace to VCD file: engine_0/trace159.vcd
##   0:29:40  Writing trace to Verilog testbench: engine_0/trace159_tb.v
##   0:29:42  Writing trace to constraints file: engine_0/trace159.smtc
##   0:29:43  Checking cover reachability in step 8..
##   0:29:45  Reached cover statement at SignalTracker.sv:12170.22-12171.92 ($cover$SignalTracker.sv:12170$46953) in step 8.
##   0:29:45  Reached cover statement at SignalTracker.sv:12206.22-12207.79 ($cover$SignalTracker.sv:12206$46965) in step 8.
##   0:29:45  Reached cover statement at SignalTracker.sv:12212.22-12213.96 ($cover$SignalTracker.sv:12212$46967) in step 8.
##   0:29:45  Reached cover statement at SignalTracker.sv:12224.22-12225.91 ($cover$SignalTracker.sv:12224$46971) in step 8.
##   0:29:46  Writing trace to VCD file: engine_0/trace160.vcd
##   0:29:53  Writing trace to Verilog testbench: engine_0/trace160_tb.v
##   0:29:54  Writing trace to constraints file: engine_0/trace160.smtc
##   0:29:55  Checking cover reachability in step 8..
##   0:29:58  Reached cover statement at SignalTracker.sv:12167.22-12168.93 ($cover$SignalTracker.sv:12167$46952) in step 8.
##   0:29:58  Writing trace to VCD file: engine_0/trace161.vcd
##   0:30:05  Writing trace to Verilog testbench: engine_0/trace161_tb.v
##   0:30:07  Writing trace to constraints file: engine_0/trace161.smtc
##   0:30:08  Checking cover reachability in step 8..
##   0:30:11  Reached cover statement at SignalTracker.sv:12152.22-12153.92 ($cover$SignalTracker.sv:12152$46947) in step 8.
##   0:30:11  Writing trace to VCD file: engine_0/trace162.vcd
##   0:30:18  Writing trace to Verilog testbench: engine_0/trace162_tb.v
##   0:30:19  Writing trace to constraints file: engine_0/trace162.smtc
##   0:30:20  Checking cover reachability in step 8..
##   0:30:23  Reached cover statement at SignalTracker.sv:12023.22-12024.97 ($cover$SignalTracker.sv:12023$46904) in step 8.
##   0:30:23  Writing trace to VCD file: engine_0/trace163.vcd
##   0:30:30  Writing trace to Verilog testbench: engine_0/trace163_tb.v
##   0:30:32  Writing trace to constraints file: engine_0/trace163.smtc
##   0:30:33  Checking cover reachability in step 8..
##   0:30:35  Reached cover statement at SignalTracker.sv:5045.22-5046.96 ($cover$SignalTracker.sv:5045$44578) in step 8.
##   0:30:35  Reached cover statement at SignalTracker.sv:5069.22-5070.82 ($cover$SignalTracker.sv:5069$44586) in step 8.
##   0:30:35  Reached cover statement at SignalTracker.sv:8159.22-8160.94 ($cover$SignalTracker.sv:8159$45616) in step 8.
##   0:30:35  Reached cover statement at SignalTracker.sv:8180.22-8181.80 ($cover$SignalTracker.sv:8180$45623) in step 8.
##   0:30:35  Writing trace to VCD file: engine_0/trace164.vcd
##   0:30:42  Writing trace to Verilog testbench: engine_0/trace164_tb.v
##   0:30:44  Writing trace to constraints file: engine_0/trace164.smtc
##   0:30:45  Checking cover reachability in step 8..
##   0:30:48  Reached cover statement at SignalTracker.sv:11876.22-11877.91 ($cover$SignalTracker.sv:11876$46855) in step 8.
##   0:30:48  Reached cover statement at SignalTracker.sv:11879.22-11880.93 ($cover$SignalTracker.sv:11879$46856) in step 8.
##   0:30:48  Writing trace to VCD file: engine_0/trace165.vcd
##   0:30:55  Writing trace to Verilog testbench: engine_0/trace165_tb.v
##   0:30:56  Writing trace to constraints file: engine_0/trace165.smtc
##   0:30:57  Checking cover reachability in step 8..
##   0:31:00  Reached cover statement at SignalTracker.sv:12530.22-12531.82 ($cover$SignalTracker.sv:12530$47073) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:12536.22-12537.80 ($cover$SignalTracker.sv:12536$47075) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:12542.22-12543.77 ($cover$SignalTracker.sv:12542$47077) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:12545.22-12546.91 ($cover$SignalTracker.sv:12545$47078) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:18350.22-18351.76 ($cover$SignalTracker.sv:18350$49013) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:18566.22-18567.80 ($cover$SignalTracker.sv:18566$49085) in step 8.
##   0:31:00  Reached cover statement at SignalTracker.sv:7871.22-7872.72 ($cover$SignalTracker.sv:7871$45520) in step 8.
##   0:31:00  Writing trace to VCD file: engine_0/trace166.vcd
##   0:31:07  Writing trace to Verilog testbench: engine_0/trace166_tb.v
##   0:31:08  Writing trace to constraints file: engine_0/trace166.smtc
##   0:31:10  Checking cover reachability in step 8..
##   0:31:12  Reached cover statement at SignalTracker.sv:5573.22-5574.83 ($cover$SignalTracker.sv:5573$44754) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5576.22-5577.83 ($cover$SignalTracker.sv:5576$44755) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5582.22-5583.101 ($cover$SignalTracker.sv:5582$44757) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5621.22-5622.96 ($cover$SignalTracker.sv:5621$44770) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5624.22-5625.96 ($cover$SignalTracker.sv:5624$44771) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5627.22-5628.98 ($cover$SignalTracker.sv:5627$44772) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5636.22-5637.79 ($cover$SignalTracker.sv:5636$44775) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5639.22-5640.96 ($cover$SignalTracker.sv:5639$44776) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5651.22-5652.91 ($cover$SignalTracker.sv:5651$44780) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:5675.22-5676.77 ($cover$SignalTracker.sv:5675$44788) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8444.22-8445.81 ($cover$SignalTracker.sv:8444$45711) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8447.22-8448.81 ($cover$SignalTracker.sv:8447$45712) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8453.22-8454.99 ($cover$SignalTracker.sv:8453$45714) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8474.22-8475.94 ($cover$SignalTracker.sv:8474$45721) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8477.22-8478.96 ($cover$SignalTracker.sv:8477$45722) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8486.22-8487.77 ($cover$SignalTracker.sv:8486$45725) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8489.22-8490.94 ($cover$SignalTracker.sv:8489$45726) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8501.22-8502.89 ($cover$SignalTracker.sv:8501$45730) in step 8.
##   0:31:12  Reached cover statement at SignalTracker.sv:8525.22-8526.75 ($cover$SignalTracker.sv:8525$45738) in step 8.
##   0:31:12  Writing trace to VCD file: engine_0/trace167.vcd
##   0:31:19  Writing trace to Verilog testbench: engine_0/trace167_tb.v
##   0:31:21  Writing trace to constraints file: engine_0/trace167.smtc
##   0:31:22  Checking cover reachability in step 8..
##   0:31:24  Reached cover statement at SignalTracker.sv:13109.22-13110.97 ($cover$SignalTracker.sv:13109$47266) in step 8.
##   0:31:24  Writing trace to VCD file: engine_0/trace168.vcd
##   0:31:31  Writing trace to Verilog testbench: engine_0/trace168_tb.v
##   0:31:33  Writing trace to constraints file: engine_0/trace168.smtc
##   0:31:34  Checking cover reachability in step 8..
##   0:31:37  Reached cover statement at SignalTracker.sv:14078.22-14079.99 ($cover$SignalTracker.sv:14078$47589) in step 8.
##   0:31:37  Reached cover statement at SignalTracker.sv:2084.22-2085.95 ($cover$SignalTracker.sv:2084$43591) in step 8.
##   0:31:37  Writing trace to VCD file: engine_0/trace169.vcd
##   0:31:44  Writing trace to Verilog testbench: engine_0/trace169_tb.v
##   0:31:45  Writing trace to constraints file: engine_0/trace169.smtc
##   0:31:46  Checking cover reachability in step 8..
##   0:31:49  Reached cover statement at SignalTracker.sv:3455.22-3456.83 ($cover$SignalTracker.sv:3455$44048) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3458.22-3459.83 ($cover$SignalTracker.sv:3458$44049) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3461.22-3462.101 ($cover$SignalTracker.sv:3461$44050) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3497.22-3498.98 ($cover$SignalTracker.sv:3497$44062) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3512.22-3513.79 ($cover$SignalTracker.sv:3512$44067) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3515.22-3516.82 ($cover$SignalTracker.sv:3515$44068) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3518.22-3519.96 ($cover$SignalTracker.sv:3518$44069) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3530.22-3531.91 ($cover$SignalTracker.sv:3530$44073) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:3554.22-3555.77 ($cover$SignalTracker.sv:3554$44081) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9323.22-9324.80 ($cover$SignalTracker.sv:9323$46004) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9326.22-9327.80 ($cover$SignalTracker.sv:9326$46005) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9329.22-9330.98 ($cover$SignalTracker.sv:9329$46006) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9362.22-9363.95 ($cover$SignalTracker.sv:9362$46017) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9374.22-9375.76 ($cover$SignalTracker.sv:9374$46021) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9377.22-9378.79 ($cover$SignalTracker.sv:9377$46022) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9380.22-9381.93 ($cover$SignalTracker.sv:9380$46023) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9392.22-9393.88 ($cover$SignalTracker.sv:9392$46027) in step 8.
##   0:31:49  Reached cover statement at SignalTracker.sv:9416.22-9417.74 ($cover$SignalTracker.sv:9416$46035) in step 8.
##   0:31:49  Writing trace to VCD file: engine_0/trace170.vcd
##   0:31:56  Writing trace to Verilog testbench: engine_0/trace170_tb.v
##   0:31:58  Writing trace to constraints file: engine_0/trace170.smtc
##   0:31:59  Checking cover reachability in step 8..
##   0:32:01  Reached cover statement at SignalTracker.sv:14060.22-14061.92 ($cover$SignalTracker.sv:14060$47583) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:14063.22-14064.92 ($cover$SignalTracker.sv:14063$47584) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:14069.22-14070.100 ($cover$SignalTracker.sv:14069$47586) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:2066.22-2067.88 ($cover$SignalTracker.sv:2066$43585) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:2069.22-2070.88 ($cover$SignalTracker.sv:2069$43586) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:2075.22-2076.96 ($cover$SignalTracker.sv:2075$43588) in step 8.
##   0:32:01  Reached cover statement at SignalTracker.sv:2081.22-2082.95 ($cover$SignalTracker.sv:2081$43590) in step 8.
##   0:32:01  Writing trace to VCD file: engine_0/trace171.vcd
##   0:32:08  Writing trace to Verilog testbench: engine_0/trace171_tb.v
##   0:32:09  Writing trace to constraints file: engine_0/trace171.smtc
##   0:32:10  Checking cover reachability in step 8..
##   0:32:13  Reached cover statement at SignalTracker.sv:5690.22-5691.83 ($cover$SignalTracker.sv:5690$44793) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5693.22-5694.83 ($cover$SignalTracker.sv:5693$44794) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5699.22-5700.101 ($cover$SignalTracker.sv:5699$44796) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5744.22-5745.96 ($cover$SignalTracker.sv:5744$44811) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5747.22-5748.98 ($cover$SignalTracker.sv:5747$44812) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5756.22-5757.79 ($cover$SignalTracker.sv:5756$44815) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5759.22-5760.82 ($cover$SignalTracker.sv:5759$44816) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5762.22-5763.96 ($cover$SignalTracker.sv:5762$44817) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5774.22-5775.91 ($cover$SignalTracker.sv:5774$44821) in step 8.
##   0:32:13  Reached cover statement at SignalTracker.sv:5798.22-5799.77 ($cover$SignalTracker.sv:5798$44829) in step 8.
##   0:32:13  Writing trace to VCD file: engine_0/trace172.vcd
##   0:32:20  Writing trace to Verilog testbench: engine_0/trace172_tb.v
##   0:32:22  Writing trace to constraints file: engine_0/trace172.smtc
##   0:32:23  Checking cover reachability in step 8..
##   0:32:26  Reached cover statement at SignalTracker.sv:5357.22-5358.83 ($cover$SignalTracker.sv:5357$44682) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5360.22-5361.83 ($cover$SignalTracker.sv:5360$44683) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5366.22-5367.101 ($cover$SignalTracker.sv:5366$44685) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5393.22-5394.98 ($cover$SignalTracker.sv:5393$44694) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5402.22-5403.79 ($cover$SignalTracker.sv:5402$44697) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5405.22-5406.96 ($cover$SignalTracker.sv:5405$44698) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5417.22-5418.91 ($cover$SignalTracker.sv:5417$44702) in step 8.
##   0:32:26  Reached cover statement at SignalTracker.sv:5441.22-5442.77 ($cover$SignalTracker.sv:5441$44710) in step 8.
##   0:32:26  Writing trace to VCD file: engine_0/trace173.vcd
##   0:32:33  Writing trace to Verilog testbench: engine_0/trace173_tb.v
##   0:32:34  Writing trace to constraints file: engine_0/trace173.smtc
##   0:32:35  Checking cover reachability in step 8..
##   0:32:38  Reached cover statement at SignalTracker.sv:5741.22-5742.96 ($cover$SignalTracker.sv:5741$44810) in step 8.
##   0:32:38  Writing trace to VCD file: engine_0/trace174.vcd
##   0:32:45  Writing trace to Verilog testbench: engine_0/trace174_tb.v
##   0:32:46  Writing trace to constraints file: engine_0/trace174.smtc
##   0:32:47  Checking cover reachability in step 8..
##   0:32:50  Reached cover statement at SignalTracker.sv:5738.22-5739.96 ($cover$SignalTracker.sv:5738$44809) in step 8.
##   0:32:50  Writing trace to VCD file: engine_0/trace175.vcd
##   0:32:57  Writing trace to Verilog testbench: engine_0/trace175_tb.v
##   0:32:59  Writing trace to constraints file: engine_0/trace175.smtc
##   0:33:00  Checking cover reachability in step 8..
##   0:33:02  Reached cover statement at SignalTracker.sv:5390.22-5391.96 ($cover$SignalTracker.sv:5390$44693) in step 8.
##   0:33:02  Writing trace to VCD file: engine_0/trace176.vcd
##   0:33:10  Writing trace to Verilog testbench: engine_0/trace176_tb.v
##   0:33:11  Writing trace to constraints file: engine_0/trace176.smtc
##   0:33:12  Checking cover reachability in step 8..
##   0:33:15  Reached cover statement at SignalTracker.sv:12173.22-12174.90 ($cover$SignalTracker.sv:12173$46954) in step 8.
##   0:33:15  Reached cover statement at SignalTracker.sv:12176.22-12177.92 ($cover$SignalTracker.sv:12176$46955) in step 8.
##   0:33:15  Writing trace to VCD file: engine_0/trace177.vcd
##   0:33:22  Writing trace to Verilog testbench: engine_0/trace177_tb.v
##   0:33:23  Writing trace to constraints file: engine_0/trace177.smtc
##   0:33:25  Checking cover reachability in step 8..
##   0:33:27  Reached cover statement at SignalTracker.sv:12122.22-12123.91 ($cover$SignalTracker.sv:12122$46937) in step 8.
##   0:33:27  Reached cover statement at SignalTracker.sv:12125.22-12126.93 ($cover$SignalTracker.sv:12125$46938) in step 8.
##   0:33:27  Writing trace to VCD file: engine_0/trace178.vcd
##   0:33:34  Writing trace to Verilog testbench: engine_0/trace178_tb.v
##   0:33:36  Writing trace to constraints file: engine_0/trace178.smtc
##   0:33:37  Checking cover reachability in step 8..
##   0:33:40  Reached cover statement at SignalTracker.sv:11984.22-11985.91 ($cover$SignalTracker.sv:11984$46891) in step 8.
##   0:33:40  Reached cover statement at SignalTracker.sv:11987.22-11988.93 ($cover$SignalTracker.sv:11987$46892) in step 8.
##   0:33:40  Reached cover statement at SignalTracker.sv:12014.22-12015.99 ($cover$SignalTracker.sv:12014$46901) in step 8.
##   0:33:40  Writing trace to VCD file: engine_0/trace179.vcd
##   0:33:47  Writing trace to Verilog testbench: engine_0/trace179_tb.v
##   0:33:48  Writing trace to constraints file: engine_0/trace179.smtc
##   0:33:49  Checking cover reachability in step 8..
##   0:33:52  Reached cover statement at SignalTracker.sv:11771.22-11772.89 ($cover$SignalTracker.sv:11771$46820) in step 8.
##   0:33:52  Reached cover statement at SignalTracker.sv:11774.22-11775.91 ($cover$SignalTracker.sv:11774$46821) in step 8.
##   0:33:52  Writing trace to VCD file: engine_0/trace180.vcd
##   0:33:59  Writing trace to Verilog testbench: engine_0/trace180_tb.v
##   0:34:00  Writing trace to constraints file: engine_0/trace180.smtc
##   0:34:02  Checking cover reachability in step 8..
##   0:34:04  Reached cover statement at SignalTracker.sv:11717.22-11718.89 ($cover$SignalTracker.sv:11717$46802) in step 8.
##   0:34:04  Reached cover statement at SignalTracker.sv:11720.22-11721.91 ($cover$SignalTracker.sv:11720$46803) in step 8.
##   0:34:04  Writing trace to VCD file: engine_0/trace181.vcd
##   0:34:11  Writing trace to Verilog testbench: engine_0/trace181_tb.v
##   0:34:13  Writing trace to constraints file: engine_0/trace181.smtc
##   0:34:14  Checking cover reachability in step 8..
##   0:34:17  Reached cover statement at SignalTracker.sv:11642.22-11643.83 ($cover$SignalTracker.sv:11642$46777) in step 8.
##   0:34:17  Reached cover statement at SignalTracker.sv:11645.22-11646.85 ($cover$SignalTracker.sv:11645$46778) in step 8.
##   0:34:17  Writing trace to VCD file: engine_0/trace182.vcd
##   0:34:23  Writing trace to Verilog testbench: engine_0/trace182_tb.v
##   0:34:25  Writing trace to constraints file: engine_0/trace182.smtc
##   0:34:26  Checking cover reachability in step 8..
##   0:34:29  Reached cover statement at SignalTracker.sv:11564.22-11565.83 ($cover$SignalTracker.sv:11564$46751) in step 8.
##   0:34:29  Reached cover statement at SignalTracker.sv:11567.22-11568.85 ($cover$SignalTracker.sv:11567$46752) in step 8.
##   0:34:29  Writing trace to VCD file: engine_0/trace183.vcd
##   0:34:36  Writing trace to Verilog testbench: engine_0/trace183_tb.v
##   0:34:38  Writing trace to constraints file: engine_0/trace183.smtc
##   0:34:39  Checking cover reachability in step 8..
##   0:34:42  Reached cover statement at SignalTracker.sv:11501.22-11502.83 ($cover$SignalTracker.sv:11501$46730) in step 8.
##   0:34:42  Reached cover statement at SignalTracker.sv:11504.22-11505.85 ($cover$SignalTracker.sv:11504$46731) in step 8.
##   0:34:42  Writing trace to VCD file: engine_0/trace184.vcd
##   0:34:49  Writing trace to Verilog testbench: engine_0/trace184_tb.v
##   0:34:50  Writing trace to constraints file: engine_0/trace184.smtc
##   0:34:52  Checking cover reachability in step 8..
##   0:34:54  Reached cover statement at SignalTracker.sv:11270.22-11271.84 ($cover$SignalTracker.sv:11270$46653) in step 8.
##   0:34:54  Reached cover statement at SignalTracker.sv:11273.22-11274.86 ($cover$SignalTracker.sv:11273$46654) in step 8.
##   0:34:54  Writing trace to VCD file: engine_0/trace185.vcd
##   0:35:01  Writing trace to Verilog testbench: engine_0/trace185_tb.v
##   0:35:03  Writing trace to constraints file: engine_0/trace185.smtc
##   0:35:04  Checking cover reachability in step 8..
##   0:35:07  Reached cover statement at SignalTracker.sv:11198.22-11199.84 ($cover$SignalTracker.sv:11198$46629) in step 8.
##   0:35:07  Reached cover statement at SignalTracker.sv:11201.22-11202.86 ($cover$SignalTracker.sv:11201$46630) in step 8.
##   0:35:07  Reached cover statement at SignalTracker.sv:11225.22-11226.92 ($cover$SignalTracker.sv:11225$46638) in step 8.
##   0:35:07  Writing trace to VCD file: engine_0/trace186.vcd
##   0:35:13  Writing trace to Verilog testbench: engine_0/trace186_tb.v
##   0:35:14  Writing trace to constraints file: engine_0/trace186.smtc
##   0:35:15  Checking cover reachability in step 8..
##   0:35:18  Reached cover statement at SignalTracker.sv:11123.22-11124.84 ($cover$SignalTracker.sv:11123$46604) in step 8.
##   0:35:18  Reached cover statement at SignalTracker.sv:11126.22-11127.86 ($cover$SignalTracker.sv:11126$46605) in step 8.
##   0:35:18  Reached cover statement at SignalTracker.sv:11153.22-11154.92 ($cover$SignalTracker.sv:11153$46614) in step 8.
##   0:35:18  Writing trace to VCD file: engine_0/trace187.vcd
##   0:35:25  Writing trace to Verilog testbench: engine_0/trace187_tb.v
##   0:35:27  Writing trace to constraints file: engine_0/trace187.smtc
##   0:35:28  Checking cover reachability in step 8..
##   0:35:31  Reached cover statement at SignalTracker.sv:11063.22-11064.84 ($cover$SignalTracker.sv:11063$46584) in step 8.
##   0:35:31  Reached cover statement at SignalTracker.sv:11066.22-11067.86 ($cover$SignalTracker.sv:11066$46585) in step 8.
##   0:35:31  Writing trace to VCD file: engine_0/trace188.vcd
##   0:35:38  Writing trace to Verilog testbench: engine_0/trace188_tb.v
##   0:35:39  Writing trace to constraints file: engine_0/trace188.smtc
##   0:35:40  Checking cover reachability in step 8..
##   0:35:43  Reached cover statement at SignalTracker.sv:10997.22-10998.84 ($cover$SignalTracker.sv:10997$46562) in step 8.
##   0:35:43  Reached cover statement at SignalTracker.sv:11000.22-11001.86 ($cover$SignalTracker.sv:11000$46563) in step 8.
##   0:35:43  Reached cover statement at SignalTracker.sv:11024.22-11025.92 ($cover$SignalTracker.sv:11024$46571) in step 8.
##   0:35:43  Writing trace to VCD file: engine_0/trace189.vcd
##   0:35:50  Writing trace to Verilog testbench: engine_0/trace189_tb.v
##   0:35:52  Writing trace to constraints file: engine_0/trace189.smtc
##   0:35:53  Checking cover reachability in step 8..
##   0:35:56  Reached cover statement at SignalTracker.sv:10832.22-10833.84 ($cover$SignalTracker.sv:10832$46507) in step 8.
##   0:35:56  Reached cover statement at SignalTracker.sv:10835.22-10836.86 ($cover$SignalTracker.sv:10835$46508) in step 8.
##   0:35:56  Writing trace to VCD file: engine_0/trace190.vcd
##   0:36:03  Writing trace to Verilog testbench: engine_0/trace190_tb.v
##   0:36:04  Writing trace to constraints file: engine_0/trace190.smtc
##   0:36:05  Checking cover reachability in step 8..
##   0:36:08  Reached cover statement at SignalTracker.sv:10763.22-10764.84 ($cover$SignalTracker.sv:10763$46484) in step 8.
##   0:36:08  Reached cover statement at SignalTracker.sv:10766.22-10767.86 ($cover$SignalTracker.sv:10766$46485) in step 8.
##   0:36:08  Reached cover statement at SignalTracker.sv:10790.22-10791.92 ($cover$SignalTracker.sv:10790$46493) in step 8.
##   0:36:08  Writing trace to VCD file: engine_0/trace191.vcd
##   0:36:15  Writing trace to Verilog testbench: engine_0/trace191_tb.v
##   0:36:17  Writing trace to constraints file: engine_0/trace191.smtc
##   0:36:18  Checking cover reachability in step 8..
##   0:36:20  Reached cover statement at SignalTracker.sv:10685.22-10686.84 ($cover$SignalTracker.sv:10685$46458) in step 8.
##   0:36:20  Reached cover statement at SignalTracker.sv:10688.22-10689.86 ($cover$SignalTracker.sv:10688$46459) in step 8.
##   0:36:20  Reached cover statement at SignalTracker.sv:10715.22-10716.92 ($cover$SignalTracker.sv:10715$46468) in step 8.
##   0:36:20  Writing trace to VCD file: engine_0/trace192.vcd
##   0:36:27  Writing trace to Verilog testbench: engine_0/trace192_tb.v
##   0:36:29  Writing trace to constraints file: engine_0/trace192.smtc
##   0:36:30  Checking cover reachability in step 8..
##   0:36:33  Reached cover statement at SignalTracker.sv:10610.22-10611.84 ($cover$SignalTracker.sv:10610$46433) in step 8.
##   0:36:33  Reached cover statement at SignalTracker.sv:10613.22-10614.86 ($cover$SignalTracker.sv:10613$46434) in step 8.
##   0:36:33  Reached cover statement at SignalTracker.sv:10637.22-10638.92 ($cover$SignalTracker.sv:10637$46442) in step 8.
##   0:36:33  Writing trace to VCD file: engine_0/trace193.vcd
##   0:36:40  Writing trace to Verilog testbench: engine_0/trace193_tb.v
##   0:36:41  Writing trace to constraints file: engine_0/trace193.smtc
##   0:36:42  Checking cover reachability in step 8..
##   0:36:45  Reached cover statement at SignalTracker.sv:10532.22-10533.84 ($cover$SignalTracker.sv:10532$46407) in step 8.
##   0:36:45  Reached cover statement at SignalTracker.sv:10535.22-10536.86 ($cover$SignalTracker.sv:10535$46408) in step 8.
##   0:36:45  Reached cover statement at SignalTracker.sv:10562.22-10563.92 ($cover$SignalTracker.sv:10562$46417) in step 8.
##   0:36:45  Writing trace to VCD file: engine_0/trace194.vcd
##   0:36:52  Writing trace to Verilog testbench: engine_0/trace194_tb.v
##   0:36:54  Writing trace to constraints file: engine_0/trace194.smtc
##   0:36:55  Checking cover reachability in step 8..
##   0:36:58  Reached cover statement at SignalTracker.sv:10457.22-10458.84 ($cover$SignalTracker.sv:10457$46382) in step 8.
##   0:36:58  Reached cover statement at SignalTracker.sv:10460.22-10461.86 ($cover$SignalTracker.sv:10460$46383) in step 8.
##   0:36:58  Reached cover statement at SignalTracker.sv:10484.22-10485.92 ($cover$SignalTracker.sv:10484$46391) in step 8.
##   0:36:58  Writing trace to VCD file: engine_0/trace195.vcd
##   0:37:05  Writing trace to Verilog testbench: engine_0/trace195_tb.v
##   0:37:07  Writing trace to constraints file: engine_0/trace195.smtc
##   0:37:08  Checking cover reachability in step 8..
##   0:37:11  Reached cover statement at SignalTracker.sv:10379.22-10380.84 ($cover$SignalTracker.sv:10379$46356) in step 8.
##   0:37:11  Reached cover statement at SignalTracker.sv:10382.22-10383.86 ($cover$SignalTracker.sv:10382$46357) in step 8.
##   0:37:11  Reached cover statement at SignalTracker.sv:10409.22-10410.92 ($cover$SignalTracker.sv:10409$46366) in step 8.
##   0:37:11  Writing trace to VCD file: engine_0/trace196.vcd
##   0:37:17  Writing trace to Verilog testbench: engine_0/trace196_tb.v
##   0:37:19  Writing trace to constraints file: engine_0/trace196.smtc
##   0:37:20  Checking cover reachability in step 8..
##   0:37:23  Reached cover statement at SignalTracker.sv:10304.22-10305.84 ($cover$SignalTracker.sv:10304$46331) in step 8.
##   0:37:23  Reached cover statement at SignalTracker.sv:10307.22-10308.86 ($cover$SignalTracker.sv:10307$46332) in step 8.
##   0:37:23  Reached cover statement at SignalTracker.sv:10331.22-10332.92 ($cover$SignalTracker.sv:10331$46340) in step 8.
##   0:37:23  Writing trace to VCD file: engine_0/trace197.vcd
##   0:37:30  Writing trace to Verilog testbench: engine_0/trace197_tb.v
##   0:37:31  Writing trace to constraints file: engine_0/trace197.smtc
##   0:37:33  Checking cover reachability in step 8..
##   0:37:35  Reached cover statement at SignalTracker.sv:10229.22-10230.84 ($cover$SignalTracker.sv:10229$46306) in step 8.
##   0:37:35  Reached cover statement at SignalTracker.sv:10232.22-10233.86 ($cover$SignalTracker.sv:10232$46307) in step 8.
##   0:37:35  Reached cover statement at SignalTracker.sv:10256.22-10257.92 ($cover$SignalTracker.sv:10256$46315) in step 8.
##   0:37:35  Writing trace to VCD file: engine_0/trace198.vcd
##   0:37:42  Writing trace to Verilog testbench: engine_0/trace198_tb.v
##   0:37:44  Writing trace to constraints file: engine_0/trace198.smtc
##   0:37:45  Checking cover reachability in step 8..
##   0:37:48  Reached cover statement at SignalTracker.sv:10184.22-10185.84 ($cover$SignalTracker.sv:10184$46291) in step 8.
##   0:37:48  Reached cover statement at SignalTracker.sv:10187.22-10188.86 ($cover$SignalTracker.sv:10187$46292) in step 8.
##   0:37:48  Writing trace to VCD file: engine_0/trace199.vcd
##   0:37:55  Writing trace to Verilog testbench: engine_0/trace199_tb.v
##   0:37:56  Writing trace to constraints file: engine_0/trace199.smtc
##   0:37:57  Checking cover reachability in step 8..
##   0:38:00  Reached cover statement at SignalTracker.sv:6398.22-6399.83 ($cover$SignalTracker.sv:6398$45029) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6401.22-6402.83 ($cover$SignalTracker.sv:6401$45030) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6407.22-6408.101 ($cover$SignalTracker.sv:6407$45032) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6416.22-6417.93 ($cover$SignalTracker.sv:6416$45035) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6419.22-6420.93 ($cover$SignalTracker.sv:6419$45036) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6455.22-6456.98 ($cover$SignalTracker.sv:6455$45048) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6461.22-6462.79 ($cover$SignalTracker.sv:6461$45050) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6467.22-6468.96 ($cover$SignalTracker.sv:6467$45052) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6479.22-6480.91 ($cover$SignalTracker.sv:6479$45056) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:6503.22-6504.77 ($cover$SignalTracker.sv:6503$45064) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7382.22-7383.73 ($cover$SignalTracker.sv:7382$45357) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7385.22-7386.73 ($cover$SignalTracker.sv:7385$45358) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7391.22-7392.91 ($cover$SignalTracker.sv:7391$45360) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7397.22-7398.83 ($cover$SignalTracker.sv:7397$45362) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7400.22-7401.83 ($cover$SignalTracker.sv:7400$45363) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7436.22-7437.88 ($cover$SignalTracker.sv:7436$45375) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7442.22-7443.69 ($cover$SignalTracker.sv:7442$45377) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7448.22-7449.86 ($cover$SignalTracker.sv:7448$45379) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7460.22-7461.81 ($cover$SignalTracker.sv:7460$45383) in step 8.
##   0:38:00  Reached cover statement at SignalTracker.sv:7484.22-7485.67 ($cover$SignalTracker.sv:7484$45391) in step 8.
##   0:38:01  Writing trace to VCD file: engine_0/trace200.vcd
##   0:38:08  Writing trace to Verilog testbench: engine_0/trace200_tb.v
##   0:38:09  Writing trace to constraints file: engine_0/trace200.smtc
##   0:38:10  Checking cover reachability in step 8..
##   0:38:13  Reached cover statement at SignalTracker.sv:3569.22-3570.83 ($cover$SignalTracker.sv:3569$44086) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3572.22-3573.83 ($cover$SignalTracker.sv:3572$44087) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3575.22-3576.101 ($cover$SignalTracker.sv:3575$44088) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3614.22-3615.98 ($cover$SignalTracker.sv:3614$44101) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3632.22-3633.79 ($cover$SignalTracker.sv:3632$44107) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3638.22-3639.96 ($cover$SignalTracker.sv:3638$44109) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3650.22-3651.91 ($cover$SignalTracker.sv:3650$44113) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:3674.22-3675.77 ($cover$SignalTracker.sv:3674$44121) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9107.22-9108.80 ($cover$SignalTracker.sv:9107$45932) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9110.22-9111.80 ($cover$SignalTracker.sv:9110$45933) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9113.22-9114.98 ($cover$SignalTracker.sv:9113$45934) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9149.22-9150.95 ($cover$SignalTracker.sv:9149$45946) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9161.22-9162.76 ($cover$SignalTracker.sv:9161$45950) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9167.22-9168.93 ($cover$SignalTracker.sv:9167$45952) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9179.22-9180.88 ($cover$SignalTracker.sv:9179$45956) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9203.22-9204.74 ($cover$SignalTracker.sv:9203$45964) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9218.22-9219.80 ($cover$SignalTracker.sv:9218$45969) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9221.22-9222.80 ($cover$SignalTracker.sv:9221$45970) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9224.22-9225.98 ($cover$SignalTracker.sv:9224$45971) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9257.22-9258.95 ($cover$SignalTracker.sv:9257$45982) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9266.22-9267.76 ($cover$SignalTracker.sv:9266$45985) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9272.22-9273.93 ($cover$SignalTracker.sv:9272$45987) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9284.22-9285.88 ($cover$SignalTracker.sv:9284$45991) in step 8.
##   0:38:13  Reached cover statement at SignalTracker.sv:9308.22-9309.74 ($cover$SignalTracker.sv:9308$45999) in step 8.
##   0:38:13  Writing trace to VCD file: engine_0/trace201.vcd
##   0:38:20  Writing trace to Verilog testbench: engine_0/trace201_tb.v
##   0:38:22  Writing trace to constraints file: engine_0/trace201.smtc
##   0:38:23  Checking cover reachability in step 8..
##   0:38:26  Reached cover statement at SignalTracker.sv:13991.22-13992.93 ($cover$SignalTracker.sv:13991$47560) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3593.22-3594.89 ($cover$SignalTracker.sv:3593$44094) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3599.22-3600.90 ($cover$SignalTracker.sv:3599$44096) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3602.22-3603.97 ($cover$SignalTracker.sv:3602$44097) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3605.22-3606.96 ($cover$SignalTracker.sv:3605$44098) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3608.22-3609.96 ($cover$SignalTracker.sv:3608$44099) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3611.22-3612.96 ($cover$SignalTracker.sv:3611$44100) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:3635.22-3636.82 ($cover$SignalTracker.sv:3635$44108) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9128.22-9129.86 ($cover$SignalTracker.sv:9128$45939) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9134.22-9135.87 ($cover$SignalTracker.sv:9134$45941) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9137.22-9138.94 ($cover$SignalTracker.sv:9137$45942) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9140.22-9141.93 ($cover$SignalTracker.sv:9140$45943) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9143.22-9144.93 ($cover$SignalTracker.sv:9143$45944) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9146.22-9147.93 ($cover$SignalTracker.sv:9146$45945) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9164.22-9165.79 ($cover$SignalTracker.sv:9164$45951) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9236.22-9237.86 ($cover$SignalTracker.sv:9236$45975) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9242.22-9243.87 ($cover$SignalTracker.sv:9242$45977) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9245.22-9246.94 ($cover$SignalTracker.sv:9245$45978) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9248.22-9249.93 ($cover$SignalTracker.sv:9248$45979) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9251.22-9252.93 ($cover$SignalTracker.sv:9251$45980) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9254.22-9255.93 ($cover$SignalTracker.sv:9254$45981) in step 8.
##   0:38:26  Reached cover statement at SignalTracker.sv:9269.22-9270.79 ($cover$SignalTracker.sv:9269$45986) in step 8.
##   0:38:26  Writing trace to VCD file: engine_0/trace202.vcd
##   0:38:33  Writing trace to Verilog testbench: engine_0/trace202_tb.v
##   0:38:34  Writing trace to constraints file: engine_0/trace202.smtc
##   0:38:36  Checking cover reachability in step 8..
##   0:38:39  Reached cover statement at SignalTracker.sv:3563.22-3564.92 ($cover$SignalTracker.sv:3563$44084) in step 8.
##   0:38:39  Reached cover statement at SignalTracker.sv:9101.22-9102.89 ($cover$SignalTracker.sv:9101$45930) in step 8.
##   0:38:39  Reached cover statement at SignalTracker.sv:9212.22-9213.89 ($cover$SignalTracker.sv:9212$45967) in step 8.
##   0:38:39  Writing trace to VCD file: engine_0/trace203.vcd
##   0:38:46  Writing trace to Verilog testbench: engine_0/trace203_tb.v
##   0:38:47  Writing trace to constraints file: engine_0/trace203.smtc
##   0:38:48  Checking cover reachability in step 8..
##   0:38:51  Reached cover statement at SignalTracker.sv:3689.22-3690.83 ($cover$SignalTracker.sv:3689$44126) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3692.22-3693.83 ($cover$SignalTracker.sv:3692$44127) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3695.22-3696.101 ($cover$SignalTracker.sv:3695$44128) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3734.22-3735.96 ($cover$SignalTracker.sv:3734$44141) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3737.22-3738.96 ($cover$SignalTracker.sv:3737$44142) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3740.22-3741.96 ($cover$SignalTracker.sv:3740$44143) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3743.22-3744.98 ($cover$SignalTracker.sv:3743$44144) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3755.22-3756.79 ($cover$SignalTracker.sv:3755$44148) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3761.22-3762.96 ($cover$SignalTracker.sv:3761$44150) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3773.22-3774.91 ($cover$SignalTracker.sv:3773$44154) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:3797.22-3798.77 ($cover$SignalTracker.sv:3797$44162) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:8993.22-8994.80 ($cover$SignalTracker.sv:8993$45894) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:8996.22-8997.80 ($cover$SignalTracker.sv:8996$45895) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:8999.22-9000.98 ($cover$SignalTracker.sv:8999$45896) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9032.22-9033.93 ($cover$SignalTracker.sv:9032$45907) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9035.22-9036.93 ($cover$SignalTracker.sv:9035$45908) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9038.22-9039.93 ($cover$SignalTracker.sv:9038$45909) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9041.22-9042.95 ($cover$SignalTracker.sv:9041$45910) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9050.22-9051.76 ($cover$SignalTracker.sv:9050$45913) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9056.22-9057.93 ($cover$SignalTracker.sv:9056$45915) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9068.22-9069.88 ($cover$SignalTracker.sv:9068$45919) in step 8.
##   0:38:51  Reached cover statement at SignalTracker.sv:9092.22-9093.74 ($cover$SignalTracker.sv:9092$45927) in step 8.
##   0:38:51  Writing trace to VCD file: engine_0/trace204.vcd
##   0:38:58  Writing trace to Verilog testbench: engine_0/trace204_tb.v
##   0:39:00  Writing trace to constraints file: engine_0/trace204.smtc
##   0:39:01  Checking cover reachability in step 8..
##   0:39:04  Reached cover statement at SignalTracker.sv:3722.22-3723.89 ($cover$SignalTracker.sv:3722$44137) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:3728.22-3729.90 ($cover$SignalTracker.sv:3728$44139) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:3731.22-3732.97 ($cover$SignalTracker.sv:3731$44140) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:3758.22-3759.82 ($cover$SignalTracker.sv:3758$44149) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:9020.22-9021.86 ($cover$SignalTracker.sv:9020$45903) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:9026.22-9027.87 ($cover$SignalTracker.sv:9026$45905) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:9029.22-9030.94 ($cover$SignalTracker.sv:9029$45906) in step 8.
##   0:39:04  Reached cover statement at SignalTracker.sv:9053.22-9054.79 ($cover$SignalTracker.sv:9053$45914) in step 8.
##   0:39:04  Writing trace to VCD file: engine_0/trace205.vcd
##   0:39:11  Writing trace to Verilog testbench: engine_0/trace205_tb.v
##   0:39:13  Writing trace to constraints file: engine_0/trace205.smtc
##   0:39:14  Checking cover reachability in step 8..
##   0:39:17  Reached cover statement at SignalTracker.sv:14114.22-14115.80 ($cover$SignalTracker.sv:14114$47601) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4646.22-4647.83 ($cover$SignalTracker.sv:4646$44445) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4649.22-4650.83 ($cover$SignalTracker.sv:4649$44446) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4652.22-4653.101 ($cover$SignalTracker.sv:4652$44447) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4694.22-4695.98 ($cover$SignalTracker.sv:4694$44461) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4709.22-4710.79 ($cover$SignalTracker.sv:4709$44466) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4715.22-4716.96 ($cover$SignalTracker.sv:4715$44468) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4727.22-4728.91 ($cover$SignalTracker.sv:4727$44472) in step 8.
##   0:39:17  Reached cover statement at SignalTracker.sv:4751.22-4752.77 ($cover$SignalTracker.sv:4751$44480) in step 8.
##   0:39:17  Writing trace to VCD file: engine_0/trace206.vcd
##   0:39:24  Writing trace to Verilog testbench: engine_0/trace206_tb.v
##   0:39:26  Writing trace to constraints file: engine_0/trace206.smtc
##   0:39:27  Checking cover reachability in step 8..
##   0:39:30  Reached cover statement at SignalTracker.sv:4640.22-4641.92 ($cover$SignalTracker.sv:4640$44443) in step 8.
##   0:39:30  Writing trace to VCD file: engine_0/trace207.vcd
##   0:39:38  Writing trace to Verilog testbench: engine_0/trace207_tb.v
##   0:39:39  Writing trace to constraints file: engine_0/trace207.smtc
##   0:39:40  Checking cover reachability in step 8..
##   0:39:43  Reached cover statement at SignalTracker.sv:4712.22-4713.82 ($cover$SignalTracker.sv:4712$44467) in step 8.
##   0:39:43  Writing trace to VCD file: engine_0/trace208.vcd
##   0:39:50  Writing trace to Verilog testbench: engine_0/trace208_tb.v
##   0:39:52  Writing trace to constraints file: engine_0/trace208.smtc
##   0:39:53  Checking cover reachability in step 8..
##   0:39:56  Reached cover statement at SignalTracker.sv:4691.22-4692.96 ($cover$SignalTracker.sv:4691$44460) in step 8.
##   0:39:56  Writing trace to VCD file: engine_0/trace209.vcd
##   0:40:03  Writing trace to Verilog testbench: engine_0/trace209_tb.v
##   0:40:05  Writing trace to constraints file: engine_0/trace209.smtc
##   0:40:06  Checking cover reachability in step 8..
##   0:40:09  Reached cover statement at SignalTracker.sv:4688.22-4689.96 ($cover$SignalTracker.sv:4688$44459) in step 8.
##   0:40:09  Writing trace to VCD file: engine_0/trace210.vcd
##   0:40:16  Writing trace to Verilog testbench: engine_0/trace210_tb.v
##   0:40:17  Writing trace to constraints file: engine_0/trace210.smtc
##   0:40:18  Checking cover reachability in step 8..
##   0:40:21  Reached cover statement at SignalTracker.sv:4685.22-4686.96 ($cover$SignalTracker.sv:4685$44458) in step 8.
##   0:40:21  Writing trace to VCD file: engine_0/trace211.vcd
##   0:40:28  Writing trace to Verilog testbench: engine_0/trace211_tb.v
##   0:40:30  Writing trace to constraints file: engine_0/trace211.smtc
##   0:40:31  Checking cover reachability in step 8..
##   0:40:34  Reached cover statement at SignalTracker.sv:3581.22-3582.92 ($cover$SignalTracker.sv:3581$44090) in step 8.
##   0:40:34  Reached cover statement at SignalTracker.sv:9119.22-9120.89 ($cover$SignalTracker.sv:9119$45936) in step 8.
##   0:40:34  Reached cover statement at SignalTracker.sv:9230.22-9231.89 ($cover$SignalTracker.sv:9230$45973) in step 8.
##   0:40:34  Writing trace to VCD file: engine_0/trace212.vcd
##   0:40:41  Writing trace to Verilog testbench: engine_0/trace212_tb.v
##   0:40:43  Writing trace to constraints file: engine_0/trace212.smtc
##   0:40:44  Checking cover reachability in step 8..
##   0:40:47  Reached cover statement at SignalTracker.sv:10649.22-10650.90 ($cover$SignalTracker.sv:10649$46446) in step 8.
##   0:40:47  Reached cover statement at SignalTracker.sv:2603.22-2604.96 ($cover$SignalTracker.sv:2603$43764) in step 8.
##   0:40:47  Writing trace to VCD file: engine_0/trace213.vcd
##   0:40:54  Writing trace to Verilog testbench: engine_0/trace213_tb.v
##   0:40:56  Writing trace to constraints file: engine_0/trace213.smtc
##   0:40:57  Checking cover reachability in step 8..
##   0:40:59  Reached cover statement at SignalTracker.sv:14006.22-14007.93 ($cover$SignalTracker.sv:14006$47565) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:15053.22-15054.77 ($cover$SignalTracker.sv:15053$47914) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:15104.22-15105.85 ($cover$SignalTracker.sv:15104$47931) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:15512.22-15513.72 ($cover$SignalTracker.sv:15512$48067) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:2651.22-2652.89 ($cover$SignalTracker.sv:2651$43780) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:2657.22-2658.90 ($cover$SignalTracker.sv:2657$43782) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:2660.22-2661.97 ($cover$SignalTracker.sv:2660$43783) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:2687.22-2688.82 ($cover$SignalTracker.sv:2687$43792) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:7019.22-7020.101 ($cover$SignalTracker.sv:7019$45236) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:7025.22-7026.102 ($cover$SignalTracker.sv:7025$45238) in step 8.
##   0:40:59  Reached cover statement at SignalTracker.sv:7028.22-7029.109 ($cover$SignalTracker.sv:7028$45239) in step 8.
##   0:41:00  Writing trace to VCD file: engine_0/trace214.vcd
##   0:41:06  Writing trace to Verilog testbench: engine_0/trace214_tb.v
##   0:41:08  Writing trace to constraints file: engine_0/trace214.smtc
##   0:41:09  Checking cover reachability in step 8..
##   0:41:12  Reached cover statement at SignalTracker.sv:14066.22-14067.93 ($cover$SignalTracker.sv:14066$47585) in step 8.
##   0:41:12  Reached cover statement at SignalTracker.sv:2072.22-2073.89 ($cover$SignalTracker.sv:2072$43587) in step 8.
##   0:41:12  Writing trace to VCD file: engine_0/trace215.vcd
##   0:41:19  Writing trace to Verilog testbench: engine_0/trace215_tb.v
##   0:41:21  Writing trace to constraints file: engine_0/trace215.smtc
##   0:41:22  Checking cover reachability in step 8..
##   0:41:25  Reached cover statement at SignalTracker.sv:12956.22-12957.82 ($cover$SignalTracker.sv:12956$47215) in step 8.
##   0:41:25  Reached cover statement at SignalTracker.sv:12959.22-12960.87 ($cover$SignalTracker.sv:12959$47216) in step 8.
##   0:41:25  Reached cover statement at SignalTracker.sv:12989.22-12990.95 ($cover$SignalTracker.sv:12989$47226) in step 8.
##   0:41:25  Reached cover statement at SignalTracker.sv:12998.22-12999.88 ($cover$SignalTracker.sv:12998$47229) in step 8.
##   0:41:25  Reached cover statement at SignalTracker.sv:13013.22-13014.78 ($cover$SignalTracker.sv:13013$47234) in step 8.
##   0:41:25  Reached cover statement at SignalTracker.sv:13016.22-13017.81 ($cover$SignalTracker.sv:13016$47235) in step 8.
##   0:41:25  Writing trace to VCD file: engine_0/trace216.vcd
##   0:41:32  Writing trace to Verilog testbench: engine_0/trace216_tb.v
##   0:41:34  Writing trace to constraints file: engine_0/trace216.smtc
##   0:41:35  Checking cover reachability in step 8..
##   0:41:38  Reached cover statement at SignalTracker.sv:1544.22-1545.83 ($cover$SignalTracker.sv:1544$43411) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1547.22-1548.83 ($cover$SignalTracker.sv:1547$43412) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1550.22-1551.101 ($cover$SignalTracker.sv:1550$43413) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1577.22-1578.96 ($cover$SignalTracker.sv:1577$43422) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1583.22-1584.96 ($cover$SignalTracker.sv:1583$43424) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1586.22-1587.98 ($cover$SignalTracker.sv:1586$43425) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1598.22-1599.79 ($cover$SignalTracker.sv:1598$43429) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1601.22-1602.82 ($cover$SignalTracker.sv:1601$43430) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1604.22-1605.96 ($cover$SignalTracker.sv:1604$43431) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1616.22-1617.91 ($cover$SignalTracker.sv:1616$43435) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:1640.22-1641.77 ($cover$SignalTracker.sv:1640$43443) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9725.22-9726.88 ($cover$SignalTracker.sv:9725$46138) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9728.22-9729.88 ($cover$SignalTracker.sv:9728$46139) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9731.22-9732.106 ($cover$SignalTracker.sv:9731$46140) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9755.22-9756.101 ($cover$SignalTracker.sv:9755$46148) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9761.22-9762.101 ($cover$SignalTracker.sv:9761$46150) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9764.22-9765.103 ($cover$SignalTracker.sv:9764$46151) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9776.22-9777.84 ($cover$SignalTracker.sv:9776$46155) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9779.22-9780.87 ($cover$SignalTracker.sv:9779$46156) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9782.22-9783.101 ($cover$SignalTracker.sv:9782$46157) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9794.22-9795.96 ($cover$SignalTracker.sv:9794$46161) in step 8.
##   0:41:38  Reached cover statement at SignalTracker.sv:9818.22-9819.82 ($cover$SignalTracker.sv:9818$46169) in step 8.
##   0:41:38  Writing trace to VCD file: engine_0/trace217.vcd
##   0:41:44  Writing trace to Verilog testbench: engine_0/trace217_tb.v
##   0:41:47  Writing trace to constraints file: engine_0/trace217.smtc
##   0:41:48  Checking cover reachability in step 8..
##   0:41:51  Reached cover statement at SignalTracker.sv:1565.22-1566.89 ($cover$SignalTracker.sv:1565$43418) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:1571.22-1572.90 ($cover$SignalTracker.sv:1571$43420) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:1574.22-1575.97 ($cover$SignalTracker.sv:1574$43421) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:1580.22-1581.96 ($cover$SignalTracker.sv:1580$43423) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:9743.22-9744.94 ($cover$SignalTracker.sv:9743$46144) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:9749.22-9750.95 ($cover$SignalTracker.sv:9749$46146) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:9752.22-9753.102 ($cover$SignalTracker.sv:9752$46147) in step 8.
##   0:41:51  Reached cover statement at SignalTracker.sv:9758.22-9759.101 ($cover$SignalTracker.sv:9758$46149) in step 8.
##   0:41:51  Writing trace to VCD file: engine_0/trace218.vcd
##   0:41:58  Writing trace to Verilog testbench: engine_0/trace218_tb.v
##   0:41:59  Writing trace to constraints file: engine_0/trace218.smtc
##   0:42:00  Checking cover reachability in step 8..
##   0:42:04  Reached cover statement at SignalTracker.sv:1928.22-1929.92 ($cover$SignalTracker.sv:1928$43539) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1937.22-1938.83 ($cover$SignalTracker.sv:1937$43542) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1943.22-1944.101 ($cover$SignalTracker.sv:1943$43544) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1982.22-1983.96 ($cover$SignalTracker.sv:1982$43557) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1985.22-1986.96 ($cover$SignalTracker.sv:1985$43558) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1988.22-1989.96 ($cover$SignalTracker.sv:1988$43559) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:1991.22-1992.98 ($cover$SignalTracker.sv:1991$43560) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:2000.22-2001.79 ($cover$SignalTracker.sv:2000$43563) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:2003.22-2004.82 ($cover$SignalTracker.sv:2003$43564) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:2006.22-2007.96 ($cover$SignalTracker.sv:2006$43565) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:2018.22-2019.91 ($cover$SignalTracker.sv:2018$43569) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:2042.22-2043.77 ($cover$SignalTracker.sv:2042$43577) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9593.22-9594.98 ($cover$SignalTracker.sv:9593$46094) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9605.22-9606.89 ($cover$SignalTracker.sv:9605$46098) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9611.22-9612.107 ($cover$SignalTracker.sv:9611$46100) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9647.22-9648.102 ($cover$SignalTracker.sv:9647$46112) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9650.22-9651.102 ($cover$SignalTracker.sv:9650$46113) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9653.22-9654.102 ($cover$SignalTracker.sv:9653$46114) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9656.22-9657.104 ($cover$SignalTracker.sv:9656$46115) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9665.22-9666.85 ($cover$SignalTracker.sv:9665$46118) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9668.22-9669.88 ($cover$SignalTracker.sv:9668$46119) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9671.22-9672.102 ($cover$SignalTracker.sv:9671$46120) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9683.22-9684.97 ($cover$SignalTracker.sv:9683$46124) in step 8.
##   0:42:04  Reached cover statement at SignalTracker.sv:9707.22-9708.83 ($cover$SignalTracker.sv:9707$46132) in step 8.
##   0:42:04  Writing trace to VCD file: engine_0/trace219.vcd
##   0:42:10  Writing trace to Verilog testbench: engine_0/trace219_tb.v
##   0:42:12  Writing trace to constraints file: engine_0/trace219.smtc
##   0:42:13  Checking cover reachability in step 8..
##   0:42:16  Reached cover statement at SignalTracker.sv:10619.22-10620.83 ($cover$SignalTracker.sv:10619$46436) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:10622.22-10623.83 ($cover$SignalTracker.sv:10622$46437) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:10625.22-10626.84 ($cover$SignalTracker.sv:10625$46438) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:10646.22-10647.76 ($cover$SignalTracker.sv:10646$46445) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:1940.22-1941.88 ($cover$SignalTracker.sv:1940$43543) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:1946.22-1947.87 ($cover$SignalTracker.sv:1946$43545) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:1970.22-1971.89 ($cover$SignalTracker.sv:1970$43553) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:1973.22-1974.89 ($cover$SignalTracker.sv:1973$43554) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:1976.22-1977.90 ($cover$SignalTracker.sv:1976$43555) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:9608.22-9609.94 ($cover$SignalTracker.sv:9608$46099) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:9614.22-9615.93 ($cover$SignalTracker.sv:9614$46101) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:9635.22-9636.95 ($cover$SignalTracker.sv:9635$46108) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:9638.22-9639.95 ($cover$SignalTracker.sv:9638$46109) in step 8.
##   0:42:16  Reached cover statement at SignalTracker.sv:9641.22-9642.96 ($cover$SignalTracker.sv:9641$46110) in step 8.
##   0:42:16  Writing trace to VCD file: engine_0/trace220.vcd
##   0:42:23  Writing trace to Verilog testbench: engine_0/trace220_tb.v
##   0:42:25  Writing trace to constraints file: engine_0/trace220.smtc
##   0:42:26  Checking cover reachability in step 8..
##   0:42:29  Reached cover statement at SignalTracker.sv:13337.22-13338.88 ($cover$SignalTracker.sv:13337$47342) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:13340.22-13341.87 ($cover$SignalTracker.sv:13340$47343) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:13343.22-13344.86 ($cover$SignalTracker.sv:13343$47344) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:1934.22-1935.83 ($cover$SignalTracker.sv:1934$43541) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:1949.22-1950.85 ($cover$SignalTracker.sv:1949$43546) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:9602.22-9603.89 ($cover$SignalTracker.sv:9602$46097) in step 8.
##   0:42:29  Reached cover statement at SignalTracker.sv:9617.22-9618.91 ($cover$SignalTracker.sv:9617$46102) in step 8.
##   0:42:29  Writing trace to VCD file: engine_0/trace221.vcd
##   0:42:36  Writing trace to Verilog testbench: engine_0/trace221_tb.v
##   0:42:38  Writing trace to constraints file: engine_0/trace221.smtc
##   0:42:39  Checking cover reachability in step 8..
##   0:42:42  Reached cover statement at SignalTracker.sv:6638.22-6639.87 ($cover$SignalTracker.sv:6638$45109) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6644.22-6645.86 ($cover$SignalTracker.sv:6644$45111) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6665.22-6666.88 ($cover$SignalTracker.sv:6665$45118) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6671.22-6672.89 ($cover$SignalTracker.sv:6671$45120) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6674.22-6675.96 ($cover$SignalTracker.sv:6674$45121) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6677.22-6678.95 ($cover$SignalTracker.sv:6677$45122) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:6683.22-6684.95 ($cover$SignalTracker.sv:6683$45124) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9446.22-9447.91 ($cover$SignalTracker.sv:9446$46045) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9452.22-9453.90 ($cover$SignalTracker.sv:9452$46047) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9470.22-9471.92 ($cover$SignalTracker.sv:9470$46053) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9476.22-9477.93 ($cover$SignalTracker.sv:9476$46055) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9479.22-9480.100 ($cover$SignalTracker.sv:9479$46056) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9482.22-9483.99 ($cover$SignalTracker.sv:9482$46057) in step 8.
##   0:42:42  Reached cover statement at SignalTracker.sv:9488.22-9489.99 ($cover$SignalTracker.sv:9488$46059) in step 8.
##   0:42:42  Writing trace to VCD file: engine_0/trace222.vcd
##   0:42:49  Writing trace to Verilog testbench: engine_0/trace222_tb.v
##   0:42:51  Writing trace to constraints file: engine_0/trace222.smtc
##   0:42:52  Checking cover reachability in step 8..
##   0:42:55  Reached cover statement at SignalTracker.sv:13076.22-13077.94 ($cover$SignalTracker.sv:13076$47255) in step 8.
##   0:42:55  Reached cover statement at SignalTracker.sv:13079.22-13080.94 ($cover$SignalTracker.sv:13079$47256) in step 8.
##   0:42:55  Writing trace to VCD file: engine_0/trace223.vcd
##   0:43:02  Writing trace to Verilog testbench: engine_0/trace223_tb.v
##   0:43:03  Writing trace to constraints file: engine_0/trace223.smtc
##   0:43:05  Checking cover reachability in step 8..
##   0:43:08  Reached cover statement at SignalTracker.sv:12458.22-12459.85 ($cover$SignalTracker.sv:12458$47049) in step 8.
##   0:43:08  Writing trace to VCD file: engine_0/trace224.vcd
##   0:43:15  Writing trace to Verilog testbench: engine_0/trace224_tb.v
##   0:43:16  Writing trace to constraints file: engine_0/trace224.smtc
##   0:43:17  Checking cover reachability in step 8..
##   0:43:21  Reached cover statement at SignalTracker.sv:12227.22-12228.82 ($cover$SignalTracker.sv:12227$46972) in step 8.
##   0:43:21  Writing trace to VCD file: engine_0/trace225.vcd
##   0:43:28  Writing trace to Verilog testbench: engine_0/trace225_tb.v
##   0:43:29  Writing trace to constraints file: engine_0/trace225.smtc
##   0:43:30  Checking cover reachability in step 8..
##   0:43:33  Reached cover statement at SignalTracker.sv:12119.22-12120.86 ($cover$SignalTracker.sv:12119$46936) in step 8.
##   0:43:33  Reached cover statement at SignalTracker.sv:12149.22-12150.83 ($cover$SignalTracker.sv:12149$46946) in step 8.
##   0:43:33  Writing trace to VCD file: engine_0/trace226.vcd
##   0:43:40  Writing trace to Verilog testbench: engine_0/trace226_tb.v
##   0:43:42  Writing trace to constraints file: engine_0/trace226.smtc
##   0:43:43  Checking cover reachability in step 8..
##   0:43:46  Reached cover statement at SignalTracker.sv:11918.22-11919.83 ($cover$SignalTracker.sv:11918$46869) in step 8.
##   0:43:46  Reached cover statement at SignalTracker.sv:13106.22-13107.97 ($cover$SignalTracker.sv:13106$47265) in step 8.
##   0:43:46  Writing trace to VCD file: engine_0/trace227.vcd
##   0:43:53  Writing trace to Verilog testbench: engine_0/trace227_tb.v
##   0:43:55  Writing trace to constraints file: engine_0/trace227.smtc
##   0:43:56  Checking cover reachability in step 8..
##   0:43:59  Reached cover statement at SignalTracker.sv:10526.22-10527.79 ($cover$SignalTracker.sv:10526$46405) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10571.22-10572.76 ($cover$SignalTracker.sv:10571$46420) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10574.22-10575.90 ($cover$SignalTracker.sv:10574$46421) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10577.22-10578.76 ($cover$SignalTracker.sv:10577$46422) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10583.22-10584.74 ($cover$SignalTracker.sv:10583$46424) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10589.22-10590.71 ($cover$SignalTracker.sv:10589$46426) in step 8.
##   0:43:59  Reached cover statement at SignalTracker.sv:10592.22-10593.85 ($cover$SignalTracker.sv:10592$46427) in step 8.
##   0:43:59  Writing trace to VCD file: engine_0/trace228.vcd
##   0:44:06  Writing trace to Verilog testbench: engine_0/trace228_tb.v
##   0:44:08  Writing trace to constraints file: engine_0/trace228.smtc
##   0:44:09  Checking cover reachability in step 8..
##   0:44:12  Reached cover statement at SignalTracker.sv:10451.22-10452.79 ($cover$SignalTracker.sv:10451$46380) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10493.22-10494.76 ($cover$SignalTracker.sv:10493$46394) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10496.22-10497.90 ($cover$SignalTracker.sv:10496$46395) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10499.22-10500.76 ($cover$SignalTracker.sv:10499$46396) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10505.22-10506.74 ($cover$SignalTracker.sv:10505$46398) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10511.22-10512.71 ($cover$SignalTracker.sv:10511$46400) in step 8.
##   0:44:12  Reached cover statement at SignalTracker.sv:10514.22-10515.85 ($cover$SignalTracker.sv:10514$46401) in step 8.
##   0:44:12  Writing trace to VCD file: engine_0/trace229.vcd
##   0:44:19  Writing trace to Verilog testbench: engine_0/trace229_tb.v
##   0:44:21  Writing trace to constraints file: engine_0/trace229.smtc
##   0:44:22  Checking cover reachability in step 8..
##   0:44:25  Reached cover statement at SignalTracker.sv:10208.22-10209.76 ($cover$SignalTracker.sv:10208$46299) in step 8.
##   0:44:25  Reached cover statement at SignalTracker.sv:10211.22-10212.76 ($cover$SignalTracker.sv:10211$46300) in step 8.
##   0:44:25  Writing trace to VCD file: engine_0/trace230.vcd
##   0:44:31  Writing trace to Verilog testbench: engine_0/trace230_tb.v
##   0:44:33  Writing trace to constraints file: engine_0/trace230.smtc
##   0:44:34  Checking cover reachability in step 8..
##   0:44:37  Reached cover statement at SignalTracker.sv:10223.22-10224.79 ($cover$SignalTracker.sv:10223$46304) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10265.22-10266.76 ($cover$SignalTracker.sv:10265$46318) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10268.22-10269.90 ($cover$SignalTracker.sv:10268$46319) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10271.22-10272.76 ($cover$SignalTracker.sv:10271$46320) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10277.22-10278.74 ($cover$SignalTracker.sv:10277$46322) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10283.22-10284.71 ($cover$SignalTracker.sv:10283$46324) in step 8.
##   0:44:37  Reached cover statement at SignalTracker.sv:10286.22-10287.85 ($cover$SignalTracker.sv:10286$46325) in step 8.
##   0:44:37  Writing trace to VCD file: engine_0/trace231.vcd
##   0:44:44  Writing trace to Verilog testbench: engine_0/trace231_tb.v
##   0:44:45  Writing trace to constraints file: engine_0/trace231.smtc
##   0:44:46  Checking cover reachability in step 8..
##   0:44:50  Reached cover statement at SignalTracker.sv:10298.22-10299.79 ($cover$SignalTracker.sv:10298$46329) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10340.22-10341.76 ($cover$SignalTracker.sv:10340$46343) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10343.22-10344.90 ($cover$SignalTracker.sv:10343$46344) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10346.22-10347.76 ($cover$SignalTracker.sv:10346$46345) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10352.22-10353.74 ($cover$SignalTracker.sv:10352$46347) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10358.22-10359.71 ($cover$SignalTracker.sv:10358$46349) in step 8.
##   0:44:50  Reached cover statement at SignalTracker.sv:10361.22-10362.85 ($cover$SignalTracker.sv:10361$46350) in step 8.
##   0:44:50  Writing trace to VCD file: engine_0/trace232.vcd
##   0:44:57  Writing trace to Verilog testbench: engine_0/trace232_tb.v
##   0:44:58  Writing trace to constraints file: engine_0/trace232.smtc
##   0:44:59  Checking cover reachability in step 8..
##   0:45:03  Reached cover statement at SignalTracker.sv:10373.22-10374.79 ($cover$SignalTracker.sv:10373$46354) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10418.22-10419.76 ($cover$SignalTracker.sv:10418$46369) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10421.22-10422.90 ($cover$SignalTracker.sv:10421$46370) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10424.22-10425.76 ($cover$SignalTracker.sv:10424$46371) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10430.22-10431.74 ($cover$SignalTracker.sv:10430$46373) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10436.22-10437.71 ($cover$SignalTracker.sv:10436$46375) in step 8.
##   0:45:03  Reached cover statement at SignalTracker.sv:10439.22-10440.85 ($cover$SignalTracker.sv:10439$46376) in step 8.
##   0:45:03  Writing trace to VCD file: engine_0/trace233.vcd
##   0:45:10  Writing trace to Verilog testbench: engine_0/trace233_tb.v
##   0:45:11  Writing trace to constraints file: engine_0/trace233.smtc
##   0:45:13  Checking cover reachability in step 8..
##   0:45:16  Reached cover statement at SignalTracker.sv:10604.22-10605.79 ($cover$SignalTracker.sv:10604$46431) in step 8.
##   0:45:16  Reached cover statement at SignalTracker.sv:10652.22-10653.76 ($cover$SignalTracker.sv:10652$46447) in step 8.
##   0:45:16  Reached cover statement at SignalTracker.sv:10658.22-10659.74 ($cover$SignalTracker.sv:10658$46449) in step 8.
##   0:45:16  Reached cover statement at SignalTracker.sv:10664.22-10665.71 ($cover$SignalTracker.sv:10664$46451) in step 8.
##   0:45:16  Reached cover statement at SignalTracker.sv:10667.22-10668.85 ($cover$SignalTracker.sv:10667$46452) in step 8.
##   0:45:16  Writing trace to VCD file: engine_0/trace234.vcd
##   0:45:23  Writing trace to Verilog testbench: engine_0/trace234_tb.v
##   0:45:25  Writing trace to constraints file: engine_0/trace234.smtc
##   0:45:26  Checking cover reachability in step 8..
##   0:45:29  Reached cover statement at SignalTracker.sv:10679.22-10680.79 ($cover$SignalTracker.sv:10679$46456) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10724.22-10725.76 ($cover$SignalTracker.sv:10724$46471) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10727.22-10728.90 ($cover$SignalTracker.sv:10727$46472) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10730.22-10731.76 ($cover$SignalTracker.sv:10730$46473) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10736.22-10737.74 ($cover$SignalTracker.sv:10736$46475) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10742.22-10743.71 ($cover$SignalTracker.sv:10742$46477) in step 8.
##   0:45:29  Reached cover statement at SignalTracker.sv:10745.22-10746.85 ($cover$SignalTracker.sv:10745$46478) in step 8.
##   0:45:29  Writing trace to VCD file: engine_0/trace235.vcd
##   0:45:36  Writing trace to Verilog testbench: engine_0/trace235_tb.v
##   0:45:37  Writing trace to constraints file: engine_0/trace235.smtc
##   0:45:38  Checking cover reachability in step 8..
##   0:45:41  Reached cover statement at SignalTracker.sv:10757.22-10758.79 ($cover$SignalTracker.sv:10757$46482) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10799.22-10800.76 ($cover$SignalTracker.sv:10799$46496) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10802.22-10803.90 ($cover$SignalTracker.sv:10802$46497) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10805.22-10806.76 ($cover$SignalTracker.sv:10805$46498) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10811.22-10812.74 ($cover$SignalTracker.sv:10811$46500) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10817.22-10818.71 ($cover$SignalTracker.sv:10817$46502) in step 8.
##   0:45:41  Reached cover statement at SignalTracker.sv:10820.22-10821.85 ($cover$SignalTracker.sv:10820$46503) in step 8.
##   0:45:41  Writing trace to VCD file: engine_0/trace236.vcd
##   0:45:48  Writing trace to Verilog testbench: engine_0/trace236_tb.v
##   0:45:50  Writing trace to constraints file: engine_0/trace236.smtc
##   0:45:51  Checking cover reachability in step 8..
##   0:45:55  Reached cover statement at SignalTracker.sv:10859.22-10860.76 ($cover$SignalTracker.sv:10859$46516) in step 8.
##   0:45:55  Reached cover statement at SignalTracker.sv:10865.22-10866.74 ($cover$SignalTracker.sv:10865$46518) in step 8.
##   0:45:55  Reached cover statement at SignalTracker.sv:10871.22-10872.71 ($cover$SignalTracker.sv:10871$46520) in step 8.
##   0:45:55  Reached cover statement at SignalTracker.sv:10874.22-10875.85 ($cover$SignalTracker.sv:10874$46521) in step 8.
##   0:45:55  Writing trace to VCD file: engine_0/trace237.vcd
##   0:46:01  Writing trace to Verilog testbench: engine_0/trace237_tb.v
##   0:46:03  Writing trace to constraints file: engine_0/trace237.smtc
##   0:46:04  Checking cover reachability in step 8..
##   0:46:07  Reached cover statement at SignalTracker.sv:10991.22-10992.79 ($cover$SignalTracker.sv:10991$46560) in step 8.
##   0:46:07  Reached cover statement at SignalTracker.sv:11036.22-11037.76 ($cover$SignalTracker.sv:11036$46575) in step 8.
##   0:46:07  Reached cover statement at SignalTracker.sv:11042.22-11043.74 ($cover$SignalTracker.sv:11042$46577) in step 8.
##   0:46:07  Reached cover statement at SignalTracker.sv:11048.22-11049.71 ($cover$SignalTracker.sv:11048$46579) in step 8.
##   0:46:07  Reached cover statement at SignalTracker.sv:11051.22-11052.85 ($cover$SignalTracker.sv:11051$46580) in step 8.
##   0:46:08  Writing trace to VCD file: engine_0/trace238.vcd
##   0:46:15  Writing trace to Verilog testbench: engine_0/trace238_tb.v
##   0:46:16  Writing trace to constraints file: engine_0/trace238.smtc
##   0:46:17  Checking cover reachability in step 8..
##   0:46:21  Reached cover statement at SignalTracker.sv:11090.22-11091.76 ($cover$SignalTracker.sv:11090$46593) in step 8.
##   0:46:21  Reached cover statement at SignalTracker.sv:11096.22-11097.74 ($cover$SignalTracker.sv:11096$46595) in step 8.
##   0:46:21  Reached cover statement at SignalTracker.sv:11102.22-11103.71 ($cover$SignalTracker.sv:11102$46597) in step 8.
##   0:46:21  Reached cover statement at SignalTracker.sv:11105.22-11106.85 ($cover$SignalTracker.sv:11105$46598) in step 8.
##   0:46:21  Writing trace to VCD file: engine_0/trace239.vcd
##   0:46:27  Writing trace to Verilog testbench: engine_0/trace239_tb.v
##   0:46:30  Writing trace to constraints file: engine_0/trace239.smtc
##   0:46:31  Checking cover reachability in step 8..
##   0:46:34  Reached cover statement at SignalTracker.sv:11117.22-11118.79 ($cover$SignalTracker.sv:11117$46602) in step 8.
##   0:46:34  Reached cover statement at SignalTracker.sv:11162.22-11163.90 ($cover$SignalTracker.sv:11162$46617) in step 8.
##   0:46:34  Reached cover statement at SignalTracker.sv:11165.22-11166.76 ($cover$SignalTracker.sv:11165$46618) in step 8.
##   0:46:34  Reached cover statement at SignalTracker.sv:11171.22-11172.74 ($cover$SignalTracker.sv:11171$46620) in step 8.
##   0:46:34  Reached cover statement at SignalTracker.sv:11177.22-11178.71 ($cover$SignalTracker.sv:11177$46622) in step 8.
##   0:46:34  Reached cover statement at SignalTracker.sv:11180.22-11181.85 ($cover$SignalTracker.sv:11180$46623) in step 8.
##   0:46:34  Writing trace to VCD file: engine_0/trace240.vcd
##   0:46:41  Writing trace to Verilog testbench: engine_0/trace240_tb.v
##   0:46:43  Writing trace to constraints file: engine_0/trace240.smtc
##   0:46:44  Checking cover reachability in step 8..
##   0:46:52  Reached cover statement at SignalTracker.sv:11192.22-11193.79 ($cover$SignalTracker.sv:11192$46627) in step 8.
##   0:46:52  Reached cover statement at SignalTracker.sv:11234.22-11235.90 ($cover$SignalTracker.sv:11234$46641) in step 8.
##   0:46:52  Reached cover statement at SignalTracker.sv:11237.22-11238.76 ($cover$SignalTracker.sv:11237$46642) in step 8.
##   0:46:52  Reached cover statement at SignalTracker.sv:11243.22-11244.74 ($cover$SignalTracker.sv:11243$46644) in step 8.
##   0:46:52  Reached cover statement at SignalTracker.sv:11249.22-11250.71 ($cover$SignalTracker.sv:11249$46646) in step 8.
##   0:46:52  Reached cover statement at SignalTracker.sv:11252.22-11253.85 ($cover$SignalTracker.sv:11252$46647) in step 8.
##   0:46:52  Writing trace to VCD file: engine_0/trace241.vcd
##   0:46:59  Writing trace to Verilog testbench: engine_0/trace241_tb.v
##   0:47:00  Writing trace to constraints file: engine_0/trace241.smtc
##   0:47:01  Checking cover reachability in step 8..
##   0:47:05  Reached cover statement at SignalTracker.sv:11312.22-11313.76 ($cover$SignalTracker.sv:11312$46667) in step 8.
##   0:47:05  Reached cover statement at SignalTracker.sv:11318.22-11319.74 ($cover$SignalTracker.sv:11318$46669) in step 8.
##   0:47:05  Reached cover statement at SignalTracker.sv:11324.22-11325.71 ($cover$SignalTracker.sv:11324$46671) in step 8.
##   0:47:05  Reached cover statement at SignalTracker.sv:11327.22-11328.85 ($cover$SignalTracker.sv:11327$46672) in step 8.
##   0:47:05  Writing trace to VCD file: engine_0/trace242.vcd
##   0:47:12  Writing trace to Verilog testbench: engine_0/trace242_tb.v
##   0:47:14  Writing trace to constraints file: engine_0/trace242.smtc
##   0:47:15  Checking cover reachability in step 8..
##   0:47:18  Reached cover statement at SignalTracker.sv:11528.22-11529.75 ($cover$SignalTracker.sv:11528$46739) in step 8.
##   0:47:18  Reached cover statement at SignalTracker.sv:11531.22-11532.75 ($cover$SignalTracker.sv:11531$46740) in step 8.
##   0:47:18  Reached cover statement at SignalTracker.sv:11537.22-11538.73 ($cover$SignalTracker.sv:11537$46742) in step 8.
##   0:47:18  Reached cover statement at SignalTracker.sv:11543.22-11544.70 ($cover$SignalTracker.sv:11543$46744) in step 8.
##   0:47:18  Reached cover statement at SignalTracker.sv:11546.22-11547.84 ($cover$SignalTracker.sv:11546$46745) in step 8.
##   0:47:18  Writing trace to VCD file: engine_0/trace243.vcd
##   0:47:25  Writing trace to Verilog testbench: engine_0/trace243_tb.v
##   0:47:27  Writing trace to constraints file: engine_0/trace243.smtc
##   0:47:28  Checking cover reachability in step 8..
##   0:47:32  Reached cover statement at SignalTracker.sv:11600.22-11601.75 ($cover$SignalTracker.sv:11600$46763) in step 8.
##   0:47:32  Reached cover statement at SignalTracker.sv:11609.22-11610.75 ($cover$SignalTracker.sv:11609$46766) in step 8.
##   0:47:32  Reached cover statement at SignalTracker.sv:11615.22-11616.73 ($cover$SignalTracker.sv:11615$46768) in step 8.
##   0:47:32  Reached cover statement at SignalTracker.sv:11621.22-11622.70 ($cover$SignalTracker.sv:11621$46770) in step 8.
##   0:47:32  Reached cover statement at SignalTracker.sv:11624.22-11625.84 ($cover$SignalTracker.sv:11624$46771) in step 8.
##   0:47:32  Writing trace to VCD file: engine_0/trace244.vcd
##   0:47:39  Writing trace to Verilog testbench: engine_0/trace244_tb.v
##   0:47:41  Writing trace to constraints file: engine_0/trace244.smtc
##   0:47:42  Checking cover reachability in step 8..
##   0:47:45  Reached cover statement at SignalTracker.sv:11678.22-11679.75 ($cover$SignalTracker.sv:11678$46789) in step 8.
##   0:47:45  Reached cover statement at SignalTracker.sv:11687.22-11688.75 ($cover$SignalTracker.sv:11687$46792) in step 8.
##   0:47:45  Reached cover statement at SignalTracker.sv:11693.22-11694.73 ($cover$SignalTracker.sv:11693$46794) in step 8.
##   0:47:45  Reached cover statement at SignalTracker.sv:11699.22-11700.70 ($cover$SignalTracker.sv:11699$46796) in step 8.
##   0:47:45  Reached cover statement at SignalTracker.sv:11702.22-11703.84 ($cover$SignalTracker.sv:11702$46797) in step 8.
##   0:47:45  Writing trace to VCD file: engine_0/trace245.vcd
##   0:47:52  Writing trace to Verilog testbench: engine_0/trace245_tb.v
##   0:47:54  Writing trace to constraints file: engine_0/trace245.smtc
##   0:47:55  Checking cover reachability in step 8..
##   0:47:58  Reached cover statement at SignalTracker.sv:11747.22-11748.81 ($cover$SignalTracker.sv:11747$46812) in step 8.
##   0:47:58  Reached cover statement at SignalTracker.sv:11756.22-11757.81 ($cover$SignalTracker.sv:11756$46815) in step 8.
##   0:47:58  Writing trace to VCD file: engine_0/trace246.vcd
##   0:48:05  Writing trace to Verilog testbench: engine_0/trace246_tb.v
##   0:48:07  Writing trace to constraints file: engine_0/trace246.smtc
##   0:48:08  Checking cover reachability in step 8..
##   0:48:11  Reached cover statement at SignalTracker.sv:11804.22-11805.81 ($cover$SignalTracker.sv:11804$46831) in step 8.
##   0:48:11  Reached cover statement at SignalTracker.sv:11813.22-11814.81 ($cover$SignalTracker.sv:11813$46834) in step 8.
##   0:48:11  Writing trace to VCD file: engine_0/trace247.vcd
##   0:48:18  Writing trace to Verilog testbench: engine_0/trace247_tb.v
##   0:48:20  Writing trace to constraints file: engine_0/trace247.smtc
##   0:48:21  Checking cover reachability in step 8..
##   0:48:24  Reached cover statement at SignalTracker.sv:11927.22-11928.85 ($cover$SignalTracker.sv:11927$46872) in step 8.
##   0:48:24  Reached cover statement at SignalTracker.sv:11951.22-11952.82 ($cover$SignalTracker.sv:11951$46880) in step 8.
##   0:48:24  Reached cover statement at SignalTracker.sv:11957.22-11958.80 ($cover$SignalTracker.sv:11957$46882) in step 8.
##   0:48:24  Reached cover statement at SignalTracker.sv:11963.22-11964.77 ($cover$SignalTracker.sv:11963$46884) in step 8.
##   0:48:24  Reached cover statement at SignalTracker.sv:11966.22-11967.91 ($cover$SignalTracker.sv:11966$46885) in step 8.
##   0:48:24  Writing trace to VCD file: engine_0/trace248.vcd
##   0:48:32  Writing trace to Verilog testbench: engine_0/trace248_tb.v
##   0:48:33  Writing trace to constraints file: engine_0/trace248.smtc
##   0:48:34  Checking cover reachability in step 8..
##   0:48:38  Reached cover statement at SignalTracker.sv:11978.22-11979.86 ($cover$SignalTracker.sv:11978$46889) in step 8.
##   0:48:38  Reached cover statement at SignalTracker.sv:12026.22-12027.83 ($cover$SignalTracker.sv:12026$46905) in step 8.
##   0:48:38  Reached cover statement at SignalTracker.sv:12032.22-12033.81 ($cover$SignalTracker.sv:12032$46907) in step 8.
##   0:48:38  Reached cover statement at SignalTracker.sv:12038.22-12039.78 ($cover$SignalTracker.sv:12038$46909) in step 8.
##   0:48:38  Reached cover statement at SignalTracker.sv:12041.22-12042.92 ($cover$SignalTracker.sv:12041$46910) in step 8.
##   0:48:38  Writing trace to VCD file: engine_0/trace249.vcd
##   0:48:45  Writing trace to Verilog testbench: engine_0/trace249_tb.v
##   0:48:47  Writing trace to constraints file: engine_0/trace249.smtc
##   0:48:48  Checking cover reachability in step 8..
##   0:48:51  Reached cover statement at SignalTracker.sv:12053.22-12054.86 ($cover$SignalTracker.sv:12053$46914) in step 8.
##   0:48:51  Reached cover statement at SignalTracker.sv:12098.22-12099.83 ($cover$SignalTracker.sv:12098$46929) in step 8.
##   0:48:51  Reached cover statement at SignalTracker.sv:12104.22-12105.81 ($cover$SignalTracker.sv:12104$46931) in step 8.
##   0:48:51  Reached cover statement at SignalTracker.sv:12110.22-12111.78 ($cover$SignalTracker.sv:12110$46933) in step 8.
##   0:48:51  Reached cover statement at SignalTracker.sv:12113.22-12114.92 ($cover$SignalTracker.sv:12113$46934) in step 8.
##   0:48:51  Writing trace to VCD file: engine_0/trace250.vcd
##   0:48:58  Writing trace to Verilog testbench: engine_0/trace250_tb.v
##   0:49:01  Writing trace to constraints file: engine_0/trace250.smtc
##   0:49:02  Checking cover reachability in step 8..
##   0:49:06  Reached cover statement at SignalTracker.sv:12251.22-12252.85 ($cover$SignalTracker.sv:12251$46980) in step 8.
##   0:49:06  Reached cover statement at SignalTracker.sv:12338.22-12339.82 ($cover$SignalTracker.sv:12338$47009) in step 8.
##   0:49:06  Reached cover statement at SignalTracker.sv:12344.22-12345.80 ($cover$SignalTracker.sv:12344$47011) in step 8.
##   0:49:06  Reached cover statement at SignalTracker.sv:12350.22-12351.77 ($cover$SignalTracker.sv:12350$47013) in step 8.
##   0:49:06  Reached cover statement at SignalTracker.sv:12353.22-12354.91 ($cover$SignalTracker.sv:12353$47014) in step 8.
##   0:49:06  Writing trace to VCD file: engine_0/trace251.vcd
##   0:49:13  Writing trace to Verilog testbench: engine_0/trace251_tb.v
##   0:49:14  Writing trace to constraints file: engine_0/trace251.smtc
##   0:49:15  Checking cover reachability in step 8..
##   0:49:19  Reached cover statement at SignalTracker.sv:12422.22-12423.82 ($cover$SignalTracker.sv:12422$47037) in step 8.
##   0:49:19  Reached cover statement at SignalTracker.sv:12428.22-12429.80 ($cover$SignalTracker.sv:12428$47039) in step 8.
##   0:49:19  Reached cover statement at SignalTracker.sv:12434.22-12435.77 ($cover$SignalTracker.sv:12434$47041) in step 8.
##   0:49:19  Reached cover statement at SignalTracker.sv:12437.22-12438.91 ($cover$SignalTracker.sv:12437$47042) in step 8.
##   0:49:19  Writing trace to VCD file: engine_0/trace252.vcd
##   0:49:26  Writing trace to Verilog testbench: engine_0/trace252_tb.v
##   0:49:28  Writing trace to constraints file: engine_0/trace252.smtc
##   0:49:29  Checking cover reachability in step 8..
##   0:49:32  Reached cover statement at SignalTracker.sv:12479.22-12480.89 ($cover$SignalTracker.sv:12479$47056) in step 8.
##   0:49:32  Reached cover statement at SignalTracker.sv:12485.22-12486.90 ($cover$SignalTracker.sv:12485$47058) in step 8.
##   0:49:32  Reached cover statement at SignalTracker.sv:12488.22-12489.97 ($cover$SignalTracker.sv:12488$47059) in step 8.
##   0:49:32  Writing trace to VCD file: engine_0/trace253.vcd
##   0:49:39  Writing trace to Verilog testbench: engine_0/trace253_tb.v
##   0:49:41  Writing trace to constraints file: engine_0/trace253.smtc
##   0:49:42  Checking cover reachability in step 8..
##   0:49:46  Reached cover statement at SignalTracker.sv:2135.22-2136.96 ($cover$SignalTracker.sv:2135$43608) in step 8.
##   0:49:46  Writing trace to VCD file: engine_0/trace254.vcd
##   0:49:53  Writing trace to Verilog testbench: engine_0/trace254_tb.v
##   0:49:55  Writing trace to constraints file: engine_0/trace254.smtc
##   0:49:56  Checking cover reachability in step 8..
##   0:49:59  Reached cover statement at SignalTracker.sv:13328.22-13329.89 ($cover$SignalTracker.sv:13328$47339) in step 8.
##   0:49:59  Reached cover statement at SignalTracker.sv:13658.22-13659.90 ($cover$SignalTracker.sv:13658$47449) in step 8.
##   0:49:59  Reached cover statement at SignalTracker.sv:14276.22-14277.90 ($cover$SignalTracker.sv:14276$47655) in step 8.
##   0:49:59  Reached cover statement at SignalTracker.sv:3578.22-3579.85 ($cover$SignalTracker.sv:3578$44089) in step 8.
##   0:49:59  Reached cover statement at SignalTracker.sv:9116.22-9117.82 ($cover$SignalTracker.sv:9116$45935) in step 8.
##   0:49:59  Reached cover statement at SignalTracker.sv:9227.22-9228.82 ($cover$SignalTracker.sv:9227$45972) in step 8.
##   0:49:59  Writing trace to VCD file: engine_0/trace255.vcd
##   0:50:07  Writing trace to Verilog testbench: engine_0/trace255_tb.v
##   0:50:08  Writing trace to constraints file: engine_0/trace255.smtc
##   0:50:09  Checking cover reachability in step 8..
##   0:50:13  Reached cover statement at SignalTracker.sv:3596.22-3597.89 ($cover$SignalTracker.sv:3596$44095) in step 8.
##   0:50:13  Reached cover statement at SignalTracker.sv:9131.22-9132.86 ($cover$SignalTracker.sv:9131$45940) in step 8.
##   0:50:13  Reached cover statement at SignalTracker.sv:9239.22-9240.86 ($cover$SignalTracker.sv:9239$45976) in step 8.
##   0:50:13  Writing trace to VCD file: engine_0/trace256.vcd
##   0:50:20  Writing trace to Verilog testbench: engine_0/trace256_tb.v
##   0:50:22  Writing trace to constraints file: engine_0/trace256.smtc
##   0:50:23  Checking cover reachability in step 8..
##   0:50:27  Reached cover statement at SignalTracker.sv:4355.22-4356.82 ($cover$SignalTracker.sv:4355$44348) in step 8.
##   0:50:27  Reached cover statement at SignalTracker.sv:8717.22-8718.79 ($cover$SignalTracker.sv:8717$45802) in step 8.
##   0:50:27  Reached cover statement at SignalTracker.sv:8939.22-8940.79 ($cover$SignalTracker.sv:8939$45876) in step 8.
##   0:50:27  Writing trace to VCD file: engine_0/trace257.vcd
##   0:50:34  Writing trace to Verilog testbench: engine_0/trace257_tb.v
##   0:50:36  Writing trace to constraints file: engine_0/trace257.smtc
##   0:50:37  Checking cover reachability in step 8..
##   0:50:40  Reached cover statement at SignalTracker.sv:2138.22-2139.96 ($cover$SignalTracker.sv:2138$43609) in step 8.
##   0:50:41  Writing trace to VCD file: engine_0/trace258.vcd
##   0:50:48  Writing trace to Verilog testbench: engine_0/trace258_tb.v
##   0:50:49  Writing trace to constraints file: engine_0/trace258.smtc
##   0:50:50  Checking cover reachability in step 8..
##   0:50:54  Reached cover statement at SignalTracker.sv:2162.22-2163.83 ($cover$SignalTracker.sv:2162$43617) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2165.22-2166.83 ($cover$SignalTracker.sv:2165$43618) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2171.22-2172.101 ($cover$SignalTracker.sv:2171$43620) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2204.22-2205.98 ($cover$SignalTracker.sv:2204$43631) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2219.22-2220.79 ($cover$SignalTracker.sv:2219$43636) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2222.22-2223.96 ($cover$SignalTracker.sv:2222$43637) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2234.22-2235.90 ($cover$SignalTracker.sv:2234$43641) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2237.22-2238.91 ($cover$SignalTracker.sv:2237$43642) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2240.22-2241.77 ($cover$SignalTracker.sv:2240$43643) in step 8.
##   0:50:54  Reached cover statement at SignalTracker.sv:2264.22-2265.77 ($cover$SignalTracker.sv:2264$43651) in step 8.
##   0:50:54  Writing trace to VCD file: engine_0/trace259.vcd
##   0:51:01  Writing trace to Verilog testbench: engine_0/trace259_tb.v
##   0:51:03  Writing trace to constraints file: engine_0/trace259.smtc
##   0:51:04  Checking cover reachability in step 8..
##   0:51:08  Reached cover statement at SignalTracker.sv:2195.22-2196.96 ($cover$SignalTracker.sv:2195$43628) in step 8.
##   0:51:08  Writing trace to VCD file: engine_0/trace260.vcd
##   0:51:15  Writing trace to Verilog testbench: engine_0/trace260_tb.v
##   0:51:17  Writing trace to constraints file: engine_0/trace260.smtc
##   0:51:18  Checking cover reachability in step 8..
##   0:51:21  Reached cover statement at SignalTracker.sv:2198.22-2199.96 ($cover$SignalTracker.sv:2198$43629) in step 8.
##   0:51:21  Writing trace to VCD file: engine_0/trace261.vcd
##   0:51:28  Writing trace to Verilog testbench: engine_0/trace261_tb.v
##   0:51:31  Writing trace to constraints file: engine_0/trace261.smtc
##   0:51:32  Checking cover reachability in step 8..
##   0:51:36  Reached cover statement at SignalTracker.sv:2201.22-2202.96 ($cover$SignalTracker.sv:2201$43630) in step 8.
##   0:51:36  Writing trace to VCD file: engine_0/trace262.vcd
##   0:51:43  Writing trace to Verilog testbench: engine_0/trace262_tb.v
##   0:51:45  Writing trace to constraints file: engine_0/trace262.smtc
##   0:51:46  Checking cover reachability in step 8..
##   0:51:50  Reached cover statement at SignalTracker.sv:2279.22-2280.83 ($cover$SignalTracker.sv:2279$43656) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2282.22-2283.83 ($cover$SignalTracker.sv:2282$43657) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2288.22-2289.101 ($cover$SignalTracker.sv:2288$43659) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2324.22-2325.98 ($cover$SignalTracker.sv:2324$43671) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2336.22-2337.79 ($cover$SignalTracker.sv:2336$43675) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2342.22-2343.96 ($cover$SignalTracker.sv:2342$43677) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2354.22-2355.90 ($cover$SignalTracker.sv:2354$43681) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2357.22-2358.91 ($cover$SignalTracker.sv:2357$43682) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2360.22-2361.77 ($cover$SignalTracker.sv:2360$43683) in step 8.
##   0:51:50  Reached cover statement at SignalTracker.sv:2384.22-2385.77 ($cover$SignalTracker.sv:2384$43691) in step 8.
##   0:51:50  Writing trace to VCD file: engine_0/trace263.vcd
##   0:51:57  Writing trace to Verilog testbench: engine_0/trace263_tb.v
##   0:51:58  Writing trace to constraints file: engine_0/trace263.smtc
##   0:52:00  Checking cover reachability in step 8..
##   0:52:03  Reached cover statement at SignalTracker.sv:2315.22-2316.96 ($cover$SignalTracker.sv:2315$43668) in step 8.
##   0:52:03  Reached cover statement at SignalTracker.sv:2339.22-2340.82 ($cover$SignalTracker.sv:2339$43676) in step 8.
##   0:52:03  Writing trace to VCD file: engine_0/trace264.vcd
##   0:52:11  Writing trace to Verilog testbench: engine_0/trace264_tb.v
##   0:52:12  Writing trace to constraints file: engine_0/trace264.smtc
##   0:52:13  Checking cover reachability in step 8..
##   0:52:17  Reached cover statement at SignalTracker.sv:2318.22-2319.96 ($cover$SignalTracker.sv:2318$43669) in step 8.
##   0:52:17  Writing trace to VCD file: engine_0/trace265.vcd
##   0:52:24  Writing trace to Verilog testbench: engine_0/trace265_tb.v
##   0:52:25  Writing trace to constraints file: engine_0/trace265.smtc
##   0:52:27  Checking cover reachability in step 8..
##   0:52:30  Reached cover statement at SignalTracker.sv:2321.22-2322.96 ($cover$SignalTracker.sv:2321$43670) in step 8.
##   0:52:30  Writing trace to VCD file: engine_0/trace266.vcd
##   0:52:38  Writing trace to Verilog testbench: engine_0/trace266_tb.v
##   0:52:39  Writing trace to constraints file: engine_0/trace266.smtc
##   0:52:40  Checking cover reachability in step 8..
##   0:52:44  Reached cover statement at SignalTracker.sv:2399.22-2400.83 ($cover$SignalTracker.sv:2399$43696) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2402.22-2403.83 ($cover$SignalTracker.sv:2402$43697) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2408.22-2409.101 ($cover$SignalTracker.sv:2408$43699) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2447.22-2448.98 ($cover$SignalTracker.sv:2447$43712) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2462.22-2463.79 ($cover$SignalTracker.sv:2462$43717) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2468.22-2469.96 ($cover$SignalTracker.sv:2468$43719) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2480.22-2481.90 ($cover$SignalTracker.sv:2480$43723) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2483.22-2484.91 ($cover$SignalTracker.sv:2483$43724) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2486.22-2487.77 ($cover$SignalTracker.sv:2486$43725) in step 8.
##   0:52:44  Reached cover statement at SignalTracker.sv:2510.22-2511.77 ($cover$SignalTracker.sv:2510$43733) in step 8.
##   0:52:44  Writing trace to VCD file: engine_0/trace267.vcd
##   0:52:51  Writing trace to Verilog testbench: engine_0/trace267_tb.v
##   0:52:53  Writing trace to constraints file: engine_0/trace267.smtc
##   0:52:54  Checking cover reachability in step 8..
##   0:52:58  Reached cover statement at SignalTracker.sv:2438.22-2439.96 ($cover$SignalTracker.sv:2438$43709) in step 8.
##   0:52:58  Reached cover statement at SignalTracker.sv:2465.22-2466.82 ($cover$SignalTracker.sv:2465$43718) in step 8.
##   0:52:58  Writing trace to VCD file: engine_0/trace268.vcd
##   0:53:05  Writing trace to Verilog testbench: engine_0/trace268_tb.v
##   0:53:06  Writing trace to constraints file: engine_0/trace268.smtc
##   0:53:08  Checking cover reachability in step 8..
##   0:53:12  Reached cover statement at SignalTracker.sv:2441.22-2442.96 ($cover$SignalTracker.sv:2441$43710) in step 8.
##   0:53:12  Writing trace to VCD file: engine_0/trace269.vcd
##   0:53:19  Writing trace to Verilog testbench: engine_0/trace269_tb.v
##   0:53:20  Writing trace to constraints file: engine_0/trace269.smtc
##   0:53:21  Checking cover reachability in step 8..
##   0:53:25  Reached cover statement at SignalTracker.sv:2444.22-2445.96 ($cover$SignalTracker.sv:2444$43711) in step 8.
##   0:53:25  Writing trace to VCD file: engine_0/trace270.vcd
##   0:53:32  Writing trace to Verilog testbench: engine_0/trace270_tb.v
##   0:53:34  Writing trace to constraints file: engine_0/trace270.smtc
##   0:53:35  Checking cover reachability in step 8..
##   0:53:39  Reached cover statement at SignalTracker.sv:2519.22-2520.83 ($cover$SignalTracker.sv:2519$43736) in step 8.
##   0:53:39  Writing trace to VCD file: engine_0/trace271.vcd
##   0:53:46  Writing trace to Verilog testbench: engine_0/trace271_tb.v
##   0:53:48  Writing trace to constraints file: engine_0/trace271.smtc
##   0:53:49  Checking cover reachability in step 8..
##   0:53:52  Reached cover statement at SignalTracker.sv:2552.22-2553.96 ($cover$SignalTracker.sv:2552$43747) in step 8.
##   0:53:52  Writing trace to VCD file: engine_0/trace272.vcd
##   0:54:00  Writing trace to Verilog testbench: engine_0/trace272_tb.v
##   0:54:02  Writing trace to constraints file: engine_0/trace272.smtc
##   0:54:03  Checking cover reachability in step 8..
##   0:54:07  Reached cover statement at SignalTracker.sv:2555.22-2556.96 ($cover$SignalTracker.sv:2555$43748) in step 8.
##   0:54:07  Writing trace to VCD file: engine_0/trace273.vcd
##   0:54:14  Writing trace to Verilog testbench: engine_0/trace273_tb.v
##   0:54:16  Writing trace to constraints file: engine_0/trace273.smtc
##   0:54:17  Checking cover reachability in step 8..
##   0:54:21  Reached cover statement at SignalTracker.sv:2585.22-2586.83 ($cover$SignalTracker.sv:2585$43758) in step 8.
##   0:54:21  Reached cover statement at SignalTracker.sv:2588.22-2589.107 ($cover$SignalTracker.sv:2588$43759) in step 8.
##   0:54:21  Writing trace to VCD file: engine_0/trace274.vcd
##   0:54:28  Writing trace to Verilog testbench: engine_0/trace274_tb.v
##   0:54:29  Writing trace to constraints file: engine_0/trace274.smtc
##   0:54:31  Checking cover reachability in step 8..
##   0:54:34  Reached cover statement at SignalTracker.sv:2630.22-2631.83 ($cover$SignalTracker.sv:2630$43773) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2633.22-2634.83 ($cover$SignalTracker.sv:2633$43774) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2636.22-2637.107 ($cover$SignalTracker.sv:2636$43775) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2639.22-2640.101 ($cover$SignalTracker.sv:2639$43776) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2672.22-2673.98 ($cover$SignalTracker.sv:2672$43787) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2684.22-2685.79 ($cover$SignalTracker.sv:2684$43791) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2690.22-2691.96 ($cover$SignalTracker.sv:2690$43793) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2705.22-2706.90 ($cover$SignalTracker.sv:2705$43798) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2708.22-2709.91 ($cover$SignalTracker.sv:2708$43799) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2711.22-2712.77 ($cover$SignalTracker.sv:2711$43800) in step 8.
##   0:54:34  Reached cover statement at SignalTracker.sv:2735.22-2736.77 ($cover$SignalTracker.sv:2735$43808) in step 8.
##   0:54:34  Writing trace to VCD file: engine_0/trace275.vcd
##   0:54:41  Writing trace to Verilog testbench: engine_0/trace275_tb.v
##   0:54:43  Writing trace to constraints file: engine_0/trace275.smtc
##   0:54:44  Checking cover reachability in step 8..
##   0:54:48  Reached cover statement at SignalTracker.sv:2663.22-2664.96 ($cover$SignalTracker.sv:2663$43784) in step 8.
##   0:54:48  Writing trace to VCD file: engine_0/trace276.vcd
##   0:54:55  Writing trace to Verilog testbench: engine_0/trace276_tb.v
##   0:54:57  Writing trace to constraints file: engine_0/trace276.smtc
##   0:54:58  Checking cover reachability in step 8..
##   0:55:02  Reached cover statement at SignalTracker.sv:2666.22-2667.96 ($cover$SignalTracker.sv:2666$43785) in step 8.
##   0:55:02  Writing trace to VCD file: engine_0/trace277.vcd
##   0:55:09  Writing trace to Verilog testbench: engine_0/trace277_tb.v
##   0:55:11  Writing trace to constraints file: engine_0/trace277.smtc
##   0:55:12  Checking cover reachability in step 8..
##   0:55:15  Reached cover statement at SignalTracker.sv:2669.22-2670.96 ($cover$SignalTracker.sv:2669$43786) in step 8.
##   0:55:16  Writing trace to VCD file: engine_0/trace278.vcd
##   0:55:23  Writing trace to Verilog testbench: engine_0/trace278_tb.v
##   0:55:24  Writing trace to constraints file: engine_0/trace278.smtc
##   0:55:25  Checking cover reachability in step 8..
##   0:55:29  Reached cover statement at SignalTracker.sv:2156.22-2157.92 ($cover$SignalTracker.sv:2156$43615) in step 8.
##   0:55:29  Writing trace to VCD file: engine_0/trace279.vcd
##   0:55:36  Writing trace to Verilog testbench: engine_0/trace279_tb.v
##   0:55:38  Writing trace to constraints file: engine_0/trace279.smtc
##   0:55:39  Checking cover reachability in step 8..
##   0:55:43  Reached cover statement at SignalTracker.sv:2273.22-2274.92 ($cover$SignalTracker.sv:2273$43654) in step 8.
##   0:55:43  Writing trace to VCD file: engine_0/trace280.vcd
##   0:55:50  Writing trace to Verilog testbench: engine_0/trace280_tb.v
##   0:55:52  Writing trace to constraints file: engine_0/trace280.smtc
##   0:55:53  Checking cover reachability in step 8..
##   0:55:57  Reached cover statement at SignalTracker.sv:2393.22-2394.92 ($cover$SignalTracker.sv:2393$43694) in step 8.
##   0:55:57  Writing trace to VCD file: engine_0/trace281.vcd
##   0:56:04  Writing trace to Verilog testbench: engine_0/trace281_tb.v
##   0:56:06  Writing trace to constraints file: engine_0/trace281.smtc
##   0:56:07  Checking cover reachability in step 8..
##   0:56:11  Reached cover statement at SignalTracker.sv:2624.22-2625.92 ($cover$SignalTracker.sv:2624$43771) in step 8.
##   0:56:11  Writing trace to VCD file: engine_0/trace282.vcd
##   0:56:18  Writing trace to Verilog testbench: engine_0/trace282_tb.v
##   0:56:20  Writing trace to constraints file: engine_0/trace282.smtc
##   0:56:21  Checking cover reachability in step 8..
##   0:56:25  Reached cover statement at SignalTracker.sv:2954.22-2955.95 ($cover$SignalTracker.sv:2954$43881) in step 8.
##   0:56:25  Writing trace to VCD file: engine_0/trace283.vcd
##   0:56:32  Writing trace to Verilog testbench: engine_0/trace283_tb.v
##   0:56:35  Writing trace to constraints file: engine_0/trace283.smtc
##   0:56:36  Checking cover reachability in step 8..
##   0:56:40  Reached cover statement at SignalTracker.sv:5456.22-5457.82 ($cover$SignalTracker.sv:5456$44715) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5459.22-5460.82 ($cover$SignalTracker.sv:5459$44716) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5465.22-5466.100 ($cover$SignalTracker.sv:5465$44718) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5504.22-5505.97 ($cover$SignalTracker.sv:5504$44731) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5516.22-5517.78 ($cover$SignalTracker.sv:5516$44735) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5522.22-5523.95 ($cover$SignalTracker.sv:5522$44737) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5534.22-5535.90 ($cover$SignalTracker.sv:5534$44741) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:5558.22-5559.76 ($cover$SignalTracker.sv:5558$44749) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7499.22-7500.75 ($cover$SignalTracker.sv:7499$45396) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7502.22-7503.75 ($cover$SignalTracker.sv:7502$45397) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7508.22-7509.93 ($cover$SignalTracker.sv:7508$45399) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7544.22-7545.90 ($cover$SignalTracker.sv:7544$45411) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7550.22-7551.71 ($cover$SignalTracker.sv:7550$45413) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7556.22-7557.88 ($cover$SignalTracker.sv:7556$45415) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7568.22-7569.83 ($cover$SignalTracker.sv:7568$45419) in step 8.
##   0:56:40  Reached cover statement at SignalTracker.sv:7592.22-7593.69 ($cover$SignalTracker.sv:7592$45427) in step 8.
##   0:56:40  Writing trace to VCD file: engine_0/trace284.vcd
##   0:56:47  Writing trace to Verilog testbench: engine_0/trace284_tb.v
##   0:56:49  Writing trace to constraints file: engine_0/trace284.smtc
##   0:56:50  Checking cover reachability in step 8..
##   0:56:54  Reached cover statement at SignalTracker.sv:13205.22-13206.90 ($cover$SignalTracker.sv:13205$47298) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:13997.22-13998.88 ($cover$SignalTracker.sv:13997$47562) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:15050.22-15051.72 ($cover$SignalTracker.sv:15050$47913) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:15095.22-15096.80 ($cover$SignalTracker.sv:15095$47928) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:15503.22-15504.67 ($cover$SignalTracker.sv:15503$48064) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:2744.22-2745.85 ($cover$SignalTracker.sv:2744$43811) in step 8.
##   0:56:54  Reached cover statement at SignalTracker.sv:6986.22-6987.97 ($cover$SignalTracker.sv:6986$45225) in step 8.
##   0:56:54  Writing trace to VCD file: engine_0/trace285.vcd
##   0:57:01  Writing trace to Verilog testbench: engine_0/trace285_tb.v
##   0:57:02  Writing trace to constraints file: engine_0/trace285.smtc
##   0:57:04  Checking cover reachability in step 8..
##   0:57:08  Reached cover statement at SignalTracker.sv:13331.22-13332.89 ($cover$SignalTracker.sv:13331$47340) in step 8.
##   0:57:08  Writing trace to VCD file: engine_0/trace286.vcd
##   0:57:15  Writing trace to Verilog testbench: engine_0/trace286_tb.v
##   0:57:16  Writing trace to constraints file: engine_0/trace286.smtc
##   0:57:18  Checking cover reachability in step 8..
##   0:57:22  Reached cover statement at SignalTracker.sv:13871.22-13872.96 ($cover$SignalTracker.sv:13871$47520) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13883.22-13884.87 ($cover$SignalTracker.sv:13883$47524) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13889.22-13890.105 ($cover$SignalTracker.sv:13889$47526) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13937.22-13938.102 ($cover$SignalTracker.sv:13937$47542) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13943.22-13944.83 ($cover$SignalTracker.sv:13943$47544) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13949.22-13950.100 ($cover$SignalTracker.sv:13949$47546) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13961.22-13962.95 ($cover$SignalTracker.sv:13961$47550) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:13985.22-13986.81 ($cover$SignalTracker.sv:13985$47558) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4160.22-4161.91 ($cover$SignalTracker.sv:4160$44283) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4169.22-4170.82 ($cover$SignalTracker.sv:4169$44286) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4175.22-4176.100 ($cover$SignalTracker.sv:4175$44288) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4223.22-4224.97 ($cover$SignalTracker.sv:4223$44304) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4232.22-4233.78 ($cover$SignalTracker.sv:4232$44307) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4238.22-4239.95 ($cover$SignalTracker.sv:4238$44309) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4250.22-4251.90 ($cover$SignalTracker.sv:4250$44313) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:4274.22-4275.76 ($cover$SignalTracker.sv:4274$44321) in step 8.
##   0:57:22  Reached cover statement at SignalTracker.sv:7493.22-7494.84 ($cover$SignalTracker.sv:7493$45394) in step 8.
##   0:57:22  Writing trace to VCD file: engine_0/trace287.vcd
##   0:57:29  Writing trace to Verilog testbench: engine_0/trace287_tb.v
##   0:57:31  Writing trace to constraints file: engine_0/trace287.smtc
##   0:57:32  Checking cover reachability in step 8..
##   0:57:36  Reached cover statement at SignalTracker.sv:2123.22-2124.85 ($cover$SignalTracker.sv:2123$43604) in step 8.
##   0:57:36  Reached cover statement at SignalTracker.sv:7706.22-7707.77 ($cover$SignalTracker.sv:7706$45465) in step 8.
##   0:57:36  Writing trace to VCD file: engine_0/trace288.vcd
##   0:57:43  Writing trace to Verilog testbench: engine_0/trace288_tb.v
##   0:57:44  Writing trace to constraints file: engine_0/trace288.smtc
##   0:57:46  Checking cover reachability in step 8..
##   0:57:50  Reached cover statement at SignalTracker.sv:2591.22-2592.85 ($cover$SignalTracker.sv:2591$43760) in step 8.
##   0:57:50  Reached cover statement at SignalTracker.sv:7058.22-7059.95 ($cover$SignalTracker.sv:7058$45249) in step 8.
##   0:57:50  Reached cover statement at SignalTracker.sv:7061.22-7062.97 ($cover$SignalTracker.sv:7061$45250) in step 8.
##   0:57:50  Writing trace to VCD file: engine_0/trace289.vcd
##   0:57:56  Writing trace to Verilog testbench: engine_0/trace289_tb.v
##   0:57:58  Writing trace to constraints file: engine_0/trace289.smtc
##   0:57:59  Checking cover reachability in step 8..
##   0:58:03  Reached cover statement at SignalTracker.sv:13334.22-13335.88 ($cover$SignalTracker.sv:13334$47341) in step 8.
##   0:58:03  Reached cover statement at SignalTracker.sv:13661.22-13662.89 ($cover$SignalTracker.sv:13661$47450) in step 8.
##   0:58:03  Reached cover statement at SignalTracker.sv:18353.22-18354.79 ($cover$SignalTracker.sv:18353$49014) in step 8.
##   0:58:03  Reached cover statement at SignalTracker.sv:7829.22-7830.89 ($cover$SignalTracker.sv:7829$45506) in step 8.
##   0:58:03  Writing trace to VCD file: engine_0/trace290.vcd
##   0:58:10  Writing trace to Verilog testbench: engine_0/trace290_tb.v
##   0:58:12  Writing trace to constraints file: engine_0/trace290.smtc
##   0:58:13  Checking cover reachability in step 8..
##   0:58:17  Reached cover statement at SignalTracker.sv:2177.22-2178.85 ($cover$SignalTracker.sv:2177$43622) in step 8.
##   0:58:17  Writing trace to VCD file: engine_0/trace291.vcd
##   0:58:24  Writing trace to Verilog testbench: engine_0/trace291_tb.v
##   0:58:25  Writing trace to constraints file: engine_0/trace291.smtc
##   0:58:26  Checking cover reachability in step 8..
##   0:58:30  Reached cover statement at SignalTracker.sv:2294.22-2295.85 ($cover$SignalTracker.sv:2294$43661) in step 8.
##   0:58:30  Writing trace to VCD file: engine_0/trace292.vcd
##   0:58:38  Writing trace to Verilog testbench: engine_0/trace292_tb.v
##   0:58:39  Writing trace to constraints file: engine_0/trace292.smtc
##   0:58:40  Checking cover reachability in step 8..
##   0:58:45  Reached cover statement at SignalTracker.sv:6116.22-6117.82 ($cover$SignalTracker.sv:6116$44935) in step 8.
##   0:58:45  Reached cover statement at SignalTracker.sv:6932.22-6933.75 ($cover$SignalTracker.sv:6932$45207) in step 8.
##   0:58:45  Writing trace to VCD file: engine_0/trace293.vcd
##   0:58:52  Writing trace to Verilog testbench: engine_0/trace293_tb.v
##   0:58:54  Writing trace to constraints file: engine_0/trace293.smtc
##   0:58:55  Checking cover reachability in step 8..
##   0:58:59  Reached cover statement at SignalTracker.sv:2414.22-2415.85 ($cover$SignalTracker.sv:2414$43701) in step 8.
##   0:58:59  Writing trace to VCD file: engine_0/trace294.vcd
##   0:59:06  Writing trace to Verilog testbench: engine_0/trace294_tb.v
##   0:59:08  Writing trace to constraints file: engine_0/trace294.smtc
##   0:59:09  Checking cover reachability in step 8..
##   0:59:13  Reached cover statement at SignalTracker.sv:2789.22-2790.89 ($cover$SignalTracker.sv:2789$43826) in step 8.
##   0:59:13  Writing trace to VCD file: engine_0/trace295.vcd
##   0:59:20  Writing trace to Verilog testbench: engine_0/trace295_tb.v
##   0:59:22  Writing trace to constraints file: engine_0/trace295.smtc
##   0:59:23  Checking cover reachability in step 8..
##   0:59:28  Reached cover statement at SignalTracker.sv:5495.22-5496.95 ($cover$SignalTracker.sv:5495$44728) in step 8.
##   0:59:28  Reached cover statement at SignalTracker.sv:5519.22-5520.81 ($cover$SignalTracker.sv:5519$44736) in step 8.
##   0:59:28  Reached cover statement at SignalTracker.sv:7535.22-7536.88 ($cover$SignalTracker.sv:7535$45408) in step 8.
##   0:59:28  Reached cover statement at SignalTracker.sv:7553.22-7554.74 ($cover$SignalTracker.sv:7553$45414) in step 8.
##   0:59:28  Writing trace to VCD file: engine_0/trace296.vcd
##   0:59:35  Writing trace to Verilog testbench: engine_0/trace296_tb.v
##   0:59:36  Writing trace to constraints file: engine_0/trace296.smtc
##   0:59:37  Checking cover reachability in step 8..
##   0:59:42  Reached cover statement at SignalTracker.sv:5450.22-5451.91 ($cover$SignalTracker.sv:5450$44713) in step 8.
##   0:59:42  Writing trace to VCD file: engine_0/trace297.vcd
##   0:59:49  Writing trace to Verilog testbench: engine_0/trace297_tb.v
##   0:59:51  Writing trace to constraints file: engine_0/trace297.smtc
##   0:59:52  Checking cover reachability in step 8..
##   0:59:56  Reached cover statement at SignalTracker.sv:12383.22-12384.89 ($cover$SignalTracker.sv:12383$47024) in step 8.
##   0:59:56  Writing trace to VCD file: engine_0/trace298.vcd
##   1:00:03  Writing trace to Verilog testbench: engine_0/trace298_tb.v
##   1:00:05  Writing trace to constraints file: engine_0/trace298.smtc
##   1:00:06  Checking cover reachability in step 8..
##   1:00:10  Reached cover statement at SignalTracker.sv:12269.22-12270.89 ($cover$SignalTracker.sv:12269$46986) in step 8.
##   1:00:10  Writing trace to VCD file: engine_0/trace299.vcd
##   1:00:17  Writing trace to Verilog testbench: engine_0/trace299_tb.v
##   1:00:19  Writing trace to constraints file: engine_0/trace299.smtc
##   1:00:20  Checking cover reachability in step 8..
##   1:00:24  Reached cover statement at SignalTracker.sv:12128.22-12129.90 ($cover$SignalTracker.sv:12128$46939) in step 8.
##   1:00:24  Writing trace to VCD file: engine_0/trace300.vcd
##   1:00:31  Writing trace to Verilog testbench: engine_0/trace300_tb.v
##   1:00:33  Writing trace to constraints file: engine_0/trace300.smtc
##   1:00:34  Checking cover reachability in step 8..
##   1:00:38  Reached cover statement at SignalTracker.sv:11993.22-11994.90 ($cover$SignalTracker.sv:11993$46894) in step 8.
##   1:00:38  Writing trace to VCD file: engine_0/trace301.vcd
##   1:00:45  Writing trace to Verilog testbench: engine_0/trace301_tb.v
##   1:00:47  Writing trace to constraints file: engine_0/trace301.smtc
##   1:00:48  Checking cover reachability in step 8..
##   1:00:52  Reached cover statement at SignalTracker.sv:11882.22-11883.90 ($cover$SignalTracker.sv:11882$46857) in step 8.
##   1:00:52  Writing trace to VCD file: engine_0/trace302.vcd
##   1:00:59  Writing trace to Verilog testbench: engine_0/trace302_tb.v
##   1:01:01  Writing trace to constraints file: engine_0/trace302.smtc
##   1:01:02  Checking cover reachability in step 8..
##   1:01:06  Reached cover statement at SignalTracker.sv:11777.22-11778.88 ($cover$SignalTracker.sv:11777$46822) in step 8.
##   1:01:06  Writing trace to VCD file: engine_0/trace303.vcd
##   1:01:13  Writing trace to Verilog testbench: engine_0/trace303_tb.v
##   1:01:15  Writing trace to constraints file: engine_0/trace303.smtc
##   1:01:16  Checking cover reachability in step 8..
##   1:01:20  Reached cover statement at SignalTracker.sv:11723.22-11724.88 ($cover$SignalTracker.sv:11723$46804) in step 8.
##   1:01:20  Writing trace to VCD file: engine_0/trace304.vcd
##   1:01:27  Writing trace to Verilog testbench: engine_0/trace304_tb.v
##   1:01:29  Writing trace to constraints file: engine_0/trace304.smtc
##   1:01:30  Checking cover reachability in step 8..
##   1:01:34  Reached cover statement at SignalTracker.sv:11648.22-11649.82 ($cover$SignalTracker.sv:11648$46779) in step 8.
##   1:01:34  Writing trace to VCD file: engine_0/trace305.vcd
##   1:01:41  Writing trace to Verilog testbench: engine_0/trace305_tb.v
##   1:01:44  Writing trace to constraints file: engine_0/trace305.smtc
##   1:01:45  Checking cover reachability in step 8..
##   1:01:49  Reached cover statement at SignalTracker.sv:11570.22-11571.82 ($cover$SignalTracker.sv:11570$46753) in step 8.
##   1:01:49  Writing trace to VCD file: engine_0/trace306.vcd
##   1:01:56  Writing trace to Verilog testbench: engine_0/trace306_tb.v
##   1:01:57  Writing trace to constraints file: engine_0/trace306.smtc
##   1:01:59  Checking cover reachability in step 8..
##   1:02:03  Reached cover statement at SignalTracker.sv:2303.22-2304.89 ($cover$SignalTracker.sv:2303$43664) in step 8.
##   1:02:03  Writing trace to VCD file: engine_0/trace307.vcd
##   1:02:10  Writing trace to Verilog testbench: engine_0/trace307_tb.v
##   1:02:12  Writing trace to constraints file: engine_0/trace307.smtc
##   1:02:13  Checking cover reachability in step 8..
##   1:02:17  Reached cover statement at SignalTracker.sv:5498.22-5499.95 ($cover$SignalTracker.sv:5498$44729) in step 8.
##   1:02:17  Reached cover statement at SignalTracker.sv:5501.22-5502.95 ($cover$SignalTracker.sv:5501$44730) in step 8.
##   1:02:17  Reached cover statement at SignalTracker.sv:7538.22-7539.88 ($cover$SignalTracker.sv:7538$45409) in step 8.
##   1:02:17  Reached cover statement at SignalTracker.sv:7541.22-7542.88 ($cover$SignalTracker.sv:7541$45410) in step 8.
##   1:02:17  Writing trace to VCD file: engine_0/trace308.vcd
##   1:02:24  Writing trace to Verilog testbench: engine_0/trace308_tb.v
##   1:02:26  Writing trace to constraints file: engine_0/trace308.smtc
##   1:02:27  Checking cover reachability in step 8..
##   1:02:32  Reached cover statement at SignalTracker.sv:11507.22-11508.82 ($cover$SignalTracker.sv:11507$46732) in step 8.
##   1:02:32  Writing trace to VCD file: engine_0/trace309.vcd
##   1:02:38  Writing trace to Verilog testbench: engine_0/trace309_tb.v
##   1:02:40  Writing trace to constraints file: engine_0/trace309.smtc
##   1:02:41  Checking cover reachability in step 8..
##   1:02:46  Reached cover statement at SignalTracker.sv:11279.22-11280.83 ($cover$SignalTracker.sv:11279$46656) in step 8.
##   1:02:46  Writing trace to VCD file: engine_0/trace310.vcd
##   1:02:52  Writing trace to Verilog testbench: engine_0/trace310_tb.v
##   1:02:55  Writing trace to constraints file: engine_0/trace310.smtc
##   1:02:56  Checking cover reachability in step 8..
##   1:03:01  Reached cover statement at SignalTracker.sv:11207.22-11208.83 ($cover$SignalTracker.sv:11207$46632) in step 8.
##   1:03:01  Writing trace to VCD file: engine_0/trace311.vcd
##   1:03:08  Writing trace to Verilog testbench: engine_0/trace311_tb.v
##   1:03:09  Writing trace to constraints file: engine_0/trace311.smtc
##   1:03:11  Checking cover reachability in step 8..
##   1:03:16  Reached cover statement at SignalTracker.sv:11132.22-11133.83 ($cover$SignalTracker.sv:11132$46607) in step 8.
##   1:03:16  Writing trace to VCD file: engine_0/trace312.vcd
##   1:03:23  Writing trace to Verilog testbench: engine_0/trace312_tb.v
##   1:03:24  Writing trace to constraints file: engine_0/trace312.smtc
##   1:03:25  Checking cover reachability in step 8..
##   1:03:30  Reached cover statement at SignalTracker.sv:11069.22-11070.83 ($cover$SignalTracker.sv:11069$46586) in step 8.
##   1:03:30  Writing trace to VCD file: engine_0/trace313.vcd
##   1:03:37  Writing trace to Verilog testbench: engine_0/trace313_tb.v
##   1:03:39  Writing trace to constraints file: engine_0/trace313.smtc
##   1:03:40  Checking cover reachability in step 8..
##   1:03:45  Reached cover statement at SignalTracker.sv:10838.22-10839.83 ($cover$SignalTracker.sv:10838$46509) in step 8.
##   1:03:45  Writing trace to VCD file: engine_0/trace314.vcd
##   1:03:52  Writing trace to Verilog testbench: engine_0/trace314_tb.v
##   1:03:53  Writing trace to constraints file: engine_0/trace314.smtc
##   1:03:55  Checking cover reachability in step 8..
##   1:03:59  Reached cover statement at SignalTracker.sv:10772.22-10773.83 ($cover$SignalTracker.sv:10772$46487) in step 8.
##   1:03:59  Writing trace to VCD file: engine_0/trace315.vcd
##   1:04:06  Writing trace to Verilog testbench: engine_0/trace315_tb.v
##   1:04:08  Writing trace to constraints file: engine_0/trace315.smtc
##   1:04:09  Checking cover reachability in step 8..
##   1:04:14  Reached cover statement at SignalTracker.sv:10694.22-10695.83 ($cover$SignalTracker.sv:10694$46461) in step 8.
##   1:04:14  Writing trace to VCD file: engine_0/trace316.vcd
##   1:04:21  Writing trace to Verilog testbench: engine_0/trace316_tb.v
##   1:04:24  Writing trace to constraints file: engine_0/trace316.smtc
##   1:04:25  Checking cover reachability in step 8..
##   1:04:29  Reached cover statement at SignalTracker.sv:10541.22-10542.83 ($cover$SignalTracker.sv:10541$46410) in step 8.
##   1:04:29  Writing trace to VCD file: engine_0/trace317.vcd
##   1:04:36  Writing trace to Verilog testbench: engine_0/trace317_tb.v
##   1:04:38  Writing trace to constraints file: engine_0/trace317.smtc
##   1:04:39  Checking cover reachability in step 8..
##   1:04:44  Reached cover statement at SignalTracker.sv:10466.22-10467.83 ($cover$SignalTracker.sv:10466$46385) in step 8.
##   1:04:44  Writing trace to VCD file: engine_0/trace318.vcd
##   1:04:51  Writing trace to Verilog testbench: engine_0/trace318_tb.v
##   1:04:52  Writing trace to constraints file: engine_0/trace318.smtc
##   1:04:53  Checking cover reachability in step 8..
##   1:04:58  Reached cover statement at SignalTracker.sv:10388.22-10389.83 ($cover$SignalTracker.sv:10388$46359) in step 8.
##   1:04:58  Writing trace to VCD file: engine_0/trace319.vcd
##   1:05:05  Writing trace to Verilog testbench: engine_0/trace319_tb.v
##   1:05:07  Writing trace to constraints file: engine_0/trace319.smtc
##   1:05:08  Checking cover reachability in step 8..
##   1:05:13  Reached cover statement at SignalTracker.sv:10313.22-10314.83 ($cover$SignalTracker.sv:10313$46334) in step 8.
##   1:05:13  Writing trace to VCD file: engine_0/trace320.vcd
##   1:05:20  Writing trace to Verilog testbench: engine_0/trace320_tb.v
##   1:05:21  Writing trace to constraints file: engine_0/trace320.smtc
##   1:05:22  Checking cover reachability in step 8..
##   1:05:27  Reached cover statement at SignalTracker.sv:10238.22-10239.83 ($cover$SignalTracker.sv:10238$46309) in step 8.
##   1:05:27  Writing trace to VCD file: engine_0/trace321.vcd
##   1:05:33  Writing trace to Verilog testbench: engine_0/trace321_tb.v
##   1:05:35  Writing trace to constraints file: engine_0/trace321.smtc
##   1:05:36  Checking cover reachability in step 8..
##   1:05:41  Reached cover statement at SignalTracker.sv:10190.22-10191.83 ($cover$SignalTracker.sv:10190$46293) in step 8.
##   1:05:41  Writing trace to VCD file: engine_0/trace322.vcd
##   1:05:47  Writing trace to Verilog testbench: engine_0/trace322_tb.v
##   1:05:49  Writing trace to constraints file: engine_0/trace322.smtc
##   1:05:50  Checking cover reachability in step 8..
##   1:05:55  Reached cover statement at SignalTracker.sv:1907.22-1908.90 ($cover$SignalTracker.sv:1907$43532) in step 8.
##   1:05:55  Reached cover statement at SignalTracker.sv:7631.22-7632.81 ($cover$SignalTracker.sv:7631$45440) in step 8.
##   1:05:55  Reached cover statement at SignalTracker.sv:9572.22-9573.96 ($cover$SignalTracker.sv:9572$46087) in step 8.
##   1:05:55  Writing trace to VCD file: engine_0/trace323.vcd
##   1:06:02  Writing trace to Verilog testbench: engine_0/trace323_tb.v
##   1:06:04  Writing trace to constraints file: engine_0/trace323.smtc
##   1:06:05  Checking cover reachability in step 8..
##   1:06:09  Reached cover statement at SignalTracker.sv:3494.22-3495.96 ($cover$SignalTracker.sv:3494$44061) in step 8.
##   1:06:09  Writing trace to VCD file: engine_0/trace324.vcd
##   1:06:16  Writing trace to Verilog testbench: engine_0/trace324_tb.v
##   1:06:18  Writing trace to constraints file: engine_0/trace324.smtc
##   1:06:19  Checking cover reachability in step 8..
##   1:06:24  Reached cover statement at SignalTracker.sv:2426.22-2427.89 ($cover$SignalTracker.sv:2426$43705) in step 8.
##   1:06:24  Writing trace to VCD file: engine_0/trace325.vcd
##   1:06:31  Writing trace to Verilog testbench: engine_0/trace325_tb.v
##   1:06:32  Writing trace to constraints file: engine_0/trace325.smtc
##   1:06:33  Checking cover reachability in step 8..
##   1:06:38  Reached cover statement at SignalTracker.sv:2528.22-2529.85 ($cover$SignalTracker.sv:2528$43739) in step 8.
##   1:06:38  Writing trace to VCD file: engine_0/trace326.vcd
##   1:06:45  Writing trace to Verilog testbench: engine_0/trace326_tb.v
##   1:06:46  Writing trace to constraints file: engine_0/trace326.smtc
##   1:06:47  Checking cover reachability in step 8..
##   1:06:53  Reached cover statement at SignalTracker.sv:2540.22-2541.89 ($cover$SignalTracker.sv:2540$43743) in step 8.
##   1:06:53  Writing trace to VCD file: engine_0/trace327.vcd
##   1:07:00  Writing trace to Verilog testbench: engine_0/trace327_tb.v
##   1:07:02  Writing trace to constraints file: engine_0/trace327.smtc
##   1:07:03  Checking cover reachability in step 8..
##   1:07:08  Reached cover statement at SignalTracker.sv:2642.22-2643.85 ($cover$SignalTracker.sv:2642$43777) in step 8.
##   1:07:08  Reached cover statement at SignalTracker.sv:7016.22-7017.97 ($cover$SignalTracker.sv:7016$45235) in step 8.
##   1:07:08  Writing trace to VCD file: engine_0/trace328.vcd
##   1:07:15  Writing trace to Verilog testbench: engine_0/trace328_tb.v
##   1:07:16  Writing trace to constraints file: engine_0/trace328.smtc
##   1:07:18  Checking cover reachability in step 8..
##   1:07:22  Reached cover statement at SignalTracker.sv:2753.22-2754.89 ($cover$SignalTracker.sv:2753$43814) in step 8.
##   1:07:22  Reached cover statement at SignalTracker.sv:6989.22-6990.101 ($cover$SignalTracker.sv:6989$45226) in step 8.
##   1:07:22  Writing trace to VCD file: engine_0/trace329.vcd
##   1:07:29  Writing trace to Verilog testbench: engine_0/trace329_tb.v
##   1:07:31  Writing trace to constraints file: engine_0/trace329.smtc
##   1:07:32  Checking cover reachability in step 8..
##   1:07:37  Reached cover statement at SignalTracker.sv:12389.22-12390.90 ($cover$SignalTracker.sv:12389$47026) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:12392.22-12393.97 ($cover$SignalTracker.sv:12392$47027) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:5483.22-5484.88 ($cover$SignalTracker.sv:5483$44724) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:5489.22-5490.89 ($cover$SignalTracker.sv:5489$44726) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:5492.22-5493.96 ($cover$SignalTracker.sv:5492$44727) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:7523.22-7524.81 ($cover$SignalTracker.sv:7523$45404) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:7529.22-7530.82 ($cover$SignalTracker.sv:7529$45406) in step 8.
##   1:07:37  Reached cover statement at SignalTracker.sv:7532.22-7533.89 ($cover$SignalTracker.sv:7532$45407) in step 8.
##   1:07:37  Writing trace to VCD file: engine_0/trace330.vcd
##   1:07:44  Writing trace to Verilog testbench: engine_0/trace330_tb.v
##   1:07:45  Writing trace to constraints file: engine_0/trace330.smtc
##   1:07:46  Checking cover reachability in step 8..
##   1:07:51  Reached cover statement at SignalTracker.sv:12275.22-12276.90 ($cover$SignalTracker.sv:12275$46988) in step 8.
##   1:07:51  Reached cover statement at SignalTracker.sv:12278.22-12279.97 ($cover$SignalTracker.sv:12278$46989) in step 8.
##   1:07:51  Writing trace to VCD file: engine_0/trace331.vcd
##   1:07:58  Writing trace to Verilog testbench: engine_0/trace331_tb.v
##   1:08:00  Writing trace to constraints file: engine_0/trace331.smtc
##   1:08:01  Checking cover reachability in step 8..
##   1:08:05  Reached cover statement at SignalTracker.sv:12134.22-12135.91 ($cover$SignalTracker.sv:12134$46941) in step 8.
##   1:08:05  Reached cover statement at SignalTracker.sv:12137.22-12138.98 ($cover$SignalTracker.sv:12137$46942) in step 8.
##   1:08:05  Writing trace to VCD file: engine_0/trace332.vcd
##   1:08:12  Writing trace to Verilog testbench: engine_0/trace332_tb.v
##   1:08:14  Writing trace to constraints file: engine_0/trace332.smtc
##   1:08:15  Checking cover reachability in step 8..
##   1:08:20  Reached cover statement at SignalTracker.sv:12077.22-12078.98 ($cover$SignalTracker.sv:12077$46922) in step 8.
##   1:08:20  Writing trace to VCD file: engine_0/trace333.vcd
##   1:08:27  Writing trace to Verilog testbench: engine_0/trace333_tb.v
##   1:08:28  Writing trace to constraints file: engine_0/trace333.smtc
##   1:08:29  Checking cover reachability in step 8..
##   1:08:34  Reached cover statement at SignalTracker.sv:11999.22-12000.91 ($cover$SignalTracker.sv:11999$46896) in step 8.
##   1:08:34  Reached cover statement at SignalTracker.sv:12002.22-12003.98 ($cover$SignalTracker.sv:12002$46897) in step 8.
##   1:08:34  Writing trace to VCD file: engine_0/trace334.vcd
##   1:08:41  Writing trace to Verilog testbench: engine_0/trace334_tb.v
##   1:08:43  Writing trace to constraints file: engine_0/trace334.smtc
##   1:08:44  Checking cover reachability in step 8..
##   1:08:48  Reached cover statement at SignalTracker.sv:11888.22-11889.91 ($cover$SignalTracker.sv:11888$46859) in step 8.
##   1:08:48  Reached cover statement at SignalTracker.sv:11891.22-11892.98 ($cover$SignalTracker.sv:11891$46860) in step 8.
##   1:08:48  Writing trace to VCD file: engine_0/trace335.vcd
##   1:08:55  Writing trace to Verilog testbench: engine_0/trace335_tb.v
##   1:08:57  Writing trace to constraints file: engine_0/trace335.smtc
##   1:08:58  Checking cover reachability in step 8..
##   1:09:03  Reached cover statement at SignalTracker.sv:2132.22-2133.90 ($cover$SignalTracker.sv:2132$43607) in step 8.
##   1:09:03  Reached cover statement at SignalTracker.sv:7709.22-7710.82 ($cover$SignalTracker.sv:7709$45466) in step 8.
##   1:09:03  Writing trace to VCD file: engine_0/trace336.vcd
##   1:09:09  Writing trace to Verilog testbench: engine_0/trace336_tb.v
##   1:09:11  Writing trace to constraints file: engine_0/trace336.smtc
##   1:09:12  Checking cover reachability in step 8..
##   1:09:16  Reached cover statement at SignalTracker.sv:11138.22-11139.84 ($cover$SignalTracker.sv:11138$46609) in step 8.
##   1:09:16  Reached cover statement at SignalTracker.sv:11141.22-11142.91 ($cover$SignalTracker.sv:11141$46610) in step 8.
##   1:09:16  Writing trace to VCD file: engine_0/trace337.vcd
##   1:09:24  Writing trace to Verilog testbench: engine_0/trace337_tb.v
##   1:09:25  Writing trace to constraints file: engine_0/trace337.smtc
##   1:09:26  Checking cover reachability in step 8..
##   1:09:32  Reached cover statement at SignalTracker.sv:11075.22-11076.84 ($cover$SignalTracker.sv:11075$46588) in step 8.
##   1:09:32  Reached cover statement at SignalTracker.sv:11078.22-11079.91 ($cover$SignalTracker.sv:11078$46589) in step 8.
##   1:09:32  Writing trace to VCD file: engine_0/trace338.vcd
##   1:09:39  Writing trace to Verilog testbench: engine_0/trace338_tb.v
##   1:09:41  Writing trace to constraints file: engine_0/trace338.smtc
##   1:09:42  Checking cover reachability in step 8..
##   1:09:47  Reached cover statement at SignalTracker.sv:11285.22-11286.84 ($cover$SignalTracker.sv:11285$46658) in step 8.
##   1:09:47  Reached cover statement at SignalTracker.sv:11288.22-11289.91 ($cover$SignalTracker.sv:11288$46659) in step 8.
##   1:09:47  Writing trace to VCD file: engine_0/trace339.vcd
##   1:09:54  Writing trace to Verilog testbench: engine_0/trace339_tb.v
##   1:09:55  Writing trace to constraints file: engine_0/trace339.smtc
##   1:09:56  Checking cover reachability in step 8..
##   1:10:01  Reached cover statement at SignalTracker.sv:11213.22-11214.84 ($cover$SignalTracker.sv:11213$46634) in step 8.
##   1:10:01  Reached cover statement at SignalTracker.sv:11216.22-11217.91 ($cover$SignalTracker.sv:11216$46635) in step 8.
##   1:10:01  Writing trace to VCD file: engine_0/trace340.vcd
##   1:10:08  Writing trace to Verilog testbench: engine_0/trace340_tb.v
##   1:10:10  Writing trace to constraints file: engine_0/trace340.smtc
##   1:10:11  Checking cover reachability in step 8..
##   1:10:16  Reached cover statement at SignalTracker.sv:10844.22-10845.84 ($cover$SignalTracker.sv:10844$46511) in step 8.
##   1:10:16  Reached cover statement at SignalTracker.sv:10847.22-10848.91 ($cover$SignalTracker.sv:10847$46512) in step 8.
##   1:10:16  Writing trace to VCD file: engine_0/trace341.vcd
##   1:10:23  Writing trace to Verilog testbench: engine_0/trace341_tb.v
##   1:10:24  Writing trace to constraints file: engine_0/trace341.smtc
##   1:10:25  Checking cover reachability in step 8..
##   1:10:30  Reached cover statement at SignalTracker.sv:2189.22-2190.90 ($cover$SignalTracker.sv:2189$43626) in step 8.
##   1:10:30  Reached cover statement at SignalTracker.sv:2192.22-2193.97 ($cover$SignalTracker.sv:2192$43627) in step 8.
##   1:10:30  Writing trace to VCD file: engine_0/trace342.vcd
##   1:10:37  Writing trace to Verilog testbench: engine_0/trace342_tb.v
##   1:10:39  Writing trace to constraints file: engine_0/trace342.smtc
##   1:10:40  Checking cover reachability in step 8..
##   1:10:45  Reached cover statement at SignalTracker.sv:2309.22-2310.90 ($cover$SignalTracker.sv:2309$43666) in step 8.
##   1:10:45  Reached cover statement at SignalTracker.sv:2312.22-2313.97 ($cover$SignalTracker.sv:2312$43667) in step 8.
##   1:10:45  Writing trace to VCD file: engine_0/trace343.vcd
##   1:10:52  Writing trace to Verilog testbench: engine_0/trace343_tb.v
##   1:10:53  Writing trace to constraints file: engine_0/trace343.smtc
##   1:10:54  Checking cover reachability in step 8..
##   1:10:59  Reached cover statement at SignalTracker.sv:2432.22-2433.90 ($cover$SignalTracker.sv:2432$43707) in step 8.
##   1:10:59  Reached cover statement at SignalTracker.sv:2435.22-2436.97 ($cover$SignalTracker.sv:2435$43708) in step 8.
##   1:10:59  Writing trace to VCD file: engine_0/trace344.vcd
##   1:11:06  Writing trace to Verilog testbench: engine_0/trace344_tb.v
##   1:11:08  Writing trace to constraints file: engine_0/trace344.smtc
##   1:11:09  Checking cover reachability in step 8..
##   1:11:14  Reached cover statement at SignalTracker.sv:2546.22-2547.90 ($cover$SignalTracker.sv:2546$43745) in step 8.
##   1:11:14  Reached cover statement at SignalTracker.sv:2549.22-2550.97 ($cover$SignalTracker.sv:2549$43746) in step 8.
##   1:11:14  Writing trace to VCD file: engine_0/trace345.vcd
##   1:11:21  Writing trace to Verilog testbench: engine_0/trace345_tb.v
##   1:11:22  Writing trace to constraints file: engine_0/trace345.smtc
##   1:11:23  Checking cover reachability in step 8..
##   1:11:28  Reached cover statement at SignalTracker.sv:2600.22-2601.90 ($cover$SignalTracker.sv:2600$43763) in step 8.
##   1:11:28  Reached cover statement at SignalTracker.sv:7064.22-7065.102 ($cover$SignalTracker.sv:7064$45251) in step 8.
##   1:11:28  Writing trace to VCD file: engine_0/trace346.vcd
##   1:11:35  Writing trace to Verilog testbench: engine_0/trace346_tb.v
##   1:11:37  Writing trace to constraints file: engine_0/trace346.smtc
##   1:11:38  Checking cover reachability in step 8..
##   1:11:42  Reached cover statement at SignalTracker.sv:2759.22-2760.90 ($cover$SignalTracker.sv:2759$43816) in step 8.
##   1:11:42  Reached cover statement at SignalTracker.sv:2762.22-2763.97 ($cover$SignalTracker.sv:2762$43817) in step 8.
##   1:11:42  Reached cover statement at SignalTracker.sv:6995.22-6996.102 ($cover$SignalTracker.sv:6995$45228) in step 8.
##   1:11:42  Reached cover statement at SignalTracker.sv:6998.22-6999.109 ($cover$SignalTracker.sv:6998$45229) in step 8.
##   1:11:42  Writing trace to VCD file: engine_0/trace347.vcd
##   1:11:49  Writing trace to Verilog testbench: engine_0/trace347_tb.v
##   1:11:51  Writing trace to constraints file: engine_0/trace347.smtc
##   1:11:52  Checking cover reachability in step 8..
##   1:11:57  Reached cover statement at SignalTracker.sv:2795.22-2796.90 ($cover$SignalTracker.sv:2795$43828) in step 8.
##   1:11:57  Reached cover statement at SignalTracker.sv:2798.22-2799.97 ($cover$SignalTracker.sv:2798$43829) in step 8.
##   1:11:57  Writing trace to VCD file: engine_0/trace348.vcd
##   1:12:04  Writing trace to Verilog testbench: engine_0/trace348_tb.v
##   1:12:07  Writing trace to constraints file: engine_0/trace348.smtc
##   1:12:08  Checking cover reachability in step 8..
##   1:12:13  Reached cover statement at SignalTracker.sv:12482.22-12483.89 ($cover$SignalTracker.sv:12482$47057) in step 8.
##   1:12:13  Writing trace to VCD file: engine_0/trace349.vcd
##   1:12:20  Writing trace to Verilog testbench: engine_0/trace349_tb.v
##   1:12:21  Writing trace to constraints file: engine_0/trace349.smtc
##   1:12:22  Checking cover reachability in step 8..
##   1:12:28  Reached cover statement at SignalTracker.sv:2186.22-2187.89 ($cover$SignalTracker.sv:2186$43625) in step 8.
##   1:12:28  Writing trace to VCD file: engine_0/trace350.vcd
##   1:12:35  Writing trace to Verilog testbench: engine_0/trace350_tb.v
##   1:12:36  Writing trace to constraints file: engine_0/trace350.smtc
##   1:12:37  Checking cover reachability in step 8..
##   1:12:43  Reached cover statement at SignalTracker.sv:3851.22-3852.96 ($cover$SignalTracker.sv:3851$44180) in step 8.
##   1:12:43  Reached cover statement at SignalTracker.sv:3875.22-3876.82 ($cover$SignalTracker.sv:3875$44188) in step 8.
##   1:12:43  Writing trace to VCD file: engine_0/trace351.vcd
##   1:12:50  Writing trace to Verilog testbench: engine_0/trace351_tb.v
##   1:12:52  Writing trace to constraints file: engine_0/trace351.smtc
##   1:12:53  Checking cover reachability in step 8..
##   1:12:58  Reached cover statement at SignalTracker.sv:3836.22-3837.89 ($cover$SignalTracker.sv:3836$44175) in step 8.
##   1:12:58  Writing trace to VCD file: engine_0/trace352.vcd
##   1:13:05  Writing trace to Verilog testbench: engine_0/trace352_tb.v
##   1:13:06  Writing trace to constraints file: engine_0/trace352.smtc
##   1:13:08  Checking cover reachability in step 8..
##   1:13:13  Reached cover statement at SignalTracker.sv:3854.22-3855.96 ($cover$SignalTracker.sv:3854$44181) in step 8.
##   1:13:13  Writing trace to VCD file: engine_0/trace353.vcd
##   1:13:20  Writing trace to Verilog testbench: engine_0/trace353_tb.v
##   1:13:21  Writing trace to constraints file: engine_0/trace353.smtc
##   1:13:23  Checking cover reachability in step 8..
##   1:13:28  Reached cover statement at SignalTracker.sv:13916.22-13917.93 ($cover$SignalTracker.sv:13916$47535) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:13922.22-13923.94 ($cover$SignalTracker.sv:13922$47537) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:13925.22-13926.101 ($cover$SignalTracker.sv:13925$47538) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:13928.22-13929.100 ($cover$SignalTracker.sv:13928$47539) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:13931.22-13932.100 ($cover$SignalTracker.sv:13931$47540) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:13934.22-13935.100 ($cover$SignalTracker.sv:13934$47541) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4202.22-4203.88 ($cover$SignalTracker.sv:4202$44297) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4208.22-4209.89 ($cover$SignalTracker.sv:4208$44299) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4211.22-4212.96 ($cover$SignalTracker.sv:4211$44300) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4214.22-4215.95 ($cover$SignalTracker.sv:4214$44301) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4217.22-4218.95 ($cover$SignalTracker.sv:4217$44302) in step 8.
##   1:13:28  Reached cover statement at SignalTracker.sv:4220.22-4221.95 ($cover$SignalTracker.sv:4220$44303) in step 8.
##   1:13:28  Writing trace to VCD file: engine_0/trace354.vcd
##   1:13:35  Writing trace to Verilog testbench: engine_0/trace354_tb.v
##   1:13:36  Writing trace to constraints file: engine_0/trace354.smtc
##   1:13:37  Checking cover reachability in step 8..
##   1:13:43  Reached cover statement at SignalTracker.sv:13946.22-13947.86 ($cover$SignalTracker.sv:13946$47545) in step 8.
##   1:13:43  Reached cover statement at SignalTracker.sv:4235.22-4236.81 ($cover$SignalTracker.sv:4235$44308) in step 8.
##   1:13:43  Writing trace to VCD file: engine_0/trace355.vcd
##   1:13:50  Writing trace to Verilog testbench: engine_0/trace355_tb.v
##   1:13:51  Writing trace to constraints file: engine_0/trace355.smtc
##   1:13:52  Checking cover reachability in step 8..
##   1:13:59  Reached cover statement at SignalTracker.sv:5474.22-5475.84 ($cover$SignalTracker.sv:5474$44721) in step 8.
##   1:13:59  Reached cover statement at SignalTracker.sv:7514.22-7515.77 ($cover$SignalTracker.sv:7514$45401) in step 8.
##   1:13:59  Writing trace to VCD file: engine_0/trace356.vcd
##   1:14:06  Writing trace to Verilog testbench: engine_0/trace356_tb.v
##   1:14:08  Writing trace to constraints file: engine_0/trace356.smtc
##   1:14:09  Checking cover reachability in step 8..
##   1:14:13  Reached cover statement at SignalTracker.sv:13880.22-13881.87 ($cover$SignalTracker.sv:13880$47523) in step 8.
##   1:14:13  Reached cover statement at SignalTracker.sv:4166.22-4167.82 ($cover$SignalTracker.sv:4166$44285) in step 8.
##   1:14:13  Writing trace to VCD file: engine_0/trace357.vcd
##   1:14:21  Writing trace to Verilog testbench: engine_0/trace357_tb.v
##   1:14:22  Writing trace to constraints file: engine_0/trace357.smtc
##   1:14:23  Checking cover reachability in step 8..
##   1:14:28  Reached cover statement at SignalTracker.sv:2948.22-2949.95 ($cover$SignalTracker.sv:2948$43879) in step 8.
##   1:14:28  Writing trace to VCD file: engine_0/trace358.vcd
##   1:14:36  Writing trace to Verilog testbench: engine_0/trace358_tb.v
##   1:14:37  Writing trace to constraints file: engine_0/trace358.smtc
##   1:14:38  Checking cover reachability in step 8..
##   1:14:43  Reached cover statement at SignalTracker.sv:1538.22-1539.92 ($cover$SignalTracker.sv:1538$43409) in step 8.
##   1:14:43  Reached cover statement at SignalTracker.sv:9716.22-9717.97 ($cover$SignalTracker.sv:9716$46135) in step 8.
##   1:14:43  Writing trace to VCD file: engine_0/trace359.vcd
##   1:14:50  Writing trace to Verilog testbench: engine_0/trace359_tb.v
##   1:14:53  Writing trace to constraints file: engine_0/trace359.smtc
##   1:14:54  Checking cover reachability in step 8..
##   1:14:59  Reached cover statement at SignalTracker.sv:5486.22-5487.88 ($cover$SignalTracker.sv:5486$44725) in step 8.
##   1:14:59  Reached cover statement at SignalTracker.sv:7526.22-7527.81 ($cover$SignalTracker.sv:7526$45405) in step 8.
##   1:14:59  Writing trace to VCD file: engine_0/trace360.vcd
##   1:15:06  Writing trace to Verilog testbench: engine_0/trace360_tb.v
##   1:15:08  Writing trace to constraints file: engine_0/trace360.smtc
##   1:15:09  Checking cover reachability in step 8..
##   1:15:15  Reached cover statement at SignalTracker.sv:6530.22-6531.93 ($cover$SignalTracker.sv:6530$45073) in step 8.
##   1:15:15  Reached cover statement at SignalTracker.sv:6545.22-6546.89 ($cover$SignalTracker.sv:6545$45078) in step 8.
##   1:15:15  Reached cover statement at SignalTracker.sv:6548.22-6549.89 ($cover$SignalTracker.sv:6548$45079) in step 8.
##   1:15:15  Reached cover statement at SignalTracker.sv:6551.22-6552.90 ($cover$SignalTracker.sv:6551$45080) in step 8.
##   1:15:15  Writing trace to VCD file: engine_0/trace361.vcd
##   1:15:22  Writing trace to Verilog testbench: engine_0/trace361_tb.v
##   1:15:23  Writing trace to constraints file: engine_0/trace361.smtc
##   1:15:24  Checking cover reachability in step 8..
##   1:15:29  Reached cover statement at SignalTracker.sv:6668.22-6669.88 ($cover$SignalTracker.sv:6668$45119) in step 8.
##   1:15:29  Reached cover statement at SignalTracker.sv:9473.22-9474.92 ($cover$SignalTracker.sv:9473$46054) in step 8.
##   1:15:29  Writing trace to VCD file: engine_0/trace362.vcd
##   1:15:36  Writing trace to Verilog testbench: engine_0/trace362_tb.v
##   1:15:38  Writing trace to constraints file: engine_0/trace362.smtc
##   1:15:39  Checking cover reachability in step 8..
##   1:15:44  Reached cover statement at SignalTracker.sv:6047.22-6048.83 ($cover$SignalTracker.sv:6047$44912) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6050.22-6051.83 ($cover$SignalTracker.sv:6050$44913) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6059.22-6060.101 ($cover$SignalTracker.sv:6059$44916) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6101.22-6102.98 ($cover$SignalTracker.sv:6101$44930) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6113.22-6114.79 ($cover$SignalTracker.sv:6113$44934) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6119.22-6120.96 ($cover$SignalTracker.sv:6119$44936) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6131.22-6132.91 ($cover$SignalTracker.sv:6131$44940) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6155.22-6156.77 ($cover$SignalTracker.sv:6155$44948) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6872.22-6873.76 ($cover$SignalTracker.sv:6872$45187) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6875.22-6876.76 ($cover$SignalTracker.sv:6875$45188) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6881.22-6882.94 ($cover$SignalTracker.sv:6881$45190) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6923.22-6924.91 ($cover$SignalTracker.sv:6923$45204) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6929.22-6930.72 ($cover$SignalTracker.sv:6929$45206) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6935.22-6936.89 ($cover$SignalTracker.sv:6935$45208) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6947.22-6948.84 ($cover$SignalTracker.sv:6947$45212) in step 8.
##   1:15:44  Reached cover statement at SignalTracker.sv:6971.22-6972.70 ($cover$SignalTracker.sv:6971$45220) in step 8.
##   1:15:44  Writing trace to VCD file: engine_0/trace363.vcd
##   1:15:51  Writing trace to Verilog testbench: engine_0/trace363_tb.v
##   1:15:53  Writing trace to constraints file: engine_0/trace363.smtc
##   1:15:54  Checking cover reachability in step 8..
##   1:15:59  Reached cover statement at SignalTracker.sv:3332.22-3333.92 ($cover$SignalTracker.sv:3332$44007) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3341.22-3342.83 ($cover$SignalTracker.sv:3341$44010) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3344.22-3345.101 ($cover$SignalTracker.sv:3344$44011) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3383.22-3384.98 ($cover$SignalTracker.sv:3383$44024) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3398.22-3399.79 ($cover$SignalTracker.sv:3398$44029) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3404.22-3405.96 ($cover$SignalTracker.sv:3404$44031) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3416.22-3417.91 ($cover$SignalTracker.sv:3416$44035) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:3440.22-3441.77 ($cover$SignalTracker.sv:3440$44043) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8120.22-8121.90 ($cover$SignalTracker.sv:8120$45603) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8129.22-8130.81 ($cover$SignalTracker.sv:8129$45606) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8132.22-8133.99 ($cover$SignalTracker.sv:8132$45607) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8165.22-8166.96 ($cover$SignalTracker.sv:8165$45618) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8177.22-8178.77 ($cover$SignalTracker.sv:8177$45622) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8183.22-8184.94 ($cover$SignalTracker.sv:8183$45624) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8195.22-8196.89 ($cover$SignalTracker.sv:8195$45628) in step 8.
##   1:15:59  Reached cover statement at SignalTracker.sv:8219.22-8220.75 ($cover$SignalTracker.sv:8219$45636) in step 8.
##   1:15:59  Writing trace to VCD file: engine_0/trace364.vcd
##   1:16:06  Writing trace to Verilog testbench: engine_0/trace364_tb.v
##   1:16:08  Writing trace to constraints file: engine_0/trace364.smtc
##   1:16:09  Checking cover reachability in step 8..
##   1:16:14  Reached cover statement at SignalTracker.sv:3338.22-3339.83 ($cover$SignalTracker.sv:3338$44009) in step 8.
##   1:16:14  Reached cover statement at SignalTracker.sv:8126.22-8127.81 ($cover$SignalTracker.sv:8126$45605) in step 8.
##   1:16:14  Writing trace to VCD file: engine_0/trace365.vcd
##   1:16:21  Writing trace to Verilog testbench: engine_0/trace365_tb.v
##   1:16:22  Writing trace to constraints file: engine_0/trace365.smtc
##   1:16:23  Checking cover reachability in step 8..
##   1:16:28  Reached cover statement at SignalTracker.sv:3374.22-3375.96 ($cover$SignalTracker.sv:3374$44021) in step 8.
##   1:16:28  Reached cover statement at SignalTracker.sv:3380.22-3381.96 ($cover$SignalTracker.sv:3380$44023) in step 8.
##   1:16:28  Reached cover statement at SignalTracker.sv:8156.22-8157.94 ($cover$SignalTracker.sv:8156$45615) in step 8.
##   1:16:28  Reached cover statement at SignalTracker.sv:8162.22-8163.94 ($cover$SignalTracker.sv:8162$45617) in step 8.
##   1:16:28  Writing trace to VCD file: engine_0/trace366.vcd
##   1:16:35  Writing trace to Verilog testbench: engine_0/trace366_tb.v
##   1:16:37  Writing trace to constraints file: engine_0/trace366.smtc
##   1:16:38  Checking cover reachability in step 8..
##   1:16:43  Reached cover statement at SignalTracker.sv:3377.22-3378.96 ($cover$SignalTracker.sv:3377$44022) in step 8.
##   1:16:43  Writing trace to VCD file: engine_0/trace367.vcd
##   1:16:50  Writing trace to Verilog testbench: engine_0/trace367_tb.v
##   1:16:52  Writing trace to constraints file: engine_0/trace367.smtc
##   1:16:53  Checking cover reachability in step 8..
##   1:16:58  Reached cover statement at SignalTracker.sv:3401.22-3402.82 ($cover$SignalTracker.sv:3401$44030) in step 8.
##   1:16:58  Writing trace to VCD file: engine_0/trace368.vcd
##   1:17:05  Writing trace to Verilog testbench: engine_0/trace368_tb.v
##   1:17:07  Writing trace to constraints file: engine_0/trace368.smtc
##   1:17:08  Checking cover reachability in step 8..
##   1:17:13  Reached cover statement at SignalTracker.sv:3449.22-3450.92 ($cover$SignalTracker.sv:3449$44046) in step 8.
##   1:17:13  Reached cover statement at SignalTracker.sv:9317.22-9318.89 ($cover$SignalTracker.sv:9317$46002) in step 8.
##   1:17:13  Writing trace to VCD file: engine_0/trace369.vcd
##   1:17:20  Writing trace to Verilog testbench: engine_0/trace369_tb.v
##   1:17:22  Writing trace to constraints file: engine_0/trace369.smtc
##   1:17:23  Checking cover reachability in step 8..
##   1:17:27  Reached cover statement at SignalTracker.sv:3107.22-3108.92 ($cover$SignalTracker.sv:3107$43932) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3116.22-3117.83 ($cover$SignalTracker.sv:3116$43935) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3119.22-3120.101 ($cover$SignalTracker.sv:3119$43936) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3149.22-3150.98 ($cover$SignalTracker.sv:3149$43946) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3161.22-3162.79 ($cover$SignalTracker.sv:3161$43950) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3167.22-3168.96 ($cover$SignalTracker.sv:3167$43952) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3179.22-3180.91 ($cover$SignalTracker.sv:3179$43956) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:3203.22-3204.77 ($cover$SignalTracker.sv:3203$43964) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8339.22-8340.90 ($cover$SignalTracker.sv:8339$45676) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8348.22-8349.81 ($cover$SignalTracker.sv:8348$45679) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8351.22-8352.99 ($cover$SignalTracker.sv:8351$45680) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8378.22-8379.96 ($cover$SignalTracker.sv:8378$45689) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8387.22-8388.77 ($cover$SignalTracker.sv:8387$45692) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8393.22-8394.94 ($cover$SignalTracker.sv:8393$45694) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8405.22-8406.89 ($cover$SignalTracker.sv:8405$45698) in step 8.
##   1:17:27  Reached cover statement at SignalTracker.sv:8429.22-8430.75 ($cover$SignalTracker.sv:8429$45706) in step 8.
##   1:17:27  Writing trace to VCD file: engine_0/trace370.vcd
##   1:17:35  Writing trace to Verilog testbench: engine_0/trace370_tb.v
##   1:17:37  Writing trace to constraints file: engine_0/trace370.smtc
##   1:17:38  Checking cover reachability in step 8..
##   1:17:43  Reached cover statement at SignalTracker.sv:3164.22-3165.82 ($cover$SignalTracker.sv:3164$43951) in step 8.
##   1:17:43  Reached cover statement at SignalTracker.sv:8390.22-8391.80 ($cover$SignalTracker.sv:8390$45693) in step 8.
##   1:17:43  Writing trace to VCD file: engine_0/trace371.vcd
##   1:17:50  Writing trace to Verilog testbench: engine_0/trace371_tb.v
##   1:17:52  Writing trace to constraints file: engine_0/trace371.smtc
##   1:17:53  Checking cover reachability in step 8..
##   1:17:58  Reached cover statement at SignalTracker.sv:3113.22-3114.83 ($cover$SignalTracker.sv:3113$43934) in step 8.
##   1:17:58  Reached cover statement at SignalTracker.sv:8345.22-8346.81 ($cover$SignalTracker.sv:8345$45678) in step 8.
##   1:17:58  Writing trace to VCD file: engine_0/trace372.vcd
##   1:18:05  Writing trace to Verilog testbench: engine_0/trace372_tb.v
##   1:18:07  Writing trace to constraints file: engine_0/trace372.smtc
##   1:18:08  Checking cover reachability in step 8..
##   1:18:13  Reached cover statement at SignalTracker.sv:3140.22-3141.96 ($cover$SignalTracker.sv:3140$43943) in step 8.
##   1:18:13  Reached cover statement at SignalTracker.sv:8369.22-8370.94 ($cover$SignalTracker.sv:8369$45686) in step 8.
##   1:18:13  Writing trace to VCD file: engine_0/trace373.vcd
##   1:18:20  Writing trace to Verilog testbench: engine_0/trace373_tb.v
##   1:18:22  Writing trace to constraints file: engine_0/trace373.smtc
##   1:18:23  Checking cover reachability in step 8..
##   1:18:28  Reached cover statement at SignalTracker.sv:3143.22-3144.96 ($cover$SignalTracker.sv:3143$43944) in step 8.
##   1:18:28  Reached cover statement at SignalTracker.sv:8372.22-8373.94 ($cover$SignalTracker.sv:8372$45687) in step 8.
##   1:18:28  Writing trace to VCD file: engine_0/trace374.vcd
##   1:18:35  Writing trace to Verilog testbench: engine_0/trace374_tb.v
##   1:18:36  Writing trace to constraints file: engine_0/trace374.smtc
##   1:18:37  Checking cover reachability in step 8..
##   1:18:42  Reached cover statement at SignalTracker.sv:3146.22-3147.96 ($cover$SignalTracker.sv:3146$43945) in step 8.
##   1:18:42  Reached cover statement at SignalTracker.sv:8375.22-8376.94 ($cover$SignalTracker.sv:8375$45688) in step 8.
##   1:18:42  Writing trace to VCD file: engine_0/trace375.vcd
##   1:18:49  Writing trace to Verilog testbench: engine_0/trace375_tb.v
##   1:18:51  Writing trace to constraints file: engine_0/trace375.smtc
##   1:18:52  Checking cover reachability in step 8..
##   1:18:57  Reached cover statement at SignalTracker.sv:5807.22-5808.92 ($cover$SignalTracker.sv:5807$44832) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5816.22-5817.83 ($cover$SignalTracker.sv:5816$44835) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5825.22-5826.101 ($cover$SignalTracker.sv:5825$44838) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5867.22-5868.98 ($cover$SignalTracker.sv:5867$44852) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5873.22-5874.79 ($cover$SignalTracker.sv:5873$44854) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5879.22-5880.96 ($cover$SignalTracker.sv:5879$44856) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5891.22-5892.91 ($cover$SignalTracker.sv:5891$44860) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:5915.22-5916.77 ($cover$SignalTracker.sv:5915$44868) in step 8.
##   1:18:57  Reached cover statement at SignalTracker.sv:6866.22-6867.85 ($cover$SignalTracker.sv:6866$45185) in step 8.
##   1:18:57  Writing trace to VCD file: engine_0/trace376.vcd
##   1:19:04  Writing trace to Verilog testbench: engine_0/trace376_tb.v
##   1:19:06  Writing trace to constraints file: engine_0/trace376.smtc
##   1:19:07  Checking cover reachability in step 8..
##   1:19:12  Reached cover statement at SignalTracker.sv:3491.22-3492.96 ($cover$SignalTracker.sv:3491$44060) in step 8.
##   1:19:12  Writing trace to VCD file: engine_0/trace377.vcd
##   1:19:19  Writing trace to Verilog testbench: engine_0/trace377_tb.v
##   1:19:21  Writing trace to constraints file: engine_0/trace377.smtc
##   1:19:22  Checking cover reachability in step 8..
##   1:19:27  Reached cover statement at SignalTracker.sv:3683.22-3684.92 ($cover$SignalTracker.sv:3683$44124) in step 8.
##   1:19:27  Reached cover statement at SignalTracker.sv:8987.22-8988.89 ($cover$SignalTracker.sv:8987$45892) in step 8.
##   1:19:27  Writing trace to VCD file: engine_0/trace378.vcd
##   1:19:34  Writing trace to Verilog testbench: engine_0/trace378_tb.v
##   1:19:36  Writing trace to constraints file: engine_0/trace378.smtc
##   1:19:37  Checking cover reachability in step 8..
##   1:19:42  Reached cover statement at SignalTracker.sv:3212.22-3213.92 ($cover$SignalTracker.sv:3212$43967) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3221.22-3222.83 ($cover$SignalTracker.sv:3221$43970) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3224.22-3225.101 ($cover$SignalTracker.sv:3224$43971) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3269.22-3270.98 ($cover$SignalTracker.sv:3269$43986) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3281.22-3282.79 ($cover$SignalTracker.sv:3281$43990) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3287.22-3288.96 ($cover$SignalTracker.sv:3287$43992) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3299.22-3300.91 ($cover$SignalTracker.sv:3299$43996) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:3323.22-3324.77 ($cover$SignalTracker.sv:3323$44004) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8228.22-8229.90 ($cover$SignalTracker.sv:8228$45639) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8237.22-8238.81 ($cover$SignalTracker.sv:8237$45642) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8240.22-8241.99 ($cover$SignalTracker.sv:8240$45643) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8279.22-8280.96 ($cover$SignalTracker.sv:8279$45656) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8288.22-8289.77 ($cover$SignalTracker.sv:8288$45659) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8294.22-8295.94 ($cover$SignalTracker.sv:8294$45661) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8306.22-8307.89 ($cover$SignalTracker.sv:8306$45665) in step 8.
##   1:19:42  Reached cover statement at SignalTracker.sv:8330.22-8331.75 ($cover$SignalTracker.sv:8330$45673) in step 8.
##   1:19:42  Writing trace to VCD file: engine_0/trace379.vcd
##   1:19:49  Writing trace to Verilog testbench: engine_0/trace379_tb.v
##   1:19:50  Writing trace to constraints file: engine_0/trace379.smtc
##   1:19:51  Checking cover reachability in step 8..
##   1:19:56  Reached cover statement at SignalTracker.sv:3218.22-3219.83 ($cover$SignalTracker.sv:3218$43969) in step 8.
##   1:19:56  Reached cover statement at SignalTracker.sv:8234.22-8235.81 ($cover$SignalTracker.sv:8234$45641) in step 8.
##   1:19:56  Writing trace to VCD file: engine_0/trace380.vcd
##   1:20:03  Writing trace to Verilog testbench: engine_0/trace380_tb.v
##   1:20:05  Writing trace to constraints file: engine_0/trace380.smtc
##   1:20:06  Checking cover reachability in step 8..
##   1:20:12  Reached cover statement at SignalTracker.sv:3260.22-3261.96 ($cover$SignalTracker.sv:3260$43983) in step 8.
##   1:20:12  Reached cover statement at SignalTracker.sv:3266.22-3267.96 ($cover$SignalTracker.sv:3266$43985) in step 8.
##   1:20:12  Reached cover statement at SignalTracker.sv:8270.22-8271.94 ($cover$SignalTracker.sv:8270$45653) in step 8.
##   1:20:12  Reached cover statement at SignalTracker.sv:8276.22-8277.94 ($cover$SignalTracker.sv:8276$45655) in step 8.
##   1:20:12  Writing trace to VCD file: engine_0/trace381.vcd
##   1:20:19  Writing trace to Verilog testbench: engine_0/trace381_tb.v
##   1:20:20  Writing trace to constraints file: engine_0/trace381.smtc
##   1:20:21  Checking cover reachability in step 8..
##   1:20:27  Reached cover statement at SignalTracker.sv:3263.22-3264.96 ($cover$SignalTracker.sv:3263$43984) in step 8.
##   1:20:27  Reached cover statement at SignalTracker.sv:8273.22-8274.94 ($cover$SignalTracker.sv:8273$45654) in step 8.
##   1:20:27  Writing trace to VCD file: engine_0/trace382.vcd
##   1:20:33  Writing trace to Verilog testbench: engine_0/trace382_tb.v
##   1:20:35  Writing trace to constraints file: engine_0/trace382.smtc
##   1:20:36  Checking cover reachability in step 8..
##   1:20:41  Reached cover statement at SignalTracker.sv:3284.22-3285.82 ($cover$SignalTracker.sv:3284$43991) in step 8.
##   1:20:41  Writing trace to VCD file: engine_0/trace383.vcd
##   1:20:48  Writing trace to Verilog testbench: engine_0/trace383_tb.v
##   1:20:50  Writing trace to constraints file: engine_0/trace383.smtc
##   1:20:51  Checking cover reachability in step 8..
##   1:20:56  Reached cover statement at SignalTracker.sv:2051.22-2052.82 ($cover$SignalTracker.sv:2051$43580) in step 8.
##   1:20:56  Writing trace to VCD file: engine_0/trace384.vcd
##   1:21:03  Writing trace to Verilog testbench: engine_0/trace384_tb.v
##   1:21:05  Writing trace to constraints file: engine_0/trace384.smtc
##   1:21:06  Checking cover reachability in step 8..
##   1:21:12  Reached cover statement at SignalTracker.sv:10193.22-10194.83 ($cover$SignalTracker.sv:10193$46294) in step 8.
##   1:21:12  Reached cover statement at SignalTracker.sv:10196.22-10197.84 ($cover$SignalTracker.sv:10196$46295) in step 8.
##   1:21:12  Reached cover statement at SignalTracker.sv:2792.22-2793.89 ($cover$SignalTracker.sv:2792$43827) in step 8.
##   1:21:12  Writing trace to VCD file: engine_0/trace385.vcd
##   1:21:19  Writing trace to Verilog testbench: engine_0/trace385_tb.v
##   1:21:20  Writing trace to constraints file: engine_0/trace385.smtc
##   1:21:21  Checking cover reachability in step 8..
##   1:21:27  Reached cover statement at SignalTracker.sv:14126.22-14127.89 ($cover$SignalTracker.sv:14126$47605) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:14138.22-14139.94 ($cover$SignalTracker.sv:14138$47609) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4304.22-4305.92 ($cover$SignalTracker.sv:4304$44331) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4316.22-4317.89 ($cover$SignalTracker.sv:4316$44335) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4319.22-4320.89 ($cover$SignalTracker.sv:4319$44336) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4325.22-4326.97 ($cover$SignalTracker.sv:4325$44338) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4328.22-4329.96 ($cover$SignalTracker.sv:4328$44339) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4331.22-4332.96 ($cover$SignalTracker.sv:4331$44340) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:4334.22-4335.96 ($cover$SignalTracker.sv:4334$44341) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8681.22-8682.86 ($cover$SignalTracker.sv:8681$45790) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8684.22-8685.86 ($cover$SignalTracker.sv:8684$45791) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8690.22-8691.94 ($cover$SignalTracker.sv:8690$45793) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8693.22-8694.93 ($cover$SignalTracker.sv:8693$45794) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8696.22-8697.93 ($cover$SignalTracker.sv:8696$45795) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8699.22-8700.93 ($cover$SignalTracker.sv:8699$45796) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8903.22-8904.86 ($cover$SignalTracker.sv:8903$45864) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8906.22-8907.86 ($cover$SignalTracker.sv:8906$45865) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8912.22-8913.94 ($cover$SignalTracker.sv:8912$45867) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8915.22-8916.93 ($cover$SignalTracker.sv:8915$45868) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8918.22-8919.93 ($cover$SignalTracker.sv:8918$45869) in step 8.
##   1:21:27  Reached cover statement at SignalTracker.sv:8921.22-8922.93 ($cover$SignalTracker.sv:8921$45870) in step 8.
##   1:21:27  Writing trace to VCD file: engine_0/trace386.vcd
##   1:21:34  Writing trace to Verilog testbench: engine_0/trace386_tb.v
##   1:21:35  Writing trace to constraints file: engine_0/trace386.smtc
##   1:21:36  Checking cover reachability in step 8..
##   1:21:41  Reached cover statement at SignalTracker.sv:4409.22-4410.83 ($cover$SignalTracker.sv:4409$44366) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4412.22-4413.83 ($cover$SignalTracker.sv:4412$44367) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4415.22-4416.101 ($cover$SignalTracker.sv:4415$44368) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4460.22-4461.98 ($cover$SignalTracker.sv:4460$44383) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4475.22-4476.79 ($cover$SignalTracker.sv:4475$44388) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4481.22-4482.96 ($cover$SignalTracker.sv:4481$44390) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4493.22-4494.91 ($cover$SignalTracker.sv:4493$44394) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:4517.22-4518.77 ($cover$SignalTracker.sv:4517$44402) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8771.22-8772.80 ($cover$SignalTracker.sv:8771$45820) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8774.22-8775.80 ($cover$SignalTracker.sv:8774$45821) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8777.22-8778.98 ($cover$SignalTracker.sv:8777$45822) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8819.22-8820.95 ($cover$SignalTracker.sv:8819$45836) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8831.22-8832.76 ($cover$SignalTracker.sv:8831$45840) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8837.22-8838.93 ($cover$SignalTracker.sv:8837$45842) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8849.22-8850.88 ($cover$SignalTracker.sv:8849$45846) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8873.22-8874.74 ($cover$SignalTracker.sv:8873$45854) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8888.22-8889.80 ($cover$SignalTracker.sv:8888$45859) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8891.22-8892.80 ($cover$SignalTracker.sv:8891$45860) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8894.22-8895.98 ($cover$SignalTracker.sv:8894$45861) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8924.22-8925.95 ($cover$SignalTracker.sv:8924$45871) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8936.22-8937.76 ($cover$SignalTracker.sv:8936$45875) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8942.22-8943.93 ($cover$SignalTracker.sv:8942$45877) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8954.22-8955.88 ($cover$SignalTracker.sv:8954$45881) in step 8.
##   1:21:41  Reached cover statement at SignalTracker.sv:8978.22-8979.74 ($cover$SignalTracker.sv:8978$45889) in step 8.
##   1:21:41  Writing trace to VCD file: engine_0/trace387.vcd
##   1:21:48  Writing trace to Verilog testbench: engine_0/trace387_tb.v
##   1:21:50  Writing trace to constraints file: engine_0/trace387.smtc
##   1:21:51  Checking cover reachability in step 8..
##   1:21:56  Reached cover statement at SignalTracker.sv:4478.22-4479.82 ($cover$SignalTracker.sv:4478$44389) in step 8.
##   1:21:56  Reached cover statement at SignalTracker.sv:8834.22-8835.79 ($cover$SignalTracker.sv:8834$45841) in step 8.
##   1:21:56  Writing trace to VCD file: engine_0/trace388.vcd
##   1:22:03  Writing trace to Verilog testbench: engine_0/trace388_tb.v
##   1:22:04  Writing trace to constraints file: engine_0/trace388.smtc
##   1:22:05  Checking cover reachability in step 8..
##   1:22:11  Reached cover statement at SignalTracker.sv:4457.22-4458.96 ($cover$SignalTracker.sv:4457$44382) in step 8.
##   1:22:11  Reached cover statement at SignalTracker.sv:8816.22-8817.93 ($cover$SignalTracker.sv:8816$45835) in step 8.
##   1:22:11  Writing trace to VCD file: engine_0/trace389.vcd
##   1:22:17  Writing trace to Verilog testbench: engine_0/trace389_tb.v
##   1:22:19  Writing trace to constraints file: engine_0/trace389.smtc
##   1:22:20  Checking cover reachability in step 8..
##   1:22:25  Reached cover statement at SignalTracker.sv:4454.22-4455.96 ($cover$SignalTracker.sv:4454$44381) in step 8.
##   1:22:25  Reached cover statement at SignalTracker.sv:8813.22-8814.93 ($cover$SignalTracker.sv:8813$45834) in step 8.
##   1:22:25  Writing trace to VCD file: engine_0/trace390.vcd
##   1:22:31  Writing trace to Verilog testbench: engine_0/trace390_tb.v
##   1:22:33  Writing trace to constraints file: engine_0/trace390.smtc
##   1:22:34  Checking cover reachability in step 8..
##   1:22:39  Reached cover statement at SignalTracker.sv:4451.22-4452.96 ($cover$SignalTracker.sv:4451$44380) in step 8.
##   1:22:39  Reached cover statement at SignalTracker.sv:8810.22-8811.93 ($cover$SignalTracker.sv:8810$45833) in step 8.
##   1:22:39  Writing trace to VCD file: engine_0/trace391.vcd
##   1:22:46  Writing trace to Verilog testbench: engine_0/trace391_tb.v
##   1:22:49  Writing trace to constraints file: engine_0/trace391.smtc
##   1:22:50  Checking cover reachability in step 8..
##   1:22:55  Reached cover statement at SignalTracker.sv:4403.22-4404.92 ($cover$SignalTracker.sv:4403$44364) in step 8.
##   1:22:55  Reached cover statement at SignalTracker.sv:8765.22-8766.89 ($cover$SignalTracker.sv:8765$45818) in step 8.
##   1:22:55  Reached cover statement at SignalTracker.sv:8882.22-8883.89 ($cover$SignalTracker.sv:8882$45857) in step 8.
##   1:22:55  Writing trace to VCD file: engine_0/trace392.vcd
##   1:23:02  Writing trace to Verilog testbench: engine_0/trace392_tb.v
##   1:23:04  Writing trace to constraints file: engine_0/trace392.smtc
##   1:23:05  Checking cover reachability in step 8..
##   1:23:10  Reached cover statement at SignalTracker.sv:14123.22-14124.82 ($cover$SignalTracker.sv:14123$47604) in step 8.
##   1:23:10  Reached cover statement at SignalTracker.sv:4418.22-4419.85 ($cover$SignalTracker.sv:4418$44369) in step 8.
##   1:23:10  Reached cover statement at SignalTracker.sv:8780.22-8781.82 ($cover$SignalTracker.sv:8780$45823) in step 8.
##   1:23:10  Reached cover statement at SignalTracker.sv:8897.22-8898.82 ($cover$SignalTracker.sv:8897$45862) in step 8.
##   1:23:10  Writing trace to VCD file: engine_0/trace393.vcd
##   1:23:17  Writing trace to Verilog testbench: engine_0/trace393_tb.v
##   1:23:18  Writing trace to constraints file: engine_0/trace393.smtc
##   1:23:19  Checking cover reachability in step 8..
##   1:23:24  Reached cover statement at SignalTracker.sv:2990.22-2991.83 ($cover$SignalTracker.sv:2990$43893) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:2993.22-2994.83 ($cover$SignalTracker.sv:2993$43894) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:2996.22-2997.101 ($cover$SignalTracker.sv:2996$43895) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:3041.22-3042.98 ($cover$SignalTracker.sv:3041$43910) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:3056.22-3057.79 ($cover$SignalTracker.sv:3056$43915) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:3062.22-3063.96 ($cover$SignalTracker.sv:3062$43917) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:3074.22-3075.91 ($cover$SignalTracker.sv:3074$43921) in step 8.
##   1:23:24  Reached cover statement at SignalTracker.sv:3098.22-3099.77 ($cover$SignalTracker.sv:3098$43929) in step 8.
##   1:23:24  Writing trace to VCD file: engine_0/trace394.vcd
##   1:23:31  Writing trace to Verilog testbench: engine_0/trace394_tb.v
##   1:23:33  Writing trace to constraints file: engine_0/trace394.smtc
##   1:23:34  Checking cover reachability in step 8..
##   1:23:39  Reached cover statement at SignalTracker.sv:3059.22-3060.82 ($cover$SignalTracker.sv:3059$43916) in step 8.
##   1:23:39  Writing trace to VCD file: engine_0/trace395.vcd
##   1:23:46  Writing trace to Verilog testbench: engine_0/trace395_tb.v
##   1:23:48  Writing trace to constraints file: engine_0/trace395.smtc
##   1:23:49  Checking cover reachability in step 8..
##   1:23:54  Reached cover statement at SignalTracker.sv:3038.22-3039.96 ($cover$SignalTracker.sv:3038$43909) in step 8.
##   1:23:54  Writing trace to VCD file: engine_0/trace396.vcd
##   1:24:01  Writing trace to Verilog testbench: engine_0/trace396_tb.v
##   1:24:03  Writing trace to constraints file: engine_0/trace396.smtc
##   1:24:04  Checking cover reachability in step 8..
##   1:24:09  Reached cover statement at SignalTracker.sv:2984.22-2985.92 ($cover$SignalTracker.sv:2984$43891) in step 8.
##   1:24:09  Writing trace to VCD file: engine_0/trace397.vcd
##   1:24:16  Writing trace to Verilog testbench: engine_0/trace397_tb.v
##   1:24:18  Writing trace to constraints file: engine_0/trace397.smtc
##   1:24:19  Checking cover reachability in step 8..
##   1:24:24  Reached cover statement at SignalTracker.sv:3035.22-3036.96 ($cover$SignalTracker.sv:3035$43908) in step 8.
##   1:24:24  Writing trace to VCD file: engine_0/trace398.vcd
##   1:24:31  Writing trace to Verilog testbench: engine_0/trace398_tb.v
##   1:24:32  Writing trace to constraints file: engine_0/trace398.smtc
##   1:24:34  Checking cover reachability in step 8..
##   1:24:39  Reached cover statement at SignalTracker.sv:3032.22-3033.96 ($cover$SignalTracker.sv:3032$43907) in step 8.
##   1:24:39  Writing trace to VCD file: engine_0/trace399.vcd
##   1:24:46  Writing trace to Verilog testbench: engine_0/trace399_tb.v
##   1:24:47  Writing trace to constraints file: engine_0/trace399.smtc
##   1:24:48  Checking cover reachability in step 8..
##   1:24:54  Reached cover statement at SignalTracker.sv:13208.22-13209.89 ($cover$SignalTracker.sv:13208$47299) in step 8.
##   1:24:54  Reached cover statement at SignalTracker.sv:2999.22-3000.85 ($cover$SignalTracker.sv:2999$43896) in step 8.
##   1:24:54  Writing trace to VCD file: engine_0/trace400.vcd
##   1:25:01  Writing trace to Verilog testbench: engine_0/trace400_tb.v
##   1:25:03  Writing trace to constraints file: engine_0/trace400.smtc
##   1:25:04  Checking cover reachability in step 8..
##   1:25:09  Reached cover statement at SignalTracker.sv:4439.22-4440.89 ($cover$SignalTracker.sv:4439$44376) in step 8.
##   1:25:09  Reached cover statement at SignalTracker.sv:8798.22-8799.86 ($cover$SignalTracker.sv:8798$45829) in step 8.
##   1:25:09  Writing trace to VCD file: engine_0/trace401.vcd
##   1:25:16  Writing trace to Verilog testbench: engine_0/trace401_tb.v
##   1:25:18  Writing trace to constraints file: engine_0/trace401.smtc
##   1:25:19  Checking cover reachability in step 8..
##   1:25:24  Reached cover statement at SignalTracker.sv:4424.22-4425.92 ($cover$SignalTracker.sv:4424$44371) in step 8.
##   1:25:24  Reached cover statement at SignalTracker.sv:4445.22-4446.90 ($cover$SignalTracker.sv:4445$44378) in step 8.
##   1:25:24  Reached cover statement at SignalTracker.sv:4448.22-4449.97 ($cover$SignalTracker.sv:4448$44379) in step 8.
##   1:25:24  Reached cover statement at SignalTracker.sv:8804.22-8805.87 ($cover$SignalTracker.sv:8804$45831) in step 8.
##   1:25:24  Reached cover statement at SignalTracker.sv:8807.22-8808.94 ($cover$SignalTracker.sv:8807$45832) in step 8.
##   1:25:24  Reached cover statement at SignalTracker.sv:8909.22-8910.87 ($cover$SignalTracker.sv:8909$45866) in step 8.
##   1:25:24  Writing trace to VCD file: engine_0/trace402.vcd
##   1:25:31  Writing trace to Verilog testbench: engine_0/trace402_tb.v
##   1:25:34  Writing trace to constraints file: engine_0/trace402.smtc
##   1:25:35  Checking cover reachability in step 8..
##   1:25:40  Reached cover statement at SignalTracker.sv:4289.22-4290.83 ($cover$SignalTracker.sv:4289$44326) in step 8.
##   1:25:40  Reached cover statement at SignalTracker.sv:4292.22-4293.83 ($cover$SignalTracker.sv:4292$44327) in step 8.
##   1:25:40  Reached cover statement at SignalTracker.sv:4298.22-4299.85 ($cover$SignalTracker.sv:4298$44329) in step 8.
##   1:25:40  Reached cover statement at SignalTracker.sv:8663.22-8664.80 ($cover$SignalTracker.sv:8663$45784) in step 8.
##   1:25:40  Reached cover statement at SignalTracker.sv:8666.22-8667.80 ($cover$SignalTracker.sv:8666$45785) in step 8.
##   1:25:40  Reached cover statement at SignalTracker.sv:8672.22-8673.82 ($cover$SignalTracker.sv:8672$45787) in step 8.
##   1:25:40  Writing trace to VCD file: engine_0/trace403.vcd
##   1:25:47  Writing trace to Verilog testbench: engine_0/trace403_tb.v
##   1:25:48  Writing trace to constraints file: engine_0/trace403.smtc
##   1:25:50  Checking cover reachability in step 8..
##   1:25:55  Reached cover statement at SignalTracker.sv:4295.22-4296.101 ($cover$SignalTracker.sv:4295$44328) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:4337.22-4338.98 ($cover$SignalTracker.sv:4337$44342) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:4352.22-4353.79 ($cover$SignalTracker.sv:4352$44347) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:4358.22-4359.96 ($cover$SignalTracker.sv:4358$44349) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:4370.22-4371.91 ($cover$SignalTracker.sv:4370$44353) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:4394.22-4395.77 ($cover$SignalTracker.sv:4394$44361) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8669.22-8670.98 ($cover$SignalTracker.sv:8669$45786) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8702.22-8703.95 ($cover$SignalTracker.sv:8702$45797) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8714.22-8715.76 ($cover$SignalTracker.sv:8714$45801) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8720.22-8721.93 ($cover$SignalTracker.sv:8720$45803) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8732.22-8733.88 ($cover$SignalTracker.sv:8732$45807) in step 8.
##   1:25:55  Reached cover statement at SignalTracker.sv:8756.22-8757.74 ($cover$SignalTracker.sv:8756$45815) in step 8.
##   1:25:55  Writing trace to VCD file: engine_0/trace404.vcd
##   1:26:02  Writing trace to Verilog testbench: engine_0/trace404_tb.v
##   1:26:04  Writing trace to constraints file: engine_0/trace404.smtc
##   1:26:05  Checking cover reachability in step 8..
##   1:26:10  Reached cover statement at SignalTracker.sv:2810.22-2811.92 ($cover$SignalTracker.sv:2810$43833) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2819.22-2820.83 ($cover$SignalTracker.sv:2819$43836) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2822.22-2823.101 ($cover$SignalTracker.sv:2822$43837) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2858.22-2859.98 ($cover$SignalTracker.sv:2858$43849) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2873.22-2874.79 ($cover$SignalTracker.sv:2873$43854) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2879.22-2880.96 ($cover$SignalTracker.sv:2879$43856) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2891.22-2892.91 ($cover$SignalTracker.sv:2891$43860) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:2915.22-2916.77 ($cover$SignalTracker.sv:2915$43868) in step 8.
##   1:26:10  Reached cover statement at SignalTracker.sv:8657.22-8658.89 ($cover$SignalTracker.sv:8657$45782) in step 8.
##   1:26:10  Writing trace to VCD file: engine_0/trace405.vcd
##   1:26:17  Writing trace to Verilog testbench: engine_0/trace405_tb.v
##   1:26:19  Writing trace to constraints file: engine_0/trace405.smtc
##   1:26:20  Checking cover reachability in step 8..
##   1:26:25  Reached cover statement at SignalTracker.sv:2816.22-2817.83 ($cover$SignalTracker.sv:2816$43835) in step 8.
##   1:26:25  Writing trace to VCD file: engine_0/trace406.vcd
##   1:26:32  Writing trace to Verilog testbench: engine_0/trace406_tb.v
##   1:26:34  Writing trace to constraints file: engine_0/trace406.smtc
##   1:26:35  Checking cover reachability in step 8..
##   1:26:41  Reached cover statement at SignalTracker.sv:2849.22-2850.96 ($cover$SignalTracker.sv:2849$43846) in step 8.
##   1:26:41  Reached cover statement at SignalTracker.sv:2876.22-2877.82 ($cover$SignalTracker.sv:2876$43855) in step 8.
##   1:26:41  Writing trace to VCD file: engine_0/trace407.vcd
##   1:26:48  Writing trace to Verilog testbench: engine_0/trace407_tb.v
##   1:26:50  Writing trace to constraints file: engine_0/trace407.smtc
##   1:26:51  Checking cover reachability in step 8..
##   1:26:56  Reached cover statement at SignalTracker.sv:2852.22-2853.96 ($cover$SignalTracker.sv:2852$43847) in step 8.
##   1:26:56  Writing trace to VCD file: engine_0/trace408.vcd
##   1:27:03  Writing trace to Verilog testbench: engine_0/trace408_tb.v
##   1:27:05  Writing trace to constraints file: engine_0/trace408.smtc
##   1:27:06  Checking cover reachability in step 8..
##   1:27:12  Reached cover statement at SignalTracker.sv:2855.22-2856.96 ($cover$SignalTracker.sv:2855$43848) in step 8.
##   1:27:12  Writing trace to VCD file: engine_0/trace409.vcd
##   1:27:18  Writing trace to Verilog testbench: engine_0/trace409_tb.v
##   1:27:20  Writing trace to constraints file: engine_0/trace409.smtc
##   1:27:21  Checking cover reachability in step 8..
##   1:27:27  Reached cover statement at SignalTracker.sv:3812.22-3813.83 ($cover$SignalTracker.sv:3812$44167) in step 8.
##   1:27:27  Writing trace to VCD file: engine_0/trace410.vcd
##   1:27:34  Writing trace to Verilog testbench: engine_0/trace410_tb.v
##   1:27:35  Writing trace to constraints file: engine_0/trace410.smtc
##   1:27:36  Checking cover reachability in step 8..
##   1:27:42  Reached cover statement at SignalTracker.sv:12386.22-12387.89 ($cover$SignalTracker.sv:12386$47025) in step 8.
##   1:27:42  Writing trace to VCD file: engine_0/trace411.vcd
##   1:27:49  Writing trace to Verilog testbench: engine_0/trace411_tb.v
##   1:27:50  Writing trace to constraints file: engine_0/trace411.smtc
##   1:27:51  Checking cover reachability in step 8..
##   1:27:57  Reached cover statement at SignalTracker.sv:14057.22-14058.88 ($cover$SignalTracker.sv:14057$47582) in step 8.
##   1:27:57  Reached cover statement at SignalTracker.sv:2927.22-2928.84 ($cover$SignalTracker.sv:2927$43872) in step 8.
##   1:27:57  Writing trace to VCD file: engine_0/trace412.vcd
##   1:28:04  Writing trace to Verilog testbench: engine_0/trace412_tb.v
##   1:28:05  Writing trace to constraints file: engine_0/trace412.smtc
##   1:28:06  Checking cover reachability in step 8..
##   1:28:13  Reached cover statement at SignalTracker.sv:11282.22-11283.83 ($cover$SignalTracker.sv:11282$46657) in step 8.
##   1:28:13  Writing trace to VCD file: engine_0/trace413.vcd
##   1:28:20  Writing trace to Verilog testbench: engine_0/trace413_tb.v
##   1:28:22  Writing trace to constraints file: engine_0/trace413.smtc
##   1:28:23  Checking cover reachability in step 8..
##   1:28:28  Reached cover statement at SignalTracker.sv:11210.22-11211.83 ($cover$SignalTracker.sv:11210$46633) in step 8.
##   1:28:28  Writing trace to VCD file: engine_0/trace414.vcd
##   1:28:35  Writing trace to Verilog testbench: engine_0/trace414_tb.v
##   1:28:37  Writing trace to constraints file: engine_0/trace414.smtc
##   1:28:38  Checking cover reachability in step 8..
##   1:28:43  Reached cover statement at SignalTracker.sv:13898.22-13899.89 ($cover$SignalTracker.sv:13898$47529) in step 8.
##   1:28:43  Reached cover statement at SignalTracker.sv:4184.22-4185.84 ($cover$SignalTracker.sv:4184$44291) in step 8.
##   1:28:43  Writing trace to VCD file: engine_0/trace415.vcd
##   1:28:50  Writing trace to Verilog testbench: engine_0/trace415_tb.v
##   1:28:52  Writing trace to constraints file: engine_0/trace415.smtc
##   1:28:53  Checking cover reachability in step 8..
##   1:28:59  Reached cover statement at SignalTracker.sv:11135.22-11136.83 ($cover$SignalTracker.sv:11135$46608) in step 8.
##   1:28:59  Writing trace to VCD file: engine_0/trace416.vcd
##   1:29:05  Writing trace to Verilog testbench: engine_0/trace416_tb.v
##   1:29:07  Writing trace to constraints file: engine_0/trace416.smtc
##   1:29:08  Checking cover reachability in step 8..
##   1:29:14  Reached cover statement at SignalTracker.sv:11072.22-11073.83 ($cover$SignalTracker.sv:11072$46587) in step 8.
##   1:29:14  Writing trace to VCD file: engine_0/trace417.vcd
##   1:29:20  Writing trace to Verilog testbench: engine_0/trace417_tb.v
##   1:29:22  Writing trace to constraints file: engine_0/trace417.smtc
##   1:29:23  Checking cover reachability in step 8..
##   1:29:29  Reached cover statement at SignalTracker.sv:1553.22-1554.85 ($cover$SignalTracker.sv:1553$43414) in step 8.
##   1:29:29  Reached cover statement at SignalTracker.sv:9734.22-9735.90 ($cover$SignalTracker.sv:9734$46141) in step 8.
##   1:29:29  Writing trace to VCD file: engine_0/trace418.vcd
##   1:29:35  Writing trace to Verilog testbench: engine_0/trace418_tb.v
##   1:29:37  Writing trace to constraints file: engine_0/trace418.smtc
##   1:29:38  Checking cover reachability in step 8..
##   1:29:44  Reached cover statement at SignalTracker.sv:3929.22-3930.83 ($cover$SignalTracker.sv:3929$44206) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:3932.22-3933.83 ($cover$SignalTracker.sv:3932$44207) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:3935.22-3936.101 ($cover$SignalTracker.sv:3935$44208) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:3977.22-3978.98 ($cover$SignalTracker.sv:3977$44222) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:3992.22-3993.79 ($cover$SignalTracker.sv:3992$44227) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:3998.22-3999.96 ($cover$SignalTracker.sv:3998$44229) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:4010.22-4011.91 ($cover$SignalTracker.sv:4010$44233) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:4034.22-4035.77 ($cover$SignalTracker.sv:4034$44241) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8543.22-8544.80 ($cover$SignalTracker.sv:8543$45744) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8546.22-8547.80 ($cover$SignalTracker.sv:8546$45745) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8549.22-8550.98 ($cover$SignalTracker.sv:8549$45746) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8588.22-8589.95 ($cover$SignalTracker.sv:8588$45759) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8603.22-8604.76 ($cover$SignalTracker.sv:8603$45764) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8609.22-8610.93 ($cover$SignalTracker.sv:8609$45766) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8621.22-8622.88 ($cover$SignalTracker.sv:8621$45770) in step 8.
##   1:29:44  Reached cover statement at SignalTracker.sv:8645.22-8646.74 ($cover$SignalTracker.sv:8645$45778) in step 8.
##   1:29:44  Writing trace to VCD file: engine_0/trace419.vcd
##   1:29:51  Writing trace to Verilog testbench: engine_0/trace419_tb.v
##   1:29:52  Writing trace to constraints file: engine_0/trace419.smtc
##   1:29:53  Checking cover reachability in step 8..
##   1:29:59  Reached cover statement at SignalTracker.sv:3944.22-3945.92 ($cover$SignalTracker.sv:3944$44211) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3956.22-3957.89 ($cover$SignalTracker.sv:3956$44215) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3962.22-3963.90 ($cover$SignalTracker.sv:3962$44217) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3965.22-3966.97 ($cover$SignalTracker.sv:3965$44218) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3968.22-3969.96 ($cover$SignalTracker.sv:3968$44219) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3971.22-3972.96 ($cover$SignalTracker.sv:3971$44220) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:3974.22-3975.96 ($cover$SignalTracker.sv:3974$44221) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8558.22-8559.89 ($cover$SignalTracker.sv:8558$45749) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8567.22-8568.86 ($cover$SignalTracker.sv:8567$45752) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8573.22-8574.87 ($cover$SignalTracker.sv:8573$45754) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8576.22-8577.94 ($cover$SignalTracker.sv:8576$45755) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8579.22-8580.93 ($cover$SignalTracker.sv:8579$45756) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8582.22-8583.93 ($cover$SignalTracker.sv:8582$45757) in step 8.
##   1:29:59  Reached cover statement at SignalTracker.sv:8585.22-8586.93 ($cover$SignalTracker.sv:8585$45758) in step 8.
##   1:29:59  Writing trace to VCD file: engine_0/trace420.vcd
##   1:30:05  Writing trace to Verilog testbench: engine_0/trace420_tb.v
##   1:30:07  Writing trace to constraints file: engine_0/trace420.smtc
##   1:30:08  Checking cover reachability in step 8..
##   1:30:14  Reached cover statement at SignalTracker.sv:3923.22-3924.92 ($cover$SignalTracker.sv:3923$44204) in step 8.
##   1:30:14  Reached cover statement at SignalTracker.sv:8534.22-8535.89 ($cover$SignalTracker.sv:8534$45741) in step 8.
##   1:30:14  Writing trace to VCD file: engine_0/trace421.vcd
##   1:30:20  Writing trace to Verilog testbench: engine_0/trace421_tb.v
##   1:30:22  Writing trace to constraints file: engine_0/trace421.smtc
##   1:30:23  Checking cover reachability in step 8..
##   1:30:29  Reached cover statement at SignalTracker.sv:3995.22-3996.82 ($cover$SignalTracker.sv:3995$44228) in step 8.
##   1:30:29  Reached cover statement at SignalTracker.sv:8606.22-8607.79 ($cover$SignalTracker.sv:8606$45765) in step 8.
##   1:30:29  Writing trace to VCD file: engine_0/trace422.vcd
##   1:30:36  Writing trace to Verilog testbench: engine_0/trace422_tb.v
##   1:30:38  Writing trace to constraints file: engine_0/trace422.smtc
##   1:30:39  Checking cover reachability in step 8..
##   1:30:44  Reached cover statement at SignalTracker.sv:10841.22-10842.83 ($cover$SignalTracker.sv:10841$46510) in step 8.
##   1:30:44  Reached cover statement at SignalTracker.sv:3959.22-3960.89 ($cover$SignalTracker.sv:3959$44216) in step 8.
##   1:30:44  Reached cover statement at SignalTracker.sv:8570.22-8571.86 ($cover$SignalTracker.sv:8570$45753) in step 8.
##   1:30:44  Writing trace to VCD file: engine_0/trace423.vcd
##   1:30:51  Writing trace to Verilog testbench: engine_0/trace423_tb.v
##   1:30:54  Writing trace to constraints file: engine_0/trace423.smtc
##   1:30:55  Checking cover reachability in step 8..
##   1:31:01  Reached cover statement at SignalTracker.sv:11009.22-11010.83 ($cover$SignalTracker.sv:11009$46566) in step 8.
##   1:31:01  Writing trace to VCD file: engine_0/trace424.vcd
##   1:31:08  Writing trace to Verilog testbench: engine_0/trace424_tb.v
##   1:31:09  Writing trace to constraints file: engine_0/trace424.smtc
##   1:31:10  Checking cover reachability in step 8..
##   1:31:16  Reached cover statement at SignalTracker.sv:10241.22-10242.83 ($cover$SignalTracker.sv:10241$46310) in step 8.
##   1:31:16  Reached cover statement at SignalTracker.sv:10244.22-10245.84 ($cover$SignalTracker.sv:10244$46311) in step 8.
##   1:31:16  Writing trace to VCD file: engine_0/trace425.vcd
##   1:31:23  Writing trace to Verilog testbench: engine_0/trace425_tb.v
##   1:31:25  Writing trace to constraints file: engine_0/trace425.smtc
##   1:31:26  Checking cover reachability in step 8..
##   1:31:31  Reached cover statement at SignalTracker.sv:10316.22-10317.83 ($cover$SignalTracker.sv:10316$46335) in step 8.
##   1:31:31  Reached cover statement at SignalTracker.sv:10319.22-10320.84 ($cover$SignalTracker.sv:10319$46336) in step 8.
##   1:31:31  Writing trace to VCD file: engine_0/trace426.vcd
##   1:31:38  Writing trace to Verilog testbench: engine_0/trace426_tb.v
##   1:31:40  Writing trace to constraints file: engine_0/trace426.smtc
##   1:31:41  Checking cover reachability in step 8..
##   1:31:47  Reached cover statement at SignalTracker.sv:10391.22-10392.83 ($cover$SignalTracker.sv:10391$46360) in step 8.
##   1:31:47  Reached cover statement at SignalTracker.sv:10394.22-10395.84 ($cover$SignalTracker.sv:10394$46361) in step 8.
##   1:31:47  Writing trace to VCD file: engine_0/trace427.vcd
##   1:31:54  Writing trace to Verilog testbench: engine_0/trace427_tb.v
##   1:31:55  Writing trace to constraints file: engine_0/trace427.smtc
##   1:31:56  Checking cover reachability in step 8..
##   1:32:02  Reached cover statement at SignalTracker.sv:10469.22-10470.83 ($cover$SignalTracker.sv:10469$46386) in step 8.
##   1:32:02  Reached cover statement at SignalTracker.sv:10472.22-10473.84 ($cover$SignalTracker.sv:10472$46387) in step 8.
##   1:32:02  Writing trace to VCD file: engine_0/trace428.vcd
##   1:32:09  Writing trace to Verilog testbench: engine_0/trace428_tb.v
##   1:32:11  Writing trace to constraints file: engine_0/trace428.smtc
##   1:32:12  Checking cover reachability in step 8..
##   1:32:18  Reached cover statement at SignalTracker.sv:10544.22-10545.83 ($cover$SignalTracker.sv:10544$46411) in step 8.
##   1:32:18  Reached cover statement at SignalTracker.sv:10547.22-10548.84 ($cover$SignalTracker.sv:10547$46412) in step 8.
##   1:32:18  Writing trace to VCD file: engine_0/trace429.vcd
##   1:32:25  Writing trace to Verilog testbench: engine_0/trace429_tb.v
##   1:32:26  Writing trace to constraints file: engine_0/trace429.smtc
##   1:32:27  Checking cover reachability in step 8..
##   1:32:33  Reached cover statement at SignalTracker.sv:10697.22-10698.83 ($cover$SignalTracker.sv:10697$46462) in step 8.
##   1:32:33  Reached cover statement at SignalTracker.sv:10700.22-10701.84 ($cover$SignalTracker.sv:10700$46463) in step 8.
##   1:32:33  Writing trace to VCD file: engine_0/trace430.vcd
##   1:32:40  Writing trace to Verilog testbench: engine_0/trace430_tb.v
##   1:32:41  Writing trace to constraints file: engine_0/trace430.smtc
##   1:32:42  Checking cover reachability in step 8..
##   1:32:48  Reached cover statement at SignalTracker.sv:10775.22-10776.83 ($cover$SignalTracker.sv:10775$46488) in step 8.
##   1:32:48  Reached cover statement at SignalTracker.sv:10778.22-10779.84 ($cover$SignalTracker.sv:10778$46489) in step 8.
##   1:32:48  Writing trace to VCD file: engine_0/trace431.vcd
##   1:32:55  Writing trace to Verilog testbench: engine_0/trace431_tb.v
##   1:32:57  Writing trace to constraints file: engine_0/trace431.smtc
##   1:32:58  Checking cover reachability in step 8..
##   1:33:03  Reached cover statement at SignalTracker.sv:11510.22-11511.82 ($cover$SignalTracker.sv:11510$46733) in step 8.
##   1:33:03  Reached cover statement at SignalTracker.sv:11513.22-11514.83 ($cover$SignalTracker.sv:11513$46734) in step 8.
##   1:33:03  Writing trace to VCD file: engine_0/trace432.vcd
##   1:33:10  Writing trace to Verilog testbench: engine_0/trace432_tb.v
##   1:33:12  Writing trace to constraints file: engine_0/trace432.smtc
##   1:33:13  Checking cover reachability in step 8..
##   1:33:19  Reached cover statement at SignalTracker.sv:11573.22-11574.82 ($cover$SignalTracker.sv:11573$46754) in step 8.
##   1:33:19  Reached cover statement at SignalTracker.sv:11576.22-11577.83 ($cover$SignalTracker.sv:11576$46755) in step 8.
##   1:33:19  Writing trace to VCD file: engine_0/trace433.vcd
##   1:33:26  Writing trace to Verilog testbench: engine_0/trace433_tb.v
##   1:33:27  Writing trace to constraints file: engine_0/trace433.smtc
##   1:33:28  Checking cover reachability in step 8..
##   1:33:35  Reached cover statement at SignalTracker.sv:11651.22-11652.82 ($cover$SignalTracker.sv:11651$46780) in step 8.
##   1:33:35  Reached cover statement at SignalTracker.sv:11654.22-11655.83 ($cover$SignalTracker.sv:11654$46781) in step 8.
##   1:33:35  Writing trace to VCD file: engine_0/trace434.vcd
##   1:33:43  Writing trace to Verilog testbench: engine_0/trace434_tb.v
##   1:33:45  Writing trace to constraints file: engine_0/trace434.smtc
##   1:33:46  Checking cover reachability in step 8..
##   1:33:52  Reached cover statement at SignalTracker.sv:11726.22-11727.88 ($cover$SignalTracker.sv:11726$46805) in step 8.
##   1:33:52  Reached cover statement at SignalTracker.sv:11729.22-11730.89 ($cover$SignalTracker.sv:11729$46806) in step 8.
##   1:33:52  Writing trace to VCD file: engine_0/trace435.vcd
##   1:33:58  Writing trace to Verilog testbench: engine_0/trace435_tb.v
##   1:34:00  Writing trace to constraints file: engine_0/trace435.smtc
##   1:34:01  Checking cover reachability in step 8..
##   1:34:08  Reached cover statement at SignalTracker.sv:11780.22-11781.88 ($cover$SignalTracker.sv:11780$46823) in step 8.
##   1:34:08  Reached cover statement at SignalTracker.sv:11783.22-11784.89 ($cover$SignalTracker.sv:11783$46824) in step 8.
##   1:34:08  Writing trace to VCD file: engine_0/trace436.vcd
##   1:34:15  Writing trace to Verilog testbench: engine_0/trace436_tb.v
##   1:34:16  Writing trace to constraints file: engine_0/trace436.smtc
##   1:34:17  Checking cover reachability in step 8..
##   1:34:24  Reached cover statement at SignalTracker.sv:11885.22-11886.90 ($cover$SignalTracker.sv:11885$46858) in step 8.
##   1:34:24  Writing trace to VCD file: engine_0/trace437.vcd
##   1:34:31  Writing trace to Verilog testbench: engine_0/trace437_tb.v
##   1:34:32  Writing trace to constraints file: engine_0/trace437.smtc
##   1:34:33  Checking cover reachability in step 8..
##   1:34:40  Reached cover statement at SignalTracker.sv:11936.22-11937.89 ($cover$SignalTracker.sv:11936$46875) in step 8.
##   1:34:40  Writing trace to VCD file: engine_0/trace438.vcd
##   1:34:47  Writing trace to Verilog testbench: engine_0/trace438_tb.v
##   1:34:48  Writing trace to constraints file: engine_0/trace438.smtc
##   1:34:49  Checking cover reachability in step 8..
##   1:34:56  Reached cover statement at SignalTracker.sv:11996.22-11997.90 ($cover$SignalTracker.sv:11996$46895) in step 8.
##   1:34:56  Writing trace to VCD file: engine_0/trace439.vcd
##   1:35:03  Writing trace to Verilog testbench: engine_0/trace439_tb.v
##   1:35:04  Writing trace to constraints file: engine_0/trace439.smtc
##   1:35:05  Checking cover reachability in step 8..
##   1:35:12  Reached cover statement at SignalTracker.sv:12131.22-12132.90 ($cover$SignalTracker.sv:12131$46940) in step 8.
##   1:35:12  Writing trace to VCD file: engine_0/trace440.vcd
##   1:35:19  Writing trace to Verilog testbench: engine_0/trace440_tb.v
##   1:35:21  Writing trace to constraints file: engine_0/trace440.smtc
##   1:35:22  Checking cover reachability in step 8..
##   1:35:29  Reached cover statement at SignalTracker.sv:12182.22-12183.89 ($cover$SignalTracker.sv:12182$46957) in step 8.
##   1:35:29  Writing trace to VCD file: engine_0/trace441.vcd
##   1:35:36  Writing trace to Verilog testbench: engine_0/trace441_tb.v
##   1:35:37  Writing trace to constraints file: engine_0/trace441.smtc
##   1:35:38  Checking cover reachability in step 8..
##   1:35:45  Reached cover statement at SignalTracker.sv:12272.22-12273.89 ($cover$SignalTracker.sv:12272$46987) in step 8.
##   1:35:45  Writing trace to VCD file: engine_0/trace442.vcd
##   1:35:52  Writing trace to Verilog testbench: engine_0/trace442_tb.v
##   1:35:54  Writing trace to constraints file: engine_0/trace442.smtc
##   1:35:55  Checking cover reachability in step 8..
##   1:36:01  Reached cover statement at SignalTracker.sv:3938.22-3939.85 ($cover$SignalTracker.sv:3938$44209) in step 8.
##   1:36:01  Reached cover statement at SignalTracker.sv:8552.22-8553.82 ($cover$SignalTracker.sv:8552$45747) in step 8.
##   1:36:01  Writing trace to VCD file: engine_0/trace443.vcd
##   1:36:08  Writing trace to Verilog testbench: engine_0/trace443_tb.v
##   1:36:10  Writing trace to constraints file: engine_0/trace443.smtc
##   1:36:11  Checking cover reachability in step 8..
##   1:36:17  Reached cover statement at SignalTracker.sv:3848.22-3849.96 ($cover$SignalTracker.sv:3848$44179) in step 8.
##   1:36:17  Writing trace to VCD file: engine_0/trace444.vcd
##   1:36:24  Writing trace to Verilog testbench: engine_0/trace444_tb.v
##   1:36:27  Writing trace to constraints file: engine_0/trace444.smtc
##   1:36:28  Checking cover reachability in step 8..
##   1:36:35  Reached cover statement at SignalTracker.sv:6041.22-6042.92 ($cover$SignalTracker.sv:6041$44910) in step 8.
##   1:36:35  Writing trace to VCD file: engine_0/trace445.vcd
##   1:36:42  Writing trace to Verilog testbench: engine_0/trace445_tb.v
##   1:36:43  Writing trace to constraints file: engine_0/trace445.smtc
##   1:36:44  Checking cover reachability in step 8..
##   1:36:51  Reached cover statement at SignalTracker.sv:4283.22-4284.92 ($cover$SignalTracker.sv:4283$44324) in step 8.
##   1:36:51  Writing trace to VCD file: engine_0/trace446.vcd
##   1:36:58  Writing trace to Verilog testbench: engine_0/trace446_tb.v
##   1:36:59  Writing trace to constraints file: engine_0/trace446.smtc
##   1:37:01  Checking cover reachability in step 8..
##   1:37:07  Reached cover statement at SignalTracker.sv:6065.22-6066.85 ($cover$SignalTracker.sv:6065$44918) in step 8.
##   1:37:07  Reached cover statement at SignalTracker.sv:6887.22-6888.78 ($cover$SignalTracker.sv:6887$45192) in step 8.
##   1:37:07  Writing trace to VCD file: engine_0/trace447.vcd
##   1:37:14  Writing trace to Verilog testbench: engine_0/trace447_tb.v
##   1:37:15  Writing trace to constraints file: engine_0/trace447.smtc
##   1:37:16  Checking cover reachability in step 8..
##   1:37:23  Reached cover statement at SignalTracker.sv:3827.22-3828.92 ($cover$SignalTracker.sv:3827$44172) in step 8.
##   1:37:23  Reached cover statement at SignalTracker.sv:3839.22-3840.89 ($cover$SignalTracker.sv:3839$44176) in step 8.
##   1:37:23  Reached cover statement at SignalTracker.sv:3845.22-3846.97 ($cover$SignalTracker.sv:3845$44178) in step 8.
##   1:37:23  Writing trace to VCD file: engine_0/trace448.vcd
##   1:37:30  Writing trace to Verilog testbench: engine_0/trace448_tb.v
##   1:37:32  Writing trace to constraints file: engine_0/trace448.smtc
##   1:37:33  Checking cover reachability in step 8..
##   1:37:39  Reached cover statement at SignalTracker.sv:3821.22-3822.85 ($cover$SignalTracker.sv:3821$44170) in step 8.
##   1:37:39  Writing trace to VCD file: engine_0/trace449.vcd
##   1:37:46  Writing trace to Verilog testbench: engine_0/trace449_tb.v
##   1:37:48  Writing trace to constraints file: engine_0/trace449.smtc
##   1:37:49  Checking cover reachability in step 8..
##   1:37:55  Reached cover statement at SignalTracker.sv:4043.22-4044.92 ($cover$SignalTracker.sv:4043$44244) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4052.22-4053.83 ($cover$SignalTracker.sv:4052$44247) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4055.22-4056.101 ($cover$SignalTracker.sv:4055$44248) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4094.22-4095.98 ($cover$SignalTracker.sv:4094$44261) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4109.22-4110.79 ($cover$SignalTracker.sv:4109$44266) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4115.22-4116.96 ($cover$SignalTracker.sv:4115$44268) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4127.22-4128.91 ($cover$SignalTracker.sv:4127$44272) in step 8.
##   1:37:55  Reached cover statement at SignalTracker.sv:4151.22-4152.77 ($cover$SignalTracker.sv:4151$44280) in step 8.
##   1:37:55  Writing trace to VCD file: engine_0/trace450.vcd
##   1:38:02  Writing trace to Verilog testbench: engine_0/trace450_tb.v
##   1:38:04  Writing trace to constraints file: engine_0/trace450.smtc
##   1:38:05  Checking cover reachability in step 8..
##   1:38:12  Reached cover statement at SignalTracker.sv:4064.22-4065.92 ($cover$SignalTracker.sv:4064$44251) in step 8.
##   1:38:12  Reached cover statement at SignalTracker.sv:4082.22-4083.97 ($cover$SignalTracker.sv:4082$44257) in step 8.
##   1:38:12  Reached cover statement at SignalTracker.sv:9338.22-9339.89 ($cover$SignalTracker.sv:9338$46009) in step 8.
##   1:38:12  Reached cover statement at SignalTracker.sv:9353.22-9354.94 ($cover$SignalTracker.sv:9353$46014) in step 8.
##   1:38:12  Writing trace to VCD file: engine_0/trace451.vcd
##   1:38:19  Writing trace to Verilog testbench: engine_0/trace451_tb.v
##   1:38:20  Writing trace to constraints file: engine_0/trace451.smtc
##   1:38:21  Checking cover reachability in step 8..
##   1:38:27  Reached cover statement at SignalTracker.sv:4049.22-4050.83 ($cover$SignalTracker.sv:4049$44246) in step 8.
##   1:38:27  Writing trace to VCD file: engine_0/trace452.vcd
##   1:38:35  Writing trace to Verilog testbench: engine_0/trace452_tb.v
##   1:38:36  Writing trace to constraints file: engine_0/trace452.smtc
##   1:38:37  Checking cover reachability in step 8..
##   1:38:43  Reached cover statement at SignalTracker.sv:4112.22-4113.82 ($cover$SignalTracker.sv:4112$44267) in step 8.
##   1:38:43  Writing trace to VCD file: engine_0/trace453.vcd
##   1:38:50  Writing trace to Verilog testbench: engine_0/trace453_tb.v
##   1:38:52  Writing trace to constraints file: engine_0/trace453.smtc
##   1:38:53  Checking cover reachability in step 8..
##   1:38:59  Reached cover statement at SignalTracker.sv:4532.22-4533.83 ($cover$SignalTracker.sv:4532$44407) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4535.22-4536.83 ($cover$SignalTracker.sv:4535$44408) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4538.22-4539.101 ($cover$SignalTracker.sv:4538$44409) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4574.22-4575.98 ($cover$SignalTracker.sv:4574$44421) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4589.22-4590.79 ($cover$SignalTracker.sv:4589$44426) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4595.22-4596.96 ($cover$SignalTracker.sv:4595$44428) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4607.22-4608.91 ($cover$SignalTracker.sv:4607$44432) in step 8.
##   1:38:59  Reached cover statement at SignalTracker.sv:4631.22-4632.77 ($cover$SignalTracker.sv:4631$44440) in step 8.
##   1:38:59  Writing trace to VCD file: engine_0/trace454.vcd
##   1:39:06  Writing trace to Verilog testbench: engine_0/trace454_tb.v
##   1:39:08  Writing trace to constraints file: engine_0/trace454.smtc
##   1:39:09  Checking cover reachability in step 8..
##   1:39:15  Reached cover statement at SignalTracker.sv:4442.22-4443.89 ($cover$SignalTracker.sv:4442$44377) in step 8.
##   1:39:15  Reached cover statement at SignalTracker.sv:8801.22-8802.86 ($cover$SignalTracker.sv:8801$45830) in step 8.
##   1:39:15  Writing trace to VCD file: engine_0/trace455.vcd
##   1:39:22  Writing trace to Verilog testbench: engine_0/trace455_tb.v
##   1:39:25  Writing trace to constraints file: engine_0/trace455.smtc
##   1:39:26  Checking cover reachability in step 8..
##   1:39:32  Reached cover statement at SignalTracker.sv:4565.22-4566.96 ($cover$SignalTracker.sv:4565$44418) in step 8.
##   1:39:32  Reached cover statement at SignalTracker.sv:4571.22-4572.96 ($cover$SignalTracker.sv:4571$44420) in step 8.
##   1:39:32  Writing trace to VCD file: engine_0/trace456.vcd
##   1:39:39  Writing trace to Verilog testbench: engine_0/trace456_tb.v
##   1:39:41  Writing trace to constraints file: engine_0/trace456.smtc
##   1:39:42  Checking cover reachability in step 8..
##   1:39:49  Reached cover statement at SignalTracker.sv:3842.22-3843.90 ($cover$SignalTracker.sv:3842$44177) in step 8.
##   1:39:49  Writing trace to VCD file: engine_0/trace457.vcd
##   1:39:56  Writing trace to Verilog testbench: engine_0/trace457_tb.v
##   1:39:57  Writing trace to constraints file: engine_0/trace457.smtc
##   1:39:58  Checking cover reachability in step 8..
##   1:40:05  Reached cover statement at SignalTracker.sv:4322.22-4323.90 ($cover$SignalTracker.sv:4322$44337) in step 8.
##   1:40:05  Reached cover statement at SignalTracker.sv:8687.22-8688.87 ($cover$SignalTracker.sv:8687$45792) in step 8.
##   1:40:05  Writing trace to VCD file: engine_0/trace458.vcd
##   1:40:12  Writing trace to Verilog testbench: engine_0/trace458_tb.v
##   1:40:13  Writing trace to constraints file: engine_0/trace458.smtc
##   1:40:15  Checking cover reachability in step 8..
##   1:40:21  Reached cover statement at SignalTracker.sv:5726.22-5727.89 ($cover$SignalTracker.sv:5726$44805) in step 8.
##   1:40:21  Reached cover statement at SignalTracker.sv:5729.22-5730.89 ($cover$SignalTracker.sv:5729$44806) in step 8.
##   1:40:21  Reached cover statement at SignalTracker.sv:5732.22-5733.90 ($cover$SignalTracker.sv:5732$44807) in step 8.
##   1:40:21  Reached cover statement at SignalTracker.sv:8471.22-8472.88 ($cover$SignalTracker.sv:8471$45720) in step 8.
##   1:40:21  Writing trace to VCD file: engine_0/trace459.vcd
##   1:40:28  Writing trace to Verilog testbench: engine_0/trace459_tb.v
##   1:40:30  Writing trace to constraints file: engine_0/trace459.smtc
##   1:40:31  Checking cover reachability in step 8..
##   1:40:38  Reached cover statement at SignalTracker.sv:3122.22-3123.85 ($cover$SignalTracker.sv:3122$43937) in step 8.
##   1:40:38  Reached cover statement at SignalTracker.sv:8354.22-8355.83 ($cover$SignalTracker.sv:8354$45681) in step 8.
##   1:40:38  Writing trace to VCD file: engine_0/trace460.vcd
##   1:40:45  Writing trace to Verilog testbench: engine_0/trace460_tb.v
##   1:40:47  Writing trace to constraints file: engine_0/trace460.smtc
##   1:40:48  Checking cover reachability in step 8..
##   1:40:54  Reached cover statement at SignalTracker.sv:4547.22-4548.92 ($cover$SignalTracker.sv:4547$44412) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:4553.22-4554.89 ($cover$SignalTracker.sv:4553$44414) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:4559.22-4560.90 ($cover$SignalTracker.sv:4559$44416) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:4562.22-4563.97 ($cover$SignalTracker.sv:4562$44417) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:8357.22-8358.87 ($cover$SignalTracker.sv:8357$45682) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:8363.22-8364.88 ($cover$SignalTracker.sv:8363$45684) in step 8.
##   1:40:54  Reached cover statement at SignalTracker.sv:8366.22-8367.95 ($cover$SignalTracker.sv:8366$45685) in step 8.
##   1:40:54  Writing trace to VCD file: engine_0/trace461.vcd
##   1:41:01  Writing trace to Verilog testbench: engine_0/trace461_tb.v
##   1:41:03  Writing trace to constraints file: engine_0/trace461.smtc
##   1:41:04  Checking cover reachability in step 8..
##   1:41:11  Reached cover statement at SignalTracker.sv:3479.22-3480.89 ($cover$SignalTracker.sv:3479$44056) in step 8.
##   1:41:11  Writing trace to VCD file: engine_0/trace462.vcd
##   1:41:18  Writing trace to Verilog testbench: engine_0/trace462_tb.v
##   1:41:19  Writing trace to constraints file: engine_0/trace462.smtc
##   1:41:20  Checking cover reachability in step 8..
##   1:41:27  Reached cover statement at SignalTracker.sv:5021.22-5022.92 ($cover$SignalTracker.sv:5021$44570) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:5030.22-5031.89 ($cover$SignalTracker.sv:5030$44573) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:5036.22-5037.90 ($cover$SignalTracker.sv:5036$44575) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:5039.22-5040.97 ($cover$SignalTracker.sv:5039$44576) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:5042.22-5043.96 ($cover$SignalTracker.sv:5042$44577) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:5048.22-5049.96 ($cover$SignalTracker.sv:5048$44579) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:8144.22-8145.87 ($cover$SignalTracker.sv:8144$45611) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:8150.22-8151.88 ($cover$SignalTracker.sv:8150$45613) in step 8.
##   1:41:27  Reached cover statement at SignalTracker.sv:8153.22-8154.95 ($cover$SignalTracker.sv:8153$45614) in step 8.
##   1:41:27  Writing trace to VCD file: engine_0/trace463.vcd
##   1:41:34  Writing trace to Verilog testbench: engine_0/trace463_tb.v
##   1:41:36  Writing trace to constraints file: engine_0/trace463.smtc
##   1:41:37  Checking cover reachability in step 8..
##   1:41:43  Reached cover statement at SignalTracker.sv:3227.22-3228.85 ($cover$SignalTracker.sv:3227$43972) in step 8.
##   1:41:43  Reached cover statement at SignalTracker.sv:8243.22-8244.83 ($cover$SignalTracker.sv:8243$45644) in step 8.
##   1:41:43  Writing trace to VCD file: engine_0/trace464.vcd
##   1:41:51  Writing trace to Verilog testbench: engine_0/trace464_tb.v
##   1:41:52  Writing trace to constraints file: engine_0/trace464.smtc
##   1:41:53  Checking cover reachability in step 8..
##   1:42:00  Reached cover statement at SignalTracker.sv:3248.22-3249.89 ($cover$SignalTracker.sv:3248$43979) in step 8.
##   1:42:00  Reached cover statement at SignalTracker.sv:8258.22-8259.87 ($cover$SignalTracker.sv:8258$45649) in step 8.
##   1:42:00  Writing trace to VCD file: engine_0/trace465.vcd
##   1:42:08  Writing trace to Verilog testbench: engine_0/trace465_tb.v
##   1:42:09  Writing trace to constraints file: engine_0/trace465.smtc
##   1:42:10  Checking cover reachability in step 8..
##   1:42:18  Reached cover statement at SignalTracker.sv:3254.22-3255.90 ($cover$SignalTracker.sv:3254$43981) in step 8.
##   1:42:18  Reached cover statement at SignalTracker.sv:3257.22-3258.97 ($cover$SignalTracker.sv:3257$43982) in step 8.
##   1:42:18  Reached cover statement at SignalTracker.sv:8264.22-8265.88 ($cover$SignalTracker.sv:8264$45651) in step 8.
##   1:42:18  Reached cover statement at SignalTracker.sv:8267.22-8268.95 ($cover$SignalTracker.sv:8267$45652) in step 8.
##   1:42:18  Writing trace to VCD file: engine_0/trace466.vcd
##   1:42:25  Writing trace to Verilog testbench: engine_0/trace466_tb.v
##   1:42:27  Writing trace to constraints file: engine_0/trace466.smtc
##   1:42:28  Checking cover reachability in step 8..
##   1:42:34  Reached cover statement at SignalTracker.sv:3362.22-3363.89 ($cover$SignalTracker.sv:3362$44017) in step 8.
##   1:42:34  Writing trace to VCD file: engine_0/trace467.vcd
##   1:42:41  Writing trace to Verilog testbench: engine_0/trace467_tb.v
##   1:42:43  Writing trace to constraints file: engine_0/trace467.smtc
##   1:42:44  Checking cover reachability in step 8..
##   1:42:51  Reached cover statement at SignalTracker.sv:3485.22-3486.90 ($cover$SignalTracker.sv:3485$44058) in step 8.
##   1:42:51  Reached cover statement at SignalTracker.sv:3488.22-3489.97 ($cover$SignalTracker.sv:3488$44059) in step 8.
##   1:42:51  Writing trace to VCD file: engine_0/trace468.vcd
##   1:42:58  Writing trace to Verilog testbench: engine_0/trace468_tb.v
##   1:43:00  Writing trace to constraints file: engine_0/trace468.smtc
##   1:43:01  Checking cover reachability in step 8..
##   1:43:08  Reached cover statement at SignalTracker.sv:1664.22-1665.85 ($cover$SignalTracker.sv:1664$43451) in step 8.
##   1:43:08  Reached cover statement at SignalTracker.sv:9845.22-9846.90 ($cover$SignalTracker.sv:9845$46178) in step 8.
##   1:43:08  Writing trace to VCD file: engine_0/trace469.vcd
##   1:43:16  Writing trace to Verilog testbench: engine_0/trace469_tb.v
##   1:43:18  Writing trace to constraints file: engine_0/trace469.smtc
##   1:43:19  Checking cover reachability in step 8..
##   1:43:29  Reached cover statement at SignalTracker.sv:2429.22-2430.89 ($cover$SignalTracker.sv:2429$43706) in step 8.
##   1:43:29  Writing trace to VCD file: engine_0/trace470.vcd
##   1:43:39  Writing trace to Verilog testbench: engine_0/trace470_tb.v
##   1:43:42  Writing trace to constraints file: engine_0/trace470.smtc
##   1:43:45  Checking cover reachability in step 8..
##   1:43:54  Reached cover statement at SignalTracker.sv:3020.22-3021.89 ($cover$SignalTracker.sv:3020$43903) in step 8.
##   1:43:54  Reached cover statement at SignalTracker.sv:3026.22-3027.90 ($cover$SignalTracker.sv:3026$43905) in step 8.
##   1:43:54  Reached cover statement at SignalTracker.sv:3029.22-3030.97 ($cover$SignalTracker.sv:3029$43906) in step 8.
##   1:43:54  Writing trace to VCD file: engine_0/trace471.vcd
##   1:44:02  Writing trace to Verilog testbench: engine_0/trace471_tb.v
##   1:44:04  Writing trace to constraints file: engine_0/trace471.smtc
##   1:44:05  Checking cover reachability in step 8..
##   1:44:12  Reached cover statement at SignalTracker.sv:5237.22-5238.83 ($cover$SignalTracker.sv:5237$44642) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5240.22-5241.83 ($cover$SignalTracker.sv:5240$44643) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5246.22-5247.101 ($cover$SignalTracker.sv:5246$44645) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5255.22-5256.93 ($cover$SignalTracker.sv:5255$44648) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5258.22-5259.93 ($cover$SignalTracker.sv:5258$44649) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5294.22-5295.98 ($cover$SignalTracker.sv:5294$44661) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5300.22-5301.79 ($cover$SignalTracker.sv:5300$44663) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5306.22-5307.96 ($cover$SignalTracker.sv:5306$44665) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5318.22-5319.91 ($cover$SignalTracker.sv:5318$44669) in step 8.
##   1:44:12  Reached cover statement at SignalTracker.sv:5342.22-5343.77 ($cover$SignalTracker.sv:5342$44677) in step 8.
##   1:44:12  Writing trace to VCD file: engine_0/trace472.vcd
##   1:44:22  Writing trace to Verilog testbench: engine_0/trace472_tb.v
##   1:44:24  Writing trace to constraints file: engine_0/trace472.smtc
##   1:44:26  Checking cover reachability in step 8..
##   1:44:34  Reached cover statement at SignalTracker.sv:1889.22-1890.85 ($cover$SignalTracker.sv:1889$43526) in step 8.
##   1:44:34  Reached cover statement at SignalTracker.sv:9557.22-9558.91 ($cover$SignalTracker.sv:9557$46082) in step 8.
##   1:44:34  Writing trace to VCD file: engine_0/trace473.vcd
##   1:44:44  Writing trace to Verilog testbench: engine_0/trace473_tb.v
##   1:44:46  Writing trace to constraints file: engine_0/trace473.smtc
##   1:44:47  Checking cover reachability in step 8..
##   1:44:54  Reached cover statement at SignalTracker.sv:3368.22-3369.90 ($cover$SignalTracker.sv:3368$44019) in step 8.
##   1:44:54  Reached cover statement at SignalTracker.sv:3371.22-3372.97 ($cover$SignalTracker.sv:3371$44020) in step 8.
##   1:44:54  Writing trace to VCD file: engine_0/trace474.vcd
##   1:45:01  Writing trace to Verilog testbench: engine_0/trace474_tb.v
##   1:45:03  Writing trace to constraints file: engine_0/trace474.smtc
##   1:45:04  Checking cover reachability in step 8..
##   1:45:11  Reached cover statement at SignalTracker.sv:6647.22-6648.84 ($cover$SignalTracker.sv:6647$45112) in step 8.
##   1:45:11  Reached cover statement at SignalTracker.sv:9455.22-9456.88 ($cover$SignalTracker.sv:9455$46048) in step 8.
##   1:45:11  Writing trace to VCD file: engine_0/trace475.vcd
##   1:45:19  Writing trace to Verilog testbench: engine_0/trace475_tb.v
##   1:45:21  Writing trace to constraints file: engine_0/trace475.smtc
##   1:45:22  Checking cover reachability in step 8..
##   1:45:30  Reached cover statement at SignalTracker.sv:2837.22-2838.89 ($cover$SignalTracker.sv:2837$43842) in step 8.
##   1:45:30  Reached cover statement at SignalTracker.sv:2843.22-2844.90 ($cover$SignalTracker.sv:2843$43844) in step 8.
##   1:45:30  Reached cover statement at SignalTracker.sv:2846.22-2847.97 ($cover$SignalTracker.sv:2846$43845) in step 8.
##   1:45:30  Writing trace to VCD file: engine_0/trace476.vcd
##   1:45:38  Writing trace to Verilog testbench: engine_0/trace476_tb.v
##   1:45:41  Writing trace to constraints file: engine_0/trace476.smtc
##   1:45:43  Checking cover reachability in step 8..
##   1:45:51  Reached cover statement at SignalTracker.sv:2825.22-2826.85 ($cover$SignalTracker.sv:2825$43838) in step 8.
##   1:45:51  Writing trace to VCD file: engine_0/trace477.vcd
##   1:45:59  Writing trace to Verilog testbench: engine_0/trace477_tb.v
##   1:46:00  Writing trace to constraints file: engine_0/trace477.smtc
##   1:46:02  Checking cover reachability in step 8..
##   1:46:09  Reached cover statement at SignalTracker.sv:5609.22-5610.89 ($cover$SignalTracker.sv:5609$44766) in step 8.
##   1:46:09  Writing trace to VCD file: engine_0/trace478.vcd
##   1:46:17  Writing trace to Verilog testbench: engine_0/trace478_tb.v
##   1:46:19  Writing trace to constraints file: engine_0/trace478.smtc
##   1:46:20  Checking cover reachability in step 8..
##   1:46:27  Reached cover statement at SignalTracker.sv:4556.22-4557.89 ($cover$SignalTracker.sv:4556$44415) in step 8.
##   1:46:27  Reached cover statement at SignalTracker.sv:8360.22-8361.87 ($cover$SignalTracker.sv:8360$45683) in step 8.
##   1:46:27  Writing trace to VCD file: engine_0/trace479.vcd
##   1:46:37  Writing trace to Verilog testbench: engine_0/trace479_tb.v
##   1:46:40  Writing trace to constraints file: engine_0/trace479.smtc
##   1:46:41  Checking cover reachability in step 8..
##   1:46:49  Reached cover statement at SignalTracker.sv:4568.22-4569.96 ($cover$SignalTracker.sv:4568$44419) in step 8.
##   1:46:49  Writing trace to VCD file: engine_0/trace480.vcd
##   1:46:57  Writing trace to Verilog testbench: engine_0/trace480_tb.v
##   1:46:59  Writing trace to constraints file: engine_0/trace480.smtc
##   1:47:00  Checking cover reachability in step 8..
##   1:47:08  Reached cover statement at SignalTracker.sv:4058.22-4059.85 ($cover$SignalTracker.sv:4058$44249) in step 8.
##   1:47:08  Reached cover statement at SignalTracker.sv:9332.22-9333.82 ($cover$SignalTracker.sv:9332$46007) in step 8.
##   1:47:08  Writing trace to VCD file: engine_0/trace481.vcd
##   1:47:16  Writing trace to Verilog testbench: engine_0/trace481_tb.v
##   1:47:18  Writing trace to constraints file: engine_0/trace481.smtc
##   1:47:19  Checking cover reachability in step 8..
##   1:47:28  Reached cover statement at SignalTracker.sv:3347.22-3348.85 ($cover$SignalTracker.sv:3347$44012) in step 8.
##   1:47:28  Reached cover statement at SignalTracker.sv:8135.22-8136.83 ($cover$SignalTracker.sv:8135$45608) in step 8.
##   1:47:28  Writing trace to VCD file: engine_0/trace482.vcd
##   1:47:36  Writing trace to Verilog testbench: engine_0/trace482_tb.v
##   1:47:38  Writing trace to constraints file: engine_0/trace482.smtc
##   1:47:40  Checking cover reachability in step 8..
##   1:47:47  Reached cover statement at SignalTracker.sv:2054.22-2055.84 ($cover$SignalTracker.sv:2054$43581) in step 8.
##   1:47:47  Writing trace to VCD file: engine_0/trace483.vcd
##   1:47:56  Writing trace to Verilog testbench: engine_0/trace483_tb.v
##   1:47:58  Writing trace to constraints file: engine_0/trace483.smtc
##   1:47:59  Checking cover reachability in step 8..
##   1:48:06  Reached cover statement at SignalTracker.sv:3464.22-3465.85 ($cover$SignalTracker.sv:3464$44051) in step 8.
##   1:48:07  Writing trace to VCD file: engine_0/trace484.vcd
##   1:48:15  Writing trace to Verilog testbench: engine_0/trace484_tb.v
##   1:48:17  Writing trace to constraints file: engine_0/trace484.smtc
##   1:48:19  Checking cover reachability in step 8..
##   1:48:26  Reached cover statement at SignalTracker.sv:3470.22-3471.92 ($cover$SignalTracker.sv:3470$44053) in step 8.
##   1:48:26  Writing trace to VCD file: engine_0/trace485.vcd
##   1:48:34  Writing trace to Verilog testbench: engine_0/trace485_tb.v
##   1:48:36  Writing trace to constraints file: engine_0/trace485.smtc
##   1:48:38  Checking cover reachability in step 8..
##   1:48:46  Reached cover statement at SignalTracker.sv:3698.22-3699.85 ($cover$SignalTracker.sv:3698$44129) in step 8.
##   1:48:46  Reached cover statement at SignalTracker.sv:9002.22-9003.82 ($cover$SignalTracker.sv:9002$45897) in step 8.
##   1:48:46  Writing trace to VCD file: engine_0/trace486.vcd
##   1:48:56  Writing trace to Verilog testbench: engine_0/trace486_tb.v
##   1:48:58  Writing trace to constraints file: engine_0/trace486.smtc
##   1:49:00  Checking cover reachability in step 8..
##   1:49:09  Reached cover statement at SignalTracker.sv:3707.22-3708.92 ($cover$SignalTracker.sv:3707$44132) in step 8.
##   1:49:09  Reached cover statement at SignalTracker.sv:9008.22-9009.89 ($cover$SignalTracker.sv:9008$45899) in step 8.
##   1:49:09  Writing trace to VCD file: engine_0/trace487.vcd
##   1:49:18  Writing trace to Verilog testbench: engine_0/trace487_tb.v
##   1:49:20  Writing trace to constraints file: engine_0/trace487.smtc
##   1:49:22  Checking cover reachability in step 8..
##   1:49:30  Reached cover statement at SignalTracker.sv:13919.22-13920.93 ($cover$SignalTracker.sv:13919$47536) in step 8.
##   1:49:30  Reached cover statement at SignalTracker.sv:4205.22-4206.88 ($cover$SignalTracker.sv:4205$44298) in step 8.
##   1:49:30  Writing trace to VCD file: engine_0/trace488.vcd
##   1:49:39  Writing trace to Verilog testbench: engine_0/trace488_tb.v
##   1:49:40  Writing trace to constraints file: engine_0/trace488.smtc
##   1:49:42  Checking cover reachability in step 8..
##   1:49:52  Reached cover statement at SignalTracker.sv:2543.22-2544.89 ($cover$SignalTracker.sv:2543$43744) in step 8.
##   1:49:52  Writing trace to VCD file: engine_0/trace489.vcd
##   1:50:01  Writing trace to Verilog testbench: engine_0/trace489_tb.v
##   1:50:03  Writing trace to constraints file: engine_0/trace489.smtc
##   1:50:04  Checking cover reachability in step 8..
##   1:50:12  Reached cover statement at SignalTracker.sv:6392.22-6393.92 ($cover$SignalTracker.sv:6392$45027) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:6446.22-6447.96 ($cover$SignalTracker.sv:6446$45045) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:6449.22-6450.96 ($cover$SignalTracker.sv:6449$45046) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:6452.22-6453.96 ($cover$SignalTracker.sv:6452$45047) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:7373.22-7374.82 ($cover$SignalTracker.sv:7373$45354) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:7427.22-7428.86 ($cover$SignalTracker.sv:7427$45372) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:7430.22-7431.86 ($cover$SignalTracker.sv:7430$45373) in step 8.
##   1:50:12  Reached cover statement at SignalTracker.sv:7433.22-7434.86 ($cover$SignalTracker.sv:7433$45374) in step 8.
##   1:50:12  Writing trace to VCD file: engine_0/trace490.vcd
##   1:50:21  Writing trace to Verilog testbench: engine_0/trace490_tb.v
##   1:50:22  Writing trace to constraints file: engine_0/trace490.smtc
##   1:50:24  Checking cover reachability in step 8..
##   1:50:32  Reached cover statement at SignalTracker.sv:5117.22-5118.92 ($cover$SignalTracker.sv:5117$44602) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5126.22-5127.83 ($cover$SignalTracker.sv:5126$44605) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5129.22-5130.101 ($cover$SignalTracker.sv:5129$44606) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5174.22-5175.98 ($cover$SignalTracker.sv:5174$44621) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5180.22-5181.79 ($cover$SignalTracker.sv:5180$44623) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5186.22-5187.96 ($cover$SignalTracker.sv:5186$44625) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5198.22-5199.91 ($cover$SignalTracker.sv:5198$44629) in step 8.
##   1:50:32  Reached cover statement at SignalTracker.sv:5222.22-5223.77 ($cover$SignalTracker.sv:5222$44637) in step 8.
##   1:50:32  Writing trace to VCD file: engine_0/trace491.vcd
##   1:50:40  Writing trace to Verilog testbench: engine_0/trace491_tb.v
##   1:50:43  Writing trace to constraints file: engine_0/trace491.smtc
##   1:50:45  Checking cover reachability in step 8..
##   1:50:53  Reached cover statement at SignalTracker.sv:5123.22-5124.83 ($cover$SignalTracker.sv:5123$44604) in step 8.
##   1:50:53  Writing trace to VCD file: engine_0/trace492.vcd
##   1:51:02  Writing trace to Verilog testbench: engine_0/trace492_tb.v
##   1:51:04  Writing trace to constraints file: engine_0/trace492.smtc
##   1:51:05  Checking cover reachability in step 8..
##   1:51:12  Reached cover statement at SignalTracker.sv:5132.22-5133.85 ($cover$SignalTracker.sv:5132$44607) in step 8.
##   1:51:12  Writing trace to VCD file: engine_0/trace493.vcd
##   1:51:21  Writing trace to Verilog testbench: engine_0/trace493_tb.v
##   1:51:22  Writing trace to constraints file: engine_0/trace493.smtc
##   1:51:24  Checking cover reachability in step 8..
##   1:51:31  Reached cover statement at SignalTracker.sv:5135.22-5136.93 ($cover$SignalTracker.sv:5135$44608) in step 8.
##   1:51:31  Writing trace to VCD file: engine_0/trace494.vcd
##   1:51:40  Writing trace to Verilog testbench: engine_0/trace494_tb.v
##   1:51:42  Writing trace to constraints file: engine_0/trace494.smtc
##   1:51:43  Checking cover reachability in step 8..
##   1:51:50  Reached cover statement at SignalTracker.sv:5165.22-5166.96 ($cover$SignalTracker.sv:5165$44618) in step 8.
##   1:51:50  Reached cover statement at SignalTracker.sv:5183.22-5184.82 ($cover$SignalTracker.sv:5183$44624) in step 8.
##   1:51:50  Writing trace to VCD file: engine_0/trace495.vcd
##   1:51:59  Writing trace to Verilog testbench: engine_0/trace495_tb.v
##   1:52:01  Writing trace to constraints file: engine_0/trace495.smtc
##   1:52:02  Checking cover reachability in step 8..
##   1:52:10  Reached cover statement at SignalTracker.sv:5168.22-5169.96 ($cover$SignalTracker.sv:5168$44619) in step 8.
##   1:52:10  Writing trace to VCD file: engine_0/trace496.vcd
##   1:52:19  Writing trace to Verilog testbench: engine_0/trace496_tb.v
##   1:52:21  Writing trace to constraints file: engine_0/trace496.smtc
##   1:52:22  Checking cover reachability in step 8..
##   1:52:31  Reached cover statement at SignalTracker.sv:3128.22-3129.89 ($cover$SignalTracker.sv:3128$43939) in step 8.
##   1:52:31  Reached cover statement at SignalTracker.sv:3134.22-3135.90 ($cover$SignalTracker.sv:3134$43941) in step 8.
##   1:52:31  Reached cover statement at SignalTracker.sv:3137.22-3138.97 ($cover$SignalTracker.sv:3137$43942) in step 8.
##   1:52:31  Writing trace to VCD file: engine_0/trace497.vcd
##   1:52:39  Writing trace to Verilog testbench: engine_0/trace497_tb.v
##   1:52:42  Writing trace to constraints file: engine_0/trace497.smtc
##   1:52:43  Checking cover reachability in step 8..
##   1:52:50  Reached cover statement at SignalTracker.sv:5171.22-5172.96 ($cover$SignalTracker.sv:5171$44620) in step 8.
##   1:52:50  Writing trace to VCD file: engine_0/trace498.vcd
##   1:52:59  Writing trace to Verilog testbench: engine_0/trace498_tb.v
##   1:53:01  Writing trace to constraints file: engine_0/trace498.smtc
##   1:53:02  Checking cover reachability in step 8..
##   1:53:09  Reached cover statement at SignalTracker.sv:5153.22-5154.89 ($cover$SignalTracker.sv:5153$44614) in step 8.
##   1:53:09  Reached cover statement at SignalTracker.sv:5159.22-5160.90 ($cover$SignalTracker.sv:5159$44616) in step 8.
##   1:53:09  Reached cover statement at SignalTracker.sv:5162.22-5163.97 ($cover$SignalTracker.sv:5162$44617) in step 8.
##   1:53:09  Writing trace to VCD file: engine_0/trace499.vcd
##   1:53:19  Writing trace to Verilog testbench: engine_0/trace499_tb.v
##   1:53:21  Writing trace to constraints file: engine_0/trace499.smtc
##   1:53:22  Checking cover reachability in step 8..
##   1:53:31  Reached cover statement at SignalTracker.sv:5231.22-5232.92 ($cover$SignalTracker.sv:5231$44640) in step 8.
##   1:53:31  Writing trace to VCD file: engine_0/trace500.vcd
##   1:53:44  Writing trace to Verilog testbench: engine_0/trace500_tb.v
##   1:53:46  Writing trace to constraints file: engine_0/trace500.smtc
##   1:53:47  Checking cover reachability in step 8..
##   1:53:56  Reached cover statement at SignalTracker.sv:5252.22-5253.85 ($cover$SignalTracker.sv:5252$44647) in step 8.
##   1:53:56  Writing trace to VCD file: engine_0/trace501.vcd
##   1:54:04  Writing trace to Verilog testbench: engine_0/trace501_tb.v
##   1:54:05  Writing trace to constraints file: engine_0/trace501.smtc
##   1:54:07  Checking cover reachability in step 8..
##   1:54:14  Reached cover statement at SignalTracker.sv:5285.22-5286.96 ($cover$SignalTracker.sv:5285$44658) in step 8.
##   1:54:14  Reached cover statement at SignalTracker.sv:5291.22-5292.96 ($cover$SignalTracker.sv:5291$44660) in step 8.
##   1:54:14  Writing trace to VCD file: engine_0/trace502.vcd
##   1:54:23  Writing trace to Verilog testbench: engine_0/trace502_tb.v
##   1:54:25  Writing trace to constraints file: engine_0/trace502.smtc
##   1:54:26  Checking cover reachability in step 8..
##   1:54:34  Reached cover statement at SignalTracker.sv:5288.22-5289.96 ($cover$SignalTracker.sv:5288$44659) in step 8.
##   1:54:34  Writing trace to VCD file: engine_0/trace503.vcd
##   1:54:44  Writing trace to Verilog testbench: engine_0/trace503_tb.v
##   1:54:46  Writing trace to constraints file: engine_0/trace503.smtc
##   1:54:48  Checking cover reachability in step 8..
##   1:54:55  Reached cover statement at SignalTracker.sv:5303.22-5304.82 ($cover$SignalTracker.sv:5303$44664) in step 8.
##   1:54:55  Writing trace to VCD file: engine_0/trace504.vcd
##   1:55:04  Writing trace to Verilog testbench: engine_0/trace504_tb.v
##   1:55:06  Writing trace to constraints file: engine_0/trace504.smtc
##   1:55:09  Checking cover reachability in step 8..
##   1:55:17  Reached cover statement at SignalTracker.sv:5351.22-5352.92 ($cover$SignalTracker.sv:5351$44680) in step 8.
##   1:55:17  Reached cover statement at SignalTracker.sv:8438.22-8439.90 ($cover$SignalTracker.sv:8438$45709) in step 8.
##   1:55:17  Writing trace to VCD file: engine_0/trace505.vcd
##   1:55:25  Writing trace to Verilog testbench: engine_0/trace505_tb.v
##   1:55:27  Writing trace to constraints file: engine_0/trace505.smtc
##   1:55:28  Checking cover reachability in step 8..
##   1:55:35  Reached cover statement at SignalTracker.sv:5372.22-5373.85 ($cover$SignalTracker.sv:5372$44687) in step 8.
##   1:55:35  Reached cover statement at SignalTracker.sv:8459.22-8460.83 ($cover$SignalTracker.sv:8459$45716) in step 8.
##   1:55:35  Writing trace to VCD file: engine_0/trace506.vcd
##   1:55:42  Writing trace to Verilog testbench: engine_0/trace506_tb.v
##   1:55:44  Writing trace to constraints file: engine_0/trace506.smtc
##   1:55:46  Checking cover reachability in step 8..
##   1:55:53  Reached cover statement at SignalTracker.sv:3131.22-3132.89 ($cover$SignalTracker.sv:3131$43940) in step 8.
##   1:55:53  Writing trace to VCD file: engine_0/trace507.vcd
##   1:56:01  Writing trace to Verilog testbench: engine_0/trace507_tb.v
##   1:56:04  Writing trace to constraints file: engine_0/trace507.smtc
##   1:56:06  Checking cover reachability in step 8..
##   1:56:13  Reached cover statement at SignalTracker.sv:4526.22-4527.92 ($cover$SignalTracker.sv:4526$44405) in step 8.
##   1:56:13  Writing trace to VCD file: engine_0/trace508.vcd
##   1:56:22  Writing trace to Verilog testbench: engine_0/trace508_tb.v
##   1:56:24  Writing trace to constraints file: engine_0/trace508.smtc
##   1:56:25  Checking cover reachability in step 8..
##   1:56:32  Reached cover statement at SignalTracker.sv:4541.22-4542.85 ($cover$SignalTracker.sv:4541$44410) in step 8.
##   1:56:32  Writing trace to VCD file: engine_0/trace509.vcd
##   1:56:40  Writing trace to Verilog testbench: engine_0/trace509_tb.v
##   1:56:42  Writing trace to constraints file: engine_0/trace509.smtc
##   1:56:43  Checking cover reachability in step 8..
##   1:56:50  Reached cover statement at SignalTracker.sv:4592.22-4593.82 ($cover$SignalTracker.sv:4592$44427) in step 8.
##   1:56:50  Writing trace to VCD file: engine_0/trace510.vcd
##   1:56:59  Writing trace to Verilog testbench: engine_0/trace510_tb.v
##   1:57:01  Writing trace to constraints file: engine_0/trace510.smtc
##   1:57:02  Checking cover reachability in step 8..
##   1:57:09  Reached cover statement at SignalTracker.sv:4655.22-4656.85 ($cover$SignalTracker.sv:4655$44448) in step 8.
##   1:57:09  Writing trace to VCD file: engine_0/trace511.vcd
##   1:57:17  Writing trace to Verilog testbench: engine_0/trace511_tb.v
##   1:57:19  Writing trace to constraints file: engine_0/trace511.smtc
##   1:57:20  Checking cover reachability in step 8..
##   1:57:28  Reached cover statement at SignalTracker.sv:4661.22-4662.92 ($cover$SignalTracker.sv:4661$44450) in step 8.
##   1:57:28  Reached cover statement at SignalTracker.sv:4673.22-4674.89 ($cover$SignalTracker.sv:4673$44454) in step 8.
##   1:57:28  Reached cover statement at SignalTracker.sv:4679.22-4680.90 ($cover$SignalTracker.sv:4679$44456) in step 8.
##   1:57:28  Reached cover statement at SignalTracker.sv:4682.22-4683.97 ($cover$SignalTracker.sv:4682$44457) in step 8.
##   1:57:28  Writing trace to VCD file: engine_0/trace512.vcd
##   1:57:36  Writing trace to Verilog testbench: engine_0/trace512_tb.v
##   1:57:38  Writing trace to constraints file: engine_0/trace512.smtc
##   1:57:39  Checking cover reachability in step 8..
##   1:57:47  Reached cover statement at SignalTracker.sv:6518.22-6519.83 ($cover$SignalTracker.sv:6518$45069) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6521.22-6522.83 ($cover$SignalTracker.sv:6521$45070) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6524.22-6525.101 ($cover$SignalTracker.sv:6524$45071) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6566.22-6567.98 ($cover$SignalTracker.sv:6566$45085) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6575.22-6576.79 ($cover$SignalTracker.sv:6575$45088) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6581.22-6582.96 ($cover$SignalTracker.sv:6581$45090) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6593.22-6594.91 ($cover$SignalTracker.sv:6593$45094) in step 8.
##   1:57:47  Reached cover statement at SignalTracker.sv:6617.22-6618.77 ($cover$SignalTracker.sv:6617$45102) in step 8.
##   1:57:47  Writing trace to VCD file: engine_0/trace513.vcd
##   1:57:55  Writing trace to Verilog testbench: engine_0/trace513_tb.v
##   1:57:57  Writing trace to constraints file: engine_0/trace513.smtc
##   1:57:59  Checking cover reachability in step 8..
##   1:58:06  Reached cover statement at SignalTracker.sv:5567.22-5568.92 ($cover$SignalTracker.sv:5567$44752) in step 8.
##   1:58:06  Writing trace to VCD file: engine_0/trace514.vcd
##   1:58:13  Writing trace to Verilog testbench: engine_0/trace514_tb.v
##   1:58:15  Writing trace to constraints file: engine_0/trace514.smtc
##   1:58:17  Checking cover reachability in step 8..
##   1:58:25  Reached cover statement at SignalTracker.sv:5387.22-5388.90 ($cover$SignalTracker.sv:5387$44692) in step 8.
##   1:58:25  Writing trace to VCD file: engine_0/trace515.vcd
##   1:58:34  Writing trace to Verilog testbench: engine_0/trace515_tb.v
##   1:58:36  Writing trace to constraints file: engine_0/trace515.smtc
##   1:58:37  Checking cover reachability in step 8..
##   1:58:45  Reached cover statement at SignalTracker.sv:5588.22-5589.85 ($cover$SignalTracker.sv:5588$44759) in step 8.
##   1:58:45  Writing trace to VCD file: engine_0/trace516.vcd
##   1:58:54  Writing trace to Verilog testbench: engine_0/trace516_tb.v
##   1:58:56  Writing trace to constraints file: engine_0/trace516.smtc
##   1:58:57  Checking cover reachability in step 8..
##   1:59:05  Reached cover statement at SignalTracker.sv:5684.22-5685.92 ($cover$SignalTracker.sv:5684$44791) in step 8.
##   1:59:05  Writing trace to VCD file: engine_0/trace517.vcd
##   1:59:13  Writing trace to Verilog testbench: engine_0/trace517_tb.v
##   1:59:15  Writing trace to constraints file: engine_0/trace517.smtc
##   1:59:17  Checking cover reachability in step 8..
##   1:59:24  Reached cover statement at SignalTracker.sv:5705.22-5706.85 ($cover$SignalTracker.sv:5705$44798) in step 8.
##   1:59:24  Writing trace to VCD file: engine_0/trace518.vcd
##   1:59:34  Writing trace to Verilog testbench: engine_0/trace518_tb.v
##   1:59:36  Writing trace to constraints file: engine_0/trace518.smtc
##   1:59:37  Checking cover reachability in step 8..
##   1:59:44  Reached cover statement at SignalTracker.sv:5813.22-5814.83 ($cover$SignalTracker.sv:5813$44834) in step 8.
##   1:59:45  Writing trace to VCD file: engine_0/trace519.vcd
##   1:59:53  Writing trace to Verilog testbench: engine_0/trace519_tb.v
##   1:59:55  Writing trace to constraints file: engine_0/trace519.smtc
##   1:59:56  Checking cover reachability in step 8..
##   2:00:03  Reached cover statement at SignalTracker.sv:5831.22-5832.85 ($cover$SignalTracker.sv:5831$44840) in step 8.
##   2:00:03  Writing trace to VCD file: engine_0/trace520.vcd
##   2:00:12  Writing trace to Verilog testbench: engine_0/trace520_tb.v
##   2:00:14  Writing trace to constraints file: engine_0/trace520.smtc
##   2:00:15  Checking cover reachability in step 8..
##   2:00:22  Reached cover statement at SignalTracker.sv:5858.22-5859.96 ($cover$SignalTracker.sv:5858$44849) in step 8.
##   2:00:22  Reached cover statement at SignalTracker.sv:5876.22-5877.82 ($cover$SignalTracker.sv:5876$44855) in step 8.
##   2:00:22  Reached cover statement at SignalTracker.sv:6914.22-6915.89 ($cover$SignalTracker.sv:6914$45201) in step 8.
##   2:00:22  Writing trace to VCD file: engine_0/trace521.vcd
##   2:00:31  Writing trace to Verilog testbench: engine_0/trace521_tb.v
##   2:00:33  Writing trace to constraints file: engine_0/trace521.smtc
##   2:00:35  Checking cover reachability in step 8..
##   2:00:43  Reached cover statement at SignalTracker.sv:5861.22-5862.96 ($cover$SignalTracker.sv:5861$44850) in step 8.
##   2:00:43  Reached cover statement at SignalTracker.sv:6917.22-6918.89 ($cover$SignalTracker.sv:6917$45202) in step 8.
##   2:00:43  Writing trace to VCD file: engine_0/trace522.vcd
##   2:00:51  Writing trace to Verilog testbench: engine_0/trace522_tb.v
##   2:00:53  Writing trace to constraints file: engine_0/trace522.smtc
##   2:00:54  Checking cover reachability in step 8..
##   2:01:02  Reached cover statement at SignalTracker.sv:5864.22-5865.96 ($cover$SignalTracker.sv:5864$44851) in step 8.
##   2:01:02  Reached cover statement at SignalTracker.sv:6920.22-6921.89 ($cover$SignalTracker.sv:6920$45203) in step 8.
##   2:01:02  Writing trace to VCD file: engine_0/trace523.vcd
##   2:01:10  Writing trace to Verilog testbench: engine_0/trace523_tb.v
##   2:01:12  Writing trace to constraints file: engine_0/trace523.smtc
##   2:01:13  Checking cover reachability in step 8..
##   2:01:21  Reached cover statement at SignalTracker.sv:5924.22-5925.92 ($cover$SignalTracker.sv:5924$44871) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:5933.22-5934.83 ($cover$SignalTracker.sv:5933$44874) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:5942.22-5943.101 ($cover$SignalTracker.sv:5942$44877) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:5984.22-5985.98 ($cover$SignalTracker.sv:5984$44891) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:5990.22-5991.79 ($cover$SignalTracker.sv:5990$44893) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:5996.22-5997.96 ($cover$SignalTracker.sv:5996$44895) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:6008.22-6009.91 ($cover$SignalTracker.sv:6008$44899) in step 8.
##   2:01:21  Reached cover statement at SignalTracker.sv:6032.22-6033.77 ($cover$SignalTracker.sv:6032$44907) in step 8.
##   2:01:21  Writing trace to VCD file: engine_0/trace524.vcd
##   2:01:29  Writing trace to Verilog testbench: engine_0/trace524_tb.v
##   2:01:31  Writing trace to constraints file: engine_0/trace524.smtc
##   2:01:33  Checking cover reachability in step 8..
##   2:01:41  Reached cover statement at SignalTracker.sv:5930.22-5931.83 ($cover$SignalTracker.sv:5930$44873) in step 8.
##   2:01:41  Writing trace to VCD file: engine_0/trace525.vcd
##   2:01:50  Writing trace to Verilog testbench: engine_0/trace525_tb.v
##   2:01:52  Writing trace to constraints file: engine_0/trace525.smtc
##   2:01:53  Checking cover reachability in step 8..
##   2:02:01  Reached cover statement at SignalTracker.sv:5948.22-5949.85 ($cover$SignalTracker.sv:5948$44879) in step 8.
##   2:02:01  Writing trace to VCD file: engine_0/trace526.vcd
##   2:02:08  Writing trace to Verilog testbench: engine_0/trace526_tb.v
##   2:02:11  Writing trace to constraints file: engine_0/trace526.smtc
##   2:02:12  Checking cover reachability in step 8..
##   2:02:19  Reached cover statement at SignalTracker.sv:5975.22-5976.96 ($cover$SignalTracker.sv:5975$44888) in step 8.
##   2:02:19  Reached cover statement at SignalTracker.sv:5993.22-5994.82 ($cover$SignalTracker.sv:5993$44894) in step 8.
##   2:02:19  Writing trace to VCD file: engine_0/trace527.vcd
##   2:02:29  Writing trace to Verilog testbench: engine_0/trace527_tb.v
##   2:02:31  Writing trace to constraints file: engine_0/trace527.smtc
##   2:02:32  Checking cover reachability in step 8..
##   2:02:40  Reached cover statement at SignalTracker.sv:5978.22-5979.96 ($cover$SignalTracker.sv:5978$44889) in step 8.
##   2:02:40  Writing trace to VCD file: engine_0/trace528.vcd
##   2:02:48  Writing trace to Verilog testbench: engine_0/trace528_tb.v
##   2:02:52  Writing trace to constraints file: engine_0/trace528.smtc
##   2:02:53  Checking cover reachability in step 8..
##   2:03:01  Reached cover statement at SignalTracker.sv:5981.22-5982.96 ($cover$SignalTracker.sv:5981$44890) in step 8.
##   2:03:01  Writing trace to VCD file: engine_0/trace529.vcd
##   2:03:09  Writing trace to Verilog testbench: engine_0/trace529_tb.v
##   2:03:11  Writing trace to constraints file: engine_0/trace529.smtc
##   2:03:12  Checking cover reachability in step 8..
##   2:03:20  Reached cover statement at SignalTracker.sv:6092.22-6093.96 ($cover$SignalTracker.sv:6092$44927) in step 8.
##   2:03:20  Writing trace to VCD file: engine_0/trace530.vcd
##   2:03:29  Writing trace to Verilog testbench: engine_0/trace530_tb.v
##   2:03:31  Writing trace to constraints file: engine_0/trace530.smtc
##   2:03:32  Checking cover reachability in step 8..
##   2:03:40  Reached cover statement at SignalTracker.sv:6095.22-6096.96 ($cover$SignalTracker.sv:6095$44928) in step 8.
##   2:03:40  Writing trace to VCD file: engine_0/trace531.vcd
##   2:03:48  Writing trace to Verilog testbench: engine_0/trace531_tb.v
##   2:03:50  Writing trace to constraints file: engine_0/trace531.smtc
##   2:03:51  Checking cover reachability in step 8..
##   2:03:59  Reached cover statement at SignalTracker.sv:6098.22-6099.96 ($cover$SignalTracker.sv:6098$44929) in step 8.
##   2:03:59  Writing trace to VCD file: engine_0/trace532.vcd
##   2:04:06  Writing trace to Verilog testbench: engine_0/trace532_tb.v
##   2:04:08  Writing trace to constraints file: engine_0/trace532.smtc
##   2:04:10  Checking cover reachability in step 8..
##   2:04:16  Reached cover statement at SignalTracker.sv:6164.22-6165.92 ($cover$SignalTracker.sv:6164$44951) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6173.22-6174.83 ($cover$SignalTracker.sv:6173$44954) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6176.22-6177.101 ($cover$SignalTracker.sv:6176$44955) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6221.22-6222.98 ($cover$SignalTracker.sv:6221$44970) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6227.22-6228.79 ($cover$SignalTracker.sv:6227$44972) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6233.22-6234.96 ($cover$SignalTracker.sv:6233$44974) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6245.22-6246.91 ($cover$SignalTracker.sv:6245$44978) in step 8.
##   2:04:16  Reached cover statement at SignalTracker.sv:6269.22-6270.77 ($cover$SignalTracker.sv:6269$44986) in step 8.
##   2:04:16  Writing trace to VCD file: engine_0/trace533.vcd
##   2:04:24  Writing trace to Verilog testbench: engine_0/trace533_tb.v
##   2:04:26  Writing trace to constraints file: engine_0/trace533.smtc
##   2:04:27  Checking cover reachability in step 8..
##   2:04:35  Reached cover statement at SignalTracker.sv:6170.22-6171.83 ($cover$SignalTracker.sv:6170$44953) in step 8.
##   2:04:35  Reached cover statement at SignalTracker.sv:6182.22-6183.93 ($cover$SignalTracker.sv:6182$44957) in step 8.
##   2:04:35  Reached cover statement at SignalTracker.sv:6185.22-6186.93 ($cover$SignalTracker.sv:6185$44958) in step 8.
##   2:04:35  Writing trace to VCD file: engine_0/trace534.vcd
##   2:04:44  Writing trace to Verilog testbench: engine_0/trace534_tb.v
##   2:04:46  Writing trace to constraints file: engine_0/trace534.smtc
##   2:04:48  Checking cover reachability in step 8..
##   2:04:56  Reached cover statement at SignalTracker.sv:6179.22-6180.85 ($cover$SignalTracker.sv:6179$44956) in step 8.
##   2:04:56  Writing trace to VCD file: engine_0/trace535.vcd
##   2:05:05  Writing trace to Verilog testbench: engine_0/trace535_tb.v
##   2:05:07  Writing trace to constraints file: engine_0/trace535.smtc
##   2:05:09  Checking cover reachability in step 8..
##   2:05:17  Reached cover statement at SignalTracker.sv:6212.22-6213.96 ($cover$SignalTracker.sv:6212$44967) in step 8.
##   2:05:17  Reached cover statement at SignalTracker.sv:6218.22-6219.96 ($cover$SignalTracker.sv:6218$44969) in step 8.
##   2:05:17  Writing trace to VCD file: engine_0/trace536.vcd
##   2:05:24  Writing trace to Verilog testbench: engine_0/trace536_tb.v
##   2:05:26  Writing trace to constraints file: engine_0/trace536.smtc
##   2:05:27  Checking cover reachability in step 8..
##   2:05:35  Reached cover statement at SignalTracker.sv:6215.22-6216.96 ($cover$SignalTracker.sv:6215$44968) in step 8.
##   2:05:35  Writing trace to VCD file: engine_0/trace537.vcd
##   2:05:43  Writing trace to Verilog testbench: engine_0/trace537_tb.v
##   2:05:45  Writing trace to constraints file: engine_0/trace537.smtc
##   2:05:46  Checking cover reachability in step 8..
##   2:05:53  Reached cover statement at SignalTracker.sv:6230.22-6231.82 ($cover$SignalTracker.sv:6230$44973) in step 8.
##   2:05:54  Writing trace to VCD file: engine_0/trace538.vcd
##   2:06:01  Writing trace to Verilog testbench: engine_0/trace538_tb.v
##   2:06:03  Writing trace to constraints file: engine_0/trace538.smtc
##   2:06:04  Checking cover reachability in step 8..
##   2:06:13  Reached cover statement at SignalTracker.sv:6278.22-6279.92 ($cover$SignalTracker.sv:6278$44989) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6287.22-6288.83 ($cover$SignalTracker.sv:6287$44992) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6290.22-6291.101 ($cover$SignalTracker.sv:6290$44993) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6332.22-6333.98 ($cover$SignalTracker.sv:6332$45007) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6341.22-6342.79 ($cover$SignalTracker.sv:6341$45010) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6347.22-6348.96 ($cover$SignalTracker.sv:6347$45012) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6359.22-6360.91 ($cover$SignalTracker.sv:6359$45016) in step 8.
##   2:06:13  Reached cover statement at SignalTracker.sv:6383.22-6384.77 ($cover$SignalTracker.sv:6383$45024) in step 8.
##   2:06:13  Writing trace to VCD file: engine_0/trace539.vcd
##   2:06:21  Writing trace to Verilog testbench: engine_0/trace539_tb.v
##   2:06:22  Writing trace to constraints file: engine_0/trace539.smtc
##   2:06:24  Checking cover reachability in step 8..
##   2:06:31  Reached cover statement at SignalTracker.sv:6284.22-6285.83 ($cover$SignalTracker.sv:6284$44991) in step 8.
##   2:06:31  Reached cover statement at SignalTracker.sv:6296.22-6297.93 ($cover$SignalTracker.sv:6296$44995) in step 8.
##   2:06:31  Writing trace to VCD file: engine_0/trace540.vcd
##   2:06:39  Writing trace to Verilog testbench: engine_0/trace540_tb.v
##   2:06:40  Writing trace to constraints file: engine_0/trace540.smtc
##   2:06:42  Checking cover reachability in step 8..
##   2:06:49  Reached cover statement at SignalTracker.sv:6293.22-6294.85 ($cover$SignalTracker.sv:6293$44994) in step 8.
##   2:06:49  Writing trace to VCD file: engine_0/trace541.vcd
##   2:06:56  Writing trace to Verilog testbench: engine_0/trace541_tb.v
##   2:06:58  Writing trace to constraints file: engine_0/trace541.smtc
##   2:07:00  Checking cover reachability in step 8..
##   2:07:07  Reached cover statement at SignalTracker.sv:6323.22-6324.96 ($cover$SignalTracker.sv:6323$45004) in step 8.
##   2:07:07  Writing trace to VCD file: engine_0/trace542.vcd
##   2:07:15  Writing trace to Verilog testbench: engine_0/trace542_tb.v
##   2:07:16  Writing trace to constraints file: engine_0/trace542.smtc
##   2:07:18  Checking cover reachability in step 8..
##   2:07:24  Reached cover statement at SignalTracker.sv:6326.22-6327.96 ($cover$SignalTracker.sv:6326$45005) in step 8.
##   2:07:24  Writing trace to VCD file: engine_0/trace543.vcd
##   2:07:32  Writing trace to Verilog testbench: engine_0/trace543_tb.v
##   2:07:33  Writing trace to constraints file: engine_0/trace543.smtc
##   2:07:34  Checking cover reachability in step 8..
##   2:07:41  Reached cover statement at SignalTracker.sv:6329.22-6330.96 ($cover$SignalTracker.sv:6329$45006) in step 8.
##   2:07:41  Writing trace to VCD file: engine_0/trace544.vcd
##   2:07:48  Writing trace to Verilog testbench: engine_0/trace544_tb.v
##   2:07:49  Writing trace to constraints file: engine_0/trace544.smtc
##   2:07:51  Checking cover reachability in step 8..
##   2:07:57  Reached cover statement at SignalTracker.sv:6344.22-6345.82 ($cover$SignalTracker.sv:6344$45011) in step 8.
##   2:07:57  Writing trace to VCD file: engine_0/trace545.vcd
##   2:08:04  Writing trace to Verilog testbench: engine_0/trace545_tb.v
##   2:08:06  Writing trace to constraints file: engine_0/trace545.smtc
##   2:08:07  Checking cover reachability in step 8..
##   2:08:14  Reached cover statement at SignalTracker.sv:6413.22-6414.85 ($cover$SignalTracker.sv:6413$45034) in step 8.
##   2:08:14  Reached cover statement at SignalTracker.sv:7394.22-7395.75 ($cover$SignalTracker.sv:7394$45361) in step 8.
##   2:08:14  Writing trace to VCD file: engine_0/trace546.vcd
##   2:08:21  Writing trace to Verilog testbench: engine_0/trace546_tb.v
##   2:08:23  Writing trace to constraints file: engine_0/trace546.smtc
##   2:08:24  Checking cover reachability in step 8..
##   2:08:30  Reached cover statement at SignalTracker.sv:6464.22-6465.82 ($cover$SignalTracker.sv:6464$45051) in step 8.
##   2:08:30  Reached cover statement at SignalTracker.sv:7445.22-7446.72 ($cover$SignalTracker.sv:7445$45378) in step 8.
##   2:08:30  Writing trace to VCD file: engine_0/trace547.vcd
##   2:08:37  Writing trace to Verilog testbench: engine_0/trace547_tb.v
##   2:08:39  Writing trace to constraints file: engine_0/trace547.smtc
##   2:08:40  Checking cover reachability in step 8..
##   2:08:47  Reached cover statement at SignalTracker.sv:6512.22-6513.92 ($cover$SignalTracker.sv:6512$45067) in step 8.
##   2:08:47  Writing trace to VCD file: engine_0/trace548.vcd
##   2:08:54  Writing trace to Verilog testbench: engine_0/trace548_tb.v
##   2:08:56  Writing trace to constraints file: engine_0/trace548.smtc
##   2:08:57  Checking cover reachability in step 8..
##   2:09:03  Reached cover statement at SignalTracker.sv:6527.22-6528.85 ($cover$SignalTracker.sv:6527$45072) in step 8.
##   2:09:03  Writing trace to VCD file: engine_0/trace549.vcd
##   2:09:11  Writing trace to Verilog testbench: engine_0/trace549_tb.v
##   2:09:14  Writing trace to constraints file: engine_0/trace549.smtc
##   2:09:15  Checking cover reachability in step 8..
##   2:09:21  Reached cover statement at SignalTracker.sv:6557.22-6558.96 ($cover$SignalTracker.sv:6557$45082) in step 8.
##   2:09:21  Writing trace to VCD file: engine_0/trace550.vcd
##   2:09:29  Writing trace to Verilog testbench: engine_0/trace550_tb.v
##   2:09:31  Writing trace to constraints file: engine_0/trace550.smtc
##   2:09:32  Checking cover reachability in step 8..
##   2:09:38  Reached cover statement at SignalTracker.sv:6560.22-6561.96 ($cover$SignalTracker.sv:6560$45083) in step 8.
##   2:09:38  Writing trace to VCD file: engine_0/trace551.vcd
##   2:09:45  Writing trace to Verilog testbench: engine_0/trace551_tb.v
##   2:09:47  Writing trace to constraints file: engine_0/trace551.smtc
##   2:09:48  Checking cover reachability in step 8..
##   2:09:55  Reached cover statement at SignalTracker.sv:6563.22-6564.96 ($cover$SignalTracker.sv:6563$45084) in step 8.
##   2:09:55  Writing trace to VCD file: engine_0/trace552.vcd
##   2:10:02  Writing trace to Verilog testbench: engine_0/trace552_tb.v
##   2:10:04  Writing trace to constraints file: engine_0/trace552.smtc
##   2:10:05  Checking cover reachability in step 8..
##   2:10:11  Reached cover statement at SignalTracker.sv:6578.22-6579.82 ($cover$SignalTracker.sv:6578$45089) in step 8.
##   2:10:11  Writing trace to VCD file: engine_0/trace553.vcd
##   2:10:19  Writing trace to Verilog testbench: engine_0/trace553_tb.v
##   2:10:21  Writing trace to constraints file: engine_0/trace553.smtc
##   2:10:22  Checking cover reachability in step 8..
##   2:10:29  Reached cover statement at SignalTracker.sv:6080.22-6081.89 ($cover$SignalTracker.sv:6080$44923) in step 8.
##   2:10:29  Reached cover statement at SignalTracker.sv:6902.22-6903.82 ($cover$SignalTracker.sv:6902$45197) in step 8.
##   2:10:29  Writing trace to VCD file: engine_0/trace554.vcd
##   2:10:36  Writing trace to Verilog testbench: engine_0/trace554_tb.v
##   2:10:37  Writing trace to constraints file: engine_0/trace554.smtc
##   2:10:39  Checking cover reachability in step 8..
##   2:10:45  Reached cover statement at SignalTracker.sv:2756.22-2757.89 ($cover$SignalTracker.sv:2756$43815) in step 8.
##   2:10:45  Reached cover statement at SignalTracker.sv:6992.22-6993.101 ($cover$SignalTracker.sv:6992$45227) in step 8.
##   2:10:45  Writing trace to VCD file: engine_0/trace555.vcd
##   2:10:52  Writing trace to Verilog testbench: engine_0/trace555_tb.v
##   2:10:53  Writing trace to constraints file: engine_0/trace555.smtc
##   2:10:54  Checking cover reachability in step 8..
##   2:11:01  Reached cover statement at SignalTracker.sv:4676.22-4677.89 ($cover$SignalTracker.sv:4676$44455) in step 8.
##   2:11:01  Writing trace to VCD file: engine_0/trace556.vcd
##   2:11:08  Writing trace to Verilog testbench: engine_0/trace556_tb.v
##   2:11:10  Writing trace to constraints file: engine_0/trace556.smtc
##   2:11:11  Checking cover reachability in step 8..
##   2:11:17  Reached cover statement at SignalTracker.sv:4760.22-4761.92 ($cover$SignalTracker.sv:4760$44483) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4769.22-4770.83 ($cover$SignalTracker.sv:4769$44486) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4772.22-4773.101 ($cover$SignalTracker.sv:4772$44487) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4817.22-4818.98 ($cover$SignalTracker.sv:4817$44502) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4832.22-4833.79 ($cover$SignalTracker.sv:4832$44507) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4838.22-4839.96 ($cover$SignalTracker.sv:4838$44509) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4850.22-4851.91 ($cover$SignalTracker.sv:4850$44513) in step 8.
##   2:11:17  Reached cover statement at SignalTracker.sv:4874.22-4875.77 ($cover$SignalTracker.sv:4874$44521) in step 8.
##   2:11:17  Writing trace to VCD file: engine_0/trace557.vcd
##   2:11:24  Writing trace to Verilog testbench: engine_0/trace557_tb.v
##   2:11:26  Writing trace to constraints file: engine_0/trace557.smtc
##   2:11:27  Checking cover reachability in step 8..
##   2:11:33  Reached cover statement at SignalTracker.sv:4766.22-4767.83 ($cover$SignalTracker.sv:4766$44485) in step 8.
##   2:11:33  Writing trace to VCD file: engine_0/trace558.vcd
##   2:11:40  Writing trace to Verilog testbench: engine_0/trace558_tb.v
##   2:11:41  Writing trace to constraints file: engine_0/trace558.smtc
##   2:11:42  Checking cover reachability in step 8..
##   2:11:49  Reached cover statement at SignalTracker.sv:1979.22-1980.97 ($cover$SignalTracker.sv:1979$43556) in step 8.
##   2:11:49  Reached cover statement at SignalTracker.sv:9644.22-9645.103 ($cover$SignalTracker.sv:9644$46111) in step 8.
##   2:11:49  Writing trace to VCD file: engine_0/trace559.vcd
##   2:11:56  Writing trace to Verilog testbench: engine_0/trace559_tb.v
##   2:11:59  Writing trace to constraints file: engine_0/trace559.smtc
##   2:12:00  Checking cover reachability in step 8..
##   2:12:07  Reached cover statement at SignalTracker.sv:6554.22-6555.97 ($cover$SignalTracker.sv:6554$45081) in step 8.
##   2:12:07  Writing trace to VCD file: engine_0/trace560.vcd
##   2:12:14  Writing trace to Verilog testbench: engine_0/trace560_tb.v
##   2:12:15  Writing trace to constraints file: engine_0/trace560.smtc
##   2:12:16  Checking cover reachability in step 8..
##   2:12:23  Reached cover statement at SignalTracker.sv:5615.22-5616.90 ($cover$SignalTracker.sv:5615$44768) in step 8.
##   2:12:23  Reached cover statement at SignalTracker.sv:5618.22-5619.97 ($cover$SignalTracker.sv:5618$44769) in step 8.
##   2:12:23  Writing trace to VCD file: engine_0/trace561.vcd
##   2:12:30  Writing trace to Verilog testbench: engine_0/trace561_tb.v
##   2:12:32  Writing trace to constraints file: engine_0/trace561.smtc
##   2:12:33  Checking cover reachability in step 8..
##   2:12:40  Reached cover statement at SignalTracker.sv:5735.22-5736.97 ($cover$SignalTracker.sv:5735$44808) in step 8.
##   2:12:40  Writing trace to VCD file: engine_0/trace562.vcd
##   2:12:47  Writing trace to Verilog testbench: engine_0/trace562_tb.v
##   2:12:48  Writing trace to constraints file: engine_0/trace562.smtc
##   2:12:50  Checking cover reachability in step 8..
##   2:12:56  Reached cover statement at SignalTracker.sv:6311.22-6312.89 ($cover$SignalTracker.sv:6311$45000) in step 8.
##   2:12:56  Reached cover statement at SignalTracker.sv:6317.22-6318.90 ($cover$SignalTracker.sv:6317$45002) in step 8.
##   2:12:56  Reached cover statement at SignalTracker.sv:6320.22-6321.97 ($cover$SignalTracker.sv:6320$45003) in step 8.
##   2:12:56  Writing trace to VCD file: engine_0/trace563.vcd
##   2:13:03  Writing trace to Verilog testbench: engine_0/trace563_tb.v
##   2:13:05  Writing trace to constraints file: engine_0/trace563.smtc
##   2:13:06  Checking cover reachability in step 8..
##   2:13:12  Reached cover statement at SignalTracker.sv:5846.22-5847.89 ($cover$SignalTracker.sv:5846$44845) in step 8.
##   2:13:12  Reached cover statement at SignalTracker.sv:5852.22-5853.90 ($cover$SignalTracker.sv:5852$44847) in step 8.
##   2:13:12  Reached cover statement at SignalTracker.sv:5855.22-5856.97 ($cover$SignalTracker.sv:5855$44848) in step 8.
##   2:13:12  Reached cover statement at SignalTracker.sv:6908.22-6909.83 ($cover$SignalTracker.sv:6908$45199) in step 8.
##   2:13:12  Reached cover statement at SignalTracker.sv:6911.22-6912.90 ($cover$SignalTracker.sv:6911$45200) in step 8.
##   2:13:12  Writing trace to VCD file: engine_0/trace564.vcd
##   2:13:20  Writing trace to Verilog testbench: engine_0/trace564_tb.v
##   2:13:21  Writing trace to constraints file: engine_0/trace564.smtc
##   2:13:23  Checking cover reachability in step 8..
##   2:13:29  Reached cover statement at SignalTracker.sv:5963.22-5964.89 ($cover$SignalTracker.sv:5963$44884) in step 8.
##   2:13:29  Reached cover statement at SignalTracker.sv:5969.22-5970.90 ($cover$SignalTracker.sv:5969$44886) in step 8.
##   2:13:29  Reached cover statement at SignalTracker.sv:5972.22-5973.97 ($cover$SignalTracker.sv:5972$44887) in step 8.
##   2:13:29  Writing trace to VCD file: engine_0/trace565.vcd
##   2:13:36  Writing trace to Verilog testbench: engine_0/trace565_tb.v
##   2:13:38  Writing trace to constraints file: engine_0/trace565.smtc
##   2:13:39  Checking cover reachability in step 8..
##   2:13:45  Reached cover statement at SignalTracker.sv:6086.22-6087.90 ($cover$SignalTracker.sv:6086$44925) in step 8.
##   2:13:45  Reached cover statement at SignalTracker.sv:6089.22-6090.97 ($cover$SignalTracker.sv:6089$44926) in step 8.
##   2:13:45  Writing trace to VCD file: engine_0/trace566.vcd
##   2:13:53  Writing trace to Verilog testbench: engine_0/trace566_tb.v
##   2:13:54  Writing trace to constraints file: engine_0/trace566.smtc
##   2:13:55  Checking cover reachability in step 8..
##   2:14:02  Reached cover statement at SignalTracker.sv:2936.22-2937.88 ($cover$SignalTracker.sv:2936$43875) in step 8.
##   2:14:02  Reached cover statement at SignalTracker.sv:2942.22-2943.89 ($cover$SignalTracker.sv:2942$43877) in step 8.
##   2:14:02  Reached cover statement at SignalTracker.sv:2945.22-2946.96 ($cover$SignalTracker.sv:2945$43878) in step 8.
##   2:14:02  Writing trace to VCD file: engine_0/trace567.vcd
##   2:14:10  Writing trace to Verilog testbench: engine_0/trace567_tb.v
##   2:14:11  Writing trace to constraints file: engine_0/trace567.smtc
##   2:14:12  Checking cover reachability in step 8..
##   2:14:19  Reached cover statement at SignalTracker.sv:4808.22-4809.96 ($cover$SignalTracker.sv:4808$44499) in step 8.
##   2:14:19  Writing trace to VCD file: engine_0/trace568.vcd
##   2:14:26  Writing trace to Verilog testbench: engine_0/trace568_tb.v
##   2:14:28  Writing trace to constraints file: engine_0/trace568.smtc
##   2:14:29  Checking cover reachability in step 8..
##   2:14:36  Reached cover statement at SignalTracker.sv:5612.22-5613.89 ($cover$SignalTracker.sv:5612$44767) in step 8.
##   2:14:36  Writing trace to VCD file: engine_0/trace569.vcd
##   2:14:43  Writing trace to Verilog testbench: engine_0/trace569_tb.v
##   2:14:45  Writing trace to constraints file: engine_0/trace569.smtc
##   2:14:46  Checking cover reachability in step 8..
##   2:14:54  Reached cover statement at SignalTracker.sv:4775.22-4776.85 ($cover$SignalTracker.sv:4775$44488) in step 8.
##   2:14:54  Writing trace to VCD file: engine_0/trace570.vcd
##   2:15:01  Writing trace to Verilog testbench: engine_0/trace570_tb.v
##   2:15:03  Writing trace to constraints file: engine_0/trace570.smtc
##   2:15:04  Checking cover reachability in step 8..
##   2:15:11  Reached cover statement at SignalTracker.sv:4781.22-4782.92 ($cover$SignalTracker.sv:4781$44490) in step 8.
##   2:15:11  Reached cover statement at SignalTracker.sv:4796.22-4797.89 ($cover$SignalTracker.sv:4796$44495) in step 8.
##   2:15:11  Reached cover statement at SignalTracker.sv:4802.22-4803.90 ($cover$SignalTracker.sv:4802$44497) in step 8.
##   2:15:11  Reached cover statement at SignalTracker.sv:4805.22-4806.97 ($cover$SignalTracker.sv:4805$44498) in step 8.
##   2:15:11  Writing trace to VCD file: engine_0/trace571.vcd
##   2:15:17  Writing trace to Verilog testbench: engine_0/trace571_tb.v
##   2:15:18  Writing trace to constraints file: engine_0/trace571.smtc
##   2:15:19  Checking cover reachability in step 8..
##   2:15:26  Reached cover statement at SignalTracker.sv:4799.22-4800.89 ($cover$SignalTracker.sv:4799$44496) in step 8.
##   2:15:26  Reached cover statement at SignalTracker.sv:9023.22-9024.86 ($cover$SignalTracker.sv:9023$45904) in step 8.
##   2:15:26  Writing trace to VCD file: engine_0/trace572.vcd
##   2:15:33  Writing trace to Verilog testbench: engine_0/trace572_tb.v
##   2:15:34  Writing trace to constraints file: engine_0/trace572.smtc
##   2:15:35  Checking cover reachability in step 8..
##   2:15:42  Reached cover statement at SignalTracker.sv:4811.22-4812.96 ($cover$SignalTracker.sv:4811$44500) in step 8.
##   2:15:42  Writing trace to VCD file: engine_0/trace573.vcd
##   2:15:49  Writing trace to Verilog testbench: engine_0/trace573_tb.v
##   2:15:50  Writing trace to constraints file: engine_0/trace573.smtc
##   2:15:52  Checking cover reachability in step 8..
##   2:15:58  Reached cover statement at SignalTracker.sv:4814.22-4815.96 ($cover$SignalTracker.sv:4814$44501) in step 8.
##   2:15:58  Writing trace to VCD file: engine_0/trace574.vcd
##   2:16:05  Writing trace to Verilog testbench: engine_0/trace574_tb.v
##   2:16:07  Writing trace to constraints file: engine_0/trace574.smtc
##   2:16:08  Checking cover reachability in step 8..
##   2:16:14  Reached cover statement at SignalTracker.sv:4835.22-4836.82 ($cover$SignalTracker.sv:4835$44508) in step 8.
##   2:16:14  Writing trace to VCD file: engine_0/trace575.vcd
##   2:16:22  Writing trace to Verilog testbench: engine_0/trace575_tb.v
##   2:16:23  Writing trace to constraints file: engine_0/trace575.smtc
##   2:16:24  Checking cover reachability in step 8..
##   2:16:31  Reached cover statement at SignalTracker.sv:4883.22-4884.92 ($cover$SignalTracker.sv:4883$44524) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4892.22-4893.83 ($cover$SignalTracker.sv:4892$44527) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4895.22-4896.101 ($cover$SignalTracker.sv:4895$44528) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4937.22-4938.98 ($cover$SignalTracker.sv:4937$44542) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4952.22-4953.79 ($cover$SignalTracker.sv:4952$44547) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4958.22-4959.96 ($cover$SignalTracker.sv:4958$44549) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4970.22-4971.91 ($cover$SignalTracker.sv:4970$44553) in step 8.
##   2:16:31  Reached cover statement at SignalTracker.sv:4994.22-4995.77 ($cover$SignalTracker.sv:4994$44561) in step 8.
##   2:16:31  Writing trace to VCD file: engine_0/trace576.vcd
##   2:16:38  Writing trace to Verilog testbench: engine_0/trace576_tb.v
##   2:16:40  Writing trace to constraints file: engine_0/trace576.smtc
##   2:16:41  Checking cover reachability in step 8..
##   2:16:48  Reached cover statement at SignalTracker.sv:4889.22-4890.83 ($cover$SignalTracker.sv:4889$44526) in step 8.
##   2:16:48  Writing trace to VCD file: engine_0/trace577.vcd
##   2:16:54  Writing trace to Verilog testbench: engine_0/trace577_tb.v
##   2:16:56  Writing trace to constraints file: engine_0/trace577.smtc
##   2:16:57  Checking cover reachability in step 8..
##   2:17:03  Reached cover statement at SignalTracker.sv:4898.22-4899.85 ($cover$SignalTracker.sv:4898$44529) in step 8.
##   2:17:03  Writing trace to VCD file: engine_0/trace578.vcd
##   2:17:10  Writing trace to Verilog testbench: engine_0/trace578_tb.v
##   2:17:12  Writing trace to constraints file: engine_0/trace578.smtc
##   2:17:13  Checking cover reachability in step 8..
##   2:17:19  Reached cover statement at SignalTracker.sv:4904.22-4905.92 ($cover$SignalTracker.sv:4904$44531) in step 8.
##   2:17:19  Reached cover statement at SignalTracker.sv:4916.22-4917.89 ($cover$SignalTracker.sv:4916$44535) in step 8.
##   2:17:19  Reached cover statement at SignalTracker.sv:4922.22-4923.90 ($cover$SignalTracker.sv:4922$44537) in step 8.
##   2:17:19  Reached cover statement at SignalTracker.sv:4925.22-4926.97 ($cover$SignalTracker.sv:4925$44538) in step 8.
##   2:17:19  Writing trace to VCD file: engine_0/trace579.vcd
##   2:17:27  Writing trace to Verilog testbench: engine_0/trace579_tb.v
##   2:17:28  Writing trace to constraints file: engine_0/trace579.smtc
##   2:17:29  Checking cover reachability in step 8..
##   2:17:36  Reached cover statement at SignalTracker.sv:4919.22-4920.89 ($cover$SignalTracker.sv:4919$44536) in step 8.
##   2:17:36  Reached cover statement at SignalTracker.sv:8261.22-8262.87 ($cover$SignalTracker.sv:8261$45650) in step 8.
##   2:17:36  Writing trace to VCD file: engine_0/trace580.vcd
##   2:17:45  Writing trace to Verilog testbench: engine_0/trace580_tb.v
##   2:17:46  Writing trace to constraints file: engine_0/trace580.smtc
##   2:17:47  Checking cover reachability in step 8..
##   2:17:54  Reached cover statement at SignalTracker.sv:4928.22-4929.96 ($cover$SignalTracker.sv:4928$44539) in step 8.
##   2:17:54  Writing trace to VCD file: engine_0/trace581.vcd
##   2:18:01  Writing trace to Verilog testbench: engine_0/trace581_tb.v
##   2:18:03  Writing trace to constraints file: engine_0/trace581.smtc
##   2:18:04  Checking cover reachability in step 8..
##   2:18:11  Reached cover statement at SignalTracker.sv:6314.22-6315.89 ($cover$SignalTracker.sv:6314$45001) in step 8.
##   2:18:11  Writing trace to VCD file: engine_0/trace582.vcd
##   2:18:18  Writing trace to Verilog testbench: engine_0/trace582_tb.v
##   2:18:20  Writing trace to constraints file: engine_0/trace582.smtc
##   2:18:21  Checking cover reachability in step 8..
##   2:18:28  Reached cover statement at SignalTracker.sv:2306.22-2307.89 ($cover$SignalTracker.sv:2306$43665) in step 8.
##   2:18:28  Writing trace to VCD file: engine_0/trace583.vcd
##   2:18:35  Writing trace to Verilog testbench: engine_0/trace583_tb.v
##   2:18:36  Writing trace to constraints file: engine_0/trace583.smtc
##   2:18:38  Checking cover reachability in step 8..
##   2:18:44  Reached cover statement at SignalTracker.sv:5156.22-5157.89 ($cover$SignalTracker.sv:5156$44615) in step 8.
##   2:18:44  Writing trace to VCD file: engine_0/trace584.vcd
##   2:18:51  Writing trace to Verilog testbench: engine_0/trace584_tb.v
##   2:18:53  Writing trace to constraints file: engine_0/trace584.smtc
##   2:18:54  Checking cover reachability in step 8..
##   2:19:01  Reached cover statement at SignalTracker.sv:4931.22-4932.96 ($cover$SignalTracker.sv:4931$44540) in step 8.
##   2:19:01  Writing trace to VCD file: engine_0/trace585.vcd
##   2:19:08  Writing trace to Verilog testbench: engine_0/trace585_tb.v
##   2:19:10  Writing trace to constraints file: engine_0/trace585.smtc
##   2:19:11  Checking cover reachability in step 8..
##   2:19:17  Reached cover statement at SignalTracker.sv:4934.22-4935.96 ($cover$SignalTracker.sv:4934$44541) in step 8.
##   2:19:18  Writing trace to VCD file: engine_0/trace586.vcd
##   2:19:25  Writing trace to Verilog testbench: engine_0/trace586_tb.v
##   2:19:26  Writing trace to constraints file: engine_0/trace586.smtc
##   2:19:27  Checking cover reachability in step 8..
##   2:19:34  Reached cover statement at SignalTracker.sv:5003.22-5004.92 ($cover$SignalTracker.sv:5003$44564) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5012.22-5013.83 ($cover$SignalTracker.sv:5012$44567) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5015.22-5016.101 ($cover$SignalTracker.sv:5015$44568) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5051.22-5052.98 ($cover$SignalTracker.sv:5051$44580) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5066.22-5067.79 ($cover$SignalTracker.sv:5066$44585) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5072.22-5073.96 ($cover$SignalTracker.sv:5072$44587) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5084.22-5085.91 ($cover$SignalTracker.sv:5084$44591) in step 8.
##   2:19:34  Reached cover statement at SignalTracker.sv:5108.22-5109.77 ($cover$SignalTracker.sv:5108$44599) in step 8.
##   2:19:34  Writing trace to VCD file: engine_0/trace587.vcd
##   2:19:41  Writing trace to Verilog testbench: engine_0/trace587_tb.v
##   2:19:43  Writing trace to constraints file: engine_0/trace587.smtc
##   2:19:44  Checking cover reachability in step 8..
##   2:19:51  Reached cover statement at SignalTracker.sv:5009.22-5010.83 ($cover$SignalTracker.sv:5009$44566) in step 8.
##   2:19:51  Writing trace to VCD file: engine_0/trace588.vcd
##   2:19:58  Writing trace to Verilog testbench: engine_0/trace588_tb.v
##   2:19:59  Writing trace to constraints file: engine_0/trace588.smtc
##   2:20:01  Checking cover reachability in step 8..
##   2:20:07  Reached cover statement at SignalTracker.sv:2654.22-2655.89 ($cover$SignalTracker.sv:2654$43781) in step 8.
##   2:20:07  Reached cover statement at SignalTracker.sv:7022.22-7023.101 ($cover$SignalTracker.sv:7022$45237) in step 8.
##   2:20:07  Writing trace to VCD file: engine_0/trace589.vcd
##   2:20:15  Writing trace to Verilog testbench: engine_0/trace589_tb.v
##   2:20:16  Writing trace to constraints file: engine_0/trace589.smtc
##   2:20:17  Checking cover reachability in step 8..
##   2:20:24  Reached cover statement at SignalTracker.sv:3251.22-3252.89 ($cover$SignalTracker.sv:3251$43980) in step 8.
##   2:20:24  Writing trace to VCD file: engine_0/trace590.vcd
##   2:20:32  Writing trace to Verilog testbench: engine_0/trace590_tb.v
##   2:20:35  Writing trace to constraints file: engine_0/trace590.smtc
##   2:20:36  Checking cover reachability in step 8..
##   2:20:44  Reached cover statement at SignalTracker.sv:2840.22-2841.89 ($cover$SignalTracker.sv:2840$43843) in step 8.
##   2:20:44  Writing trace to VCD file: engine_0/trace591.vcd
##   2:20:51  Writing trace to Verilog testbench: engine_0/trace591_tb.v
##   2:20:53  Writing trace to constraints file: engine_0/trace591.smtc
##   2:20:54  Checking cover reachability in step 8..
##   2:21:00  Reached cover statement at SignalTracker.sv:2939.22-2940.88 ($cover$SignalTracker.sv:2939$43876) in step 8.
##   2:21:00  Writing trace to VCD file: engine_0/trace592.vcd
##   2:21:07  Writing trace to Verilog testbench: engine_0/trace592_tb.v
##   2:21:09  Writing trace to constraints file: engine_0/trace592.smtc
##   2:21:10  Checking cover reachability in step 8..
##   2:21:17  Reached cover statement at SignalTracker.sv:5018.22-5019.85 ($cover$SignalTracker.sv:5018$44569) in step 8.
##   2:21:17  Writing trace to VCD file: engine_0/trace593.vcd
##   2:21:24  Writing trace to Verilog testbench: engine_0/trace593_tb.v
##   2:21:26  Writing trace to constraints file: engine_0/trace593.smtc
##   2:21:27  Checking cover reachability in step 8..
##   2:21:34  Reached cover statement at SignalTracker.sv:5033.22-5034.89 ($cover$SignalTracker.sv:5033$44574) in step 8.
##   2:21:34  Reached cover statement at SignalTracker.sv:8147.22-8148.87 ($cover$SignalTracker.sv:8147$45612) in step 8.
##   2:21:34  Writing trace to VCD file: engine_0/trace594.vcd
##   2:21:41  Writing trace to Verilog testbench: engine_0/trace594_tb.v
##   2:21:43  Writing trace to constraints file: engine_0/trace594.smtc
##   2:21:44  Checking cover reachability in step 8..
##   2:21:51  Reached cover statement at SignalTracker.sv:3023.22-3024.89 ($cover$SignalTracker.sv:3023$43904) in step 8.
##   2:21:51  Writing trace to VCD file: engine_0/trace595.vcd
##   2:21:57  Writing trace to Verilog testbench: engine_0/trace595_tb.v
##   2:21:59  Writing trace to constraints file: engine_0/trace595.smtc
##   2:22:00  Checking cover reachability in step 8..
##   2:22:07  Reached cover statement at SignalTracker.sv:1685.22-1686.89 ($cover$SignalTracker.sv:1685$43458) in step 8.
##   2:22:07  Reached cover statement at SignalTracker.sv:9863.22-9864.94 ($cover$SignalTracker.sv:9863$46184) in step 8.
##   2:22:07  Writing trace to VCD file: engine_0/trace596.vcd
##   2:22:14  Writing trace to Verilog testbench: engine_0/trace596_tb.v
##   2:22:15  Writing trace to constraints file: engine_0/trace596.smtc
##   2:22:17  Checking cover reachability in step 8..
##   2:22:24  Reached cover statement at SignalTracker.sv:6083.22-6084.89 ($cover$SignalTracker.sv:6083$44924) in step 8.
##   2:22:24  Reached cover statement at SignalTracker.sv:6905.22-6906.82 ($cover$SignalTracker.sv:6905$45198) in step 8.
##   2:22:24  Writing trace to VCD file: engine_0/trace597.vcd
##   2:22:32  Writing trace to Verilog testbench: engine_0/trace597_tb.v
##   2:22:33  Writing trace to constraints file: engine_0/trace597.smtc
##   2:22:34  Checking cover reachability in step 8..
##   2:22:41  Reached cover statement at SignalTracker.sv:3365.22-3366.89 ($cover$SignalTracker.sv:3365$44018) in step 8.
##   2:22:41  Writing trace to VCD file: engine_0/trace598.vcd
##   2:22:48  Writing trace to Verilog testbench: engine_0/trace598_tb.v
##   2:22:50  Writing trace to constraints file: engine_0/trace598.smtc
##   2:22:51  Checking cover reachability in step 8..
##   2:22:58  Reached cover statement at SignalTracker.sv:5966.22-5967.89 ($cover$SignalTracker.sv:5966$44885) in step 8.
##   2:22:58  Writing trace to VCD file: engine_0/trace599.vcd
##   2:23:06  Writing trace to Verilog testbench: engine_0/trace599_tb.v
##   2:23:07  Writing trace to constraints file: engine_0/trace599.smtc
##   2:23:08  Checking cover reachability in step 8..
##   2:23:15  Reached cover statement at SignalTracker.sv:3725.22-3726.89 ($cover$SignalTracker.sv:3725$44138) in step 8.
##   2:23:15  Writing trace to VCD file: engine_0/trace600.vcd
##   2:23:22  Writing trace to Verilog testbench: engine_0/trace600_tb.v
##   2:23:26  Writing trace to constraints file: engine_0/trace600.smtc
##   2:23:27  Checking cover reachability in step 8..
##   2:23:34  Reached cover statement at SignalTracker.sv:1568.22-1569.89 ($cover$SignalTracker.sv:1568$43419) in step 8.
##   2:23:34  Reached cover statement at SignalTracker.sv:9746.22-9747.94 ($cover$SignalTracker.sv:9746$46145) in step 8.
##   2:23:34  Writing trace to VCD file: engine_0/trace601.vcd
##   2:23:41  Writing trace to Verilog testbench: engine_0/trace601_tb.v
##   2:23:43  Writing trace to constraints file: engine_0/trace601.smtc
##   2:23:44  Checking cover reachability in step 8..
##   2:23:51  Reached cover statement at SignalTracker.sv:5849.22-5850.89 ($cover$SignalTracker.sv:5849$44846) in step 8.
##   2:23:51  Writing trace to VCD file: engine_0/trace602.vcd
##   2:23:58  Writing trace to Verilog testbench: engine_0/trace602_tb.v
##   2:24:00  Writing trace to constraints file: engine_0/trace602.smtc
##   2:24:01  Checking cover reachability in step 8..
##   2:24:07  Reached cover statement at SignalTracker.sv:3482.22-3483.89 ($cover$SignalTracker.sv:3482$44057) in step 8.
##   2:24:07  Writing trace to VCD file: engine_0/trace603.vcd
##   2:24:15  Writing trace to Verilog testbench: engine_0/trace603_tb.v
##   2:24:16  Writing trace to constraints file: engine_0/trace603.smtc
##   2:24:18  Checking cover reachability in step 8..
##   2:24:21  Checking cover reachability in step 9..
##   2:24:54  Reached cover statement at SignalTracker.sv:7823.22-7824.89 ($cover$SignalTracker.sv:7823$45504) in step 9.
##   2:24:54  Reached cover statement at SignalTracker.sv:7850.22-7851.76 ($cover$SignalTracker.sv:7850$45513) in step 9.
##   2:24:54  Reached cover statement at SignalTracker.sv:7865.22-7866.88 ($cover$SignalTracker.sv:7865$45518) in step 9.
##   2:24:54  Writing trace to VCD file: engine_0/trace604.vcd
##   2:25:02  Writing trace to Verilog testbench: engine_0/trace604_tb.v
##   2:25:04  Writing trace to constraints file: engine_0/trace604.smtc
##   2:25:05  Checking cover reachability in step 9..
##   2:25:16  Reached cover statement at SignalTracker.sv:12230.22-12231.75 ($cover$SignalTracker.sv:12230$46973) in step 9.
##   2:25:16  Reached cover statement at SignalTracker.sv:12335.22-12336.79 ($cover$SignalTracker.sv:12335$47008) in step 9.
##   2:25:16  Reached cover statement at SignalTracker.sv:12359.22-12360.81 ($cover$SignalTracker.sv:12359$47016) in step 9.
##   2:25:16  Writing trace to VCD file: engine_0/trace605.vcd
##   2:25:24  Writing trace to Verilog testbench: engine_0/trace605_tb.v
##   2:25:26  Writing trace to constraints file: engine_0/trace605.smtc
##   2:25:27  Checking cover reachability in step 9..
##   2:25:36  Reached cover statement at SignalTracker.sv:2153.22-2154.75 ($cover$SignalTracker.sv:2153$43614) in step 9.
##   2:25:36  Reached cover statement at SignalTracker.sv:2243.22-2244.79 ($cover$SignalTracker.sv:2243$43644) in step 9.
##   2:25:36  Reached cover statement at SignalTracker.sv:2267.22-2268.81 ($cover$SignalTracker.sv:2267$43652) in step 9.
##   2:25:36  Writing trace to VCD file: engine_0/trace606.vcd
##   2:25:44  Writing trace to Verilog testbench: engine_0/trace606_tb.v
##   2:25:46  Writing trace to constraints file: engine_0/trace606.smtc
##   2:25:47  Checking cover reachability in step 9..
##   2:25:54  Reached cover statement at SignalTracker.sv:10199.22-10200.91 ($cover$SignalTracker.sv:10199$46296) in step 9.
##   2:25:54  Writing trace to VCD file: engine_0/trace607.vcd
##   2:26:02  Writing trace to Verilog testbench: engine_0/trace607_tb.v
##   2:26:04  Writing trace to constraints file: engine_0/trace607.smtc
##   2:26:05  Checking cover reachability in step 9..
##   2:26:49  Reached cover statement at SignalTracker.sv:5786.22-5787.80 ($cover$SignalTracker.sv:5786$44825) in step 9.
##   2:26:49  Reached cover statement at SignalTracker.sv:5792.22-5793.77 ($cover$SignalTracker.sv:5792$44827) in step 9.
##   2:26:49  Reached cover statement at SignalTracker.sv:5795.22-5796.91 ($cover$SignalTracker.sv:5795$44828) in step 9.
##   2:26:49  Reached cover statement at SignalTracker.sv:8513.22-8514.78 ($cover$SignalTracker.sv:8513$45734) in step 9.
##   2:26:49  Reached cover statement at SignalTracker.sv:8519.22-8520.75 ($cover$SignalTracker.sv:8519$45736) in step 9.
##   2:26:49  Reached cover statement at SignalTracker.sv:8522.22-8523.89 ($cover$SignalTracker.sv:8522$45737) in step 9.
##   2:26:49  Writing trace to VCD file: engine_0/trace608.vcd
##   2:26:57  Writing trace to Verilog testbench: engine_0/trace608_tb.v
##   2:26:59  Writing trace to constraints file: engine_0/trace608.smtc
##   2:27:00  Checking cover reachability in step 9..
##   2:27:08  Reached cover statement at SignalTracker.sv:12440.22-12441.75 ($cover$SignalTracker.sv:12440$47043) in step 9.
##   2:27:08  Reached cover statement at SignalTracker.sv:12527.22-12528.79 ($cover$SignalTracker.sv:12527$47072) in step 9.
##   2:27:08  Reached cover statement at SignalTracker.sv:12551.22-12552.81 ($cover$SignalTracker.sv:12551$47080) in step 9.
##   2:27:08  Writing trace to VCD file: engine_0/trace609.vcd
##   2:27:16  Writing trace to Verilog testbench: engine_0/trace609_tb.v
##   2:27:17  Writing trace to constraints file: engine_0/trace609.smtc
##   2:27:19  Checking cover reachability in step 9..
##   2:27:26  Reached cover statement at SignalTracker.sv:14192.22-14193.77 ($cover$SignalTracker.sv:14192$47627) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:14198.22-14199.74 ($cover$SignalTracker.sv:14198$47629) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:14201.22-14202.88 ($cover$SignalTracker.sv:14201$47630) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:5096.22-5097.80 ($cover$SignalTracker.sv:5096$44595) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:5102.22-5103.77 ($cover$SignalTracker.sv:5102$44597) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:5105.22-5106.91 ($cover$SignalTracker.sv:5105$44598) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:8207.22-8208.78 ($cover$SignalTracker.sv:8207$45632) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:8213.22-8214.75 ($cover$SignalTracker.sv:8213$45634) in step 9.
##   2:27:26  Reached cover statement at SignalTracker.sv:8216.22-8217.89 ($cover$SignalTracker.sv:8216$45635) in step 9.
##   2:27:26  Writing trace to VCD file: engine_0/trace610.vcd
##   2:27:34  Writing trace to Verilog testbench: engine_0/trace610_tb.v
##   2:27:35  Writing trace to constraints file: engine_0/trace610.smtc
##   2:27:37  Checking cover reachability in step 9..
##   2:27:44  Reached cover statement at SignalTracker.sv:13964.22-13965.83 ($cover$SignalTracker.sv:13964$47551) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:13988.22-13989.85 ($cover$SignalTracker.sv:13988$47559) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:4253.22-4254.78 ($cover$SignalTracker.sv:4253$44314) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:4277.22-4278.80 ($cover$SignalTracker.sv:4277$44322) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:7571.22-7572.71 ($cover$SignalTracker.sv:7571$45420) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:7595.22-7596.73 ($cover$SignalTracker.sv:7595$45428) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:7676.22-7677.71 ($cover$SignalTracker.sv:7676$45455) in step 9.
##   2:27:44  Reached cover statement at SignalTracker.sv:7700.22-7701.73 ($cover$SignalTracker.sv:7700$45463) in step 9.
##   2:27:44  Writing trace to VCD file: engine_0/trace611.vcd
##   2:27:52  Writing trace to Verilog testbench: engine_0/trace611_tb.v
##   2:27:53  Writing trace to constraints file: engine_0/trace611.smtc
##   2:27:54  Checking cover reachability in step 9..
##   2:28:02  Reached cover statement at SignalTracker.sv:10046.22-10047.85 ($cover$SignalTracker.sv:10046$46245) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:10052.22-10053.82 ($cover$SignalTracker.sv:10052$46247) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:10055.22-10056.96 ($cover$SignalTracker.sv:10055$46248) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:1868.22-1869.80 ($cover$SignalTracker.sv:1868$43519) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:1874.22-1875.77 ($cover$SignalTracker.sv:1874$43521) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:1877.22-1878.91 ($cover$SignalTracker.sv:1877$43522) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:7685.22-7686.72 ($cover$SignalTracker.sv:7685$45458) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:7691.22-7692.69 ($cover$SignalTracker.sv:7691$45460) in step 9.
##   2:28:02  Reached cover statement at SignalTracker.sv:7694.22-7695.83 ($cover$SignalTracker.sv:7694$45461) in step 9.
##   2:28:02  Writing trace to VCD file: engine_0/trace612.vcd
##   2:28:10  Writing trace to Verilog testbench: engine_0/trace612_tb.v
##   2:28:11  Writing trace to constraints file: engine_0/trace612.smtc
##   2:28:12  Checking cover reachability in step 9..
##   2:28:20  Reached cover statement at SignalTracker.sv:1421.22-1422.69 ($cover$SignalTracker.sv:1421$43370) in step 9.
##   2:28:20  Reached cover statement at SignalTracker.sv:18434.22-18435.71 ($cover$SignalTracker.sv:18434$49041) in step 9.
##   2:28:20  Reached cover statement at SignalTracker.sv:18440.22-18441.68 ($cover$SignalTracker.sv:18440$49043) in step 9.
##   2:28:20  Reached cover statement at SignalTracker.sv:18443.22-18444.82 ($cover$SignalTracker.sv:18443$49044) in step 9.
##   2:28:20  Reached cover statement at SignalTracker.sv:8072.22-8073.81 ($cover$SignalTracker.sv:8072$45587) in step 9.
##   2:28:20  Writing trace to VCD file: engine_0/trace613.vcd
##   2:28:27  Writing trace to Verilog testbench: engine_0/trace613_tb.v
##   2:28:29  Writing trace to constraints file: engine_0/trace613.smtc
##   2:28:30  Checking cover reachability in step 9..
##   2:28:38  Reached cover statement at SignalTracker.sv:10781.22-10782.91 ($cover$SignalTracker.sv:10781$46490) in step 9.
##   2:28:38  Writing trace to VCD file: engine_0/trace614.vcd
##   2:28:46  Writing trace to Verilog testbench: engine_0/trace614_tb.v
##   2:28:50  Writing trace to constraints file: engine_0/trace614.smtc
##   2:28:51  Checking cover reachability in step 9..
##   2:28:58  Reached cover statement at SignalTracker.sv:10037.22-10038.84 ($cover$SignalTracker.sv:10037$46242) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:10061.22-10062.86 ($cover$SignalTracker.sv:10061$46250) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:1763.22-1764.75 ($cover$SignalTracker.sv:1763$43484) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:1859.22-1860.79 ($cover$SignalTracker.sv:1859$43516) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:1883.22-1884.81 ($cover$SignalTracker.sv:1883$43524) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:7598.22-7599.67 ($cover$SignalTracker.sv:7598$45429) in step 9.
##   2:28:58  Reached cover statement at SignalTracker.sv:9941.22-9942.80 ($cover$SignalTracker.sv:9941$46210) in step 9.
##   2:28:58  Writing trace to VCD file: engine_0/trace615.vcd
##   2:29:06  Writing trace to Verilog testbench: engine_0/trace615_tb.v
##   2:29:08  Writing trace to constraints file: engine_0/trace615.smtc
##   2:29:09  Checking cover reachability in step 9..
##   2:29:17  Reached cover statement at SignalTracker.sv:18374.22-18375.79 ($cover$SignalTracker.sv:18374$49021) in step 9.
##   2:29:17  Reached cover statement at SignalTracker.sv:18377.22-18378.85 ($cover$SignalTracker.sv:18377$49022) in step 9.
##   2:29:17  Reached cover statement at SignalTracker.sv:18488.22-18489.84 ($cover$SignalTracker.sv:18488$49059) in step 9.
##   2:29:17  Writing trace to VCD file: engine_0/trace616.vcd
##   2:29:24  Writing trace to Verilog testbench: engine_0/trace616_tb.v
##   2:29:26  Writing trace to constraints file: engine_0/trace616.smtc
##   2:29:27  Checking cover reachability in step 9..
##   2:29:35  Reached cover statement at SignalTracker.sv:5537.22-5538.78 ($cover$SignalTracker.sv:5537$44742) in step 9.
##   2:29:35  Reached cover statement at SignalTracker.sv:5561.22-5562.80 ($cover$SignalTracker.sv:5561$44750) in step 9.
##   2:29:35  Writing trace to VCD file: engine_0/trace617.vcd
##   2:29:43  Writing trace to Verilog testbench: engine_0/trace617_tb.v
##   2:29:44  Writing trace to constraints file: engine_0/trace617.smtc
##   2:29:46  Checking cover reachability in step 9..
##   2:29:53  Reached cover statement at SignalTracker.sv:14630.22-14631.69 ($cover$SignalTracker.sv:14630$47773) in step 9.
##   2:29:53  Reached cover statement at SignalTracker.sv:15029.22-15030.86 ($cover$SignalTracker.sv:15029$47906) in step 9.
##   2:29:53  Reached cover statement at SignalTracker.sv:18371.22-18372.83 ($cover$SignalTracker.sv:18371$49020) in step 9.
##   2:29:53  Reached cover statement at SignalTracker.sv:7853.22-7854.93 ($cover$SignalTracker.sv:7853$45514) in step 9.
##   2:29:53  Writing trace to VCD file: engine_0/trace618.vcd
##   2:30:00  Writing trace to Verilog testbench: engine_0/trace618_tb.v
##   2:30:02  Writing trace to constraints file: engine_0/trace618.smtc
##   2:30:03  Checking cover reachability in step 9..
##   2:30:11  Reached cover statement at SignalTracker.sv:13973.22-13974.84 ($cover$SignalTracker.sv:13973$47554) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:13979.22-13980.81 ($cover$SignalTracker.sv:13979$47556) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:13982.22-13983.95 ($cover$SignalTracker.sv:13982$47557) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:4262.22-4263.79 ($cover$SignalTracker.sv:4262$44317) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:4268.22-4269.76 ($cover$SignalTracker.sv:4268$44319) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:4271.22-4272.90 ($cover$SignalTracker.sv:4271$44320) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:7580.22-7581.72 ($cover$SignalTracker.sv:7580$45423) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:7586.22-7587.69 ($cover$SignalTracker.sv:7586$45425) in step 9.
##   2:30:11  Reached cover statement at SignalTracker.sv:7589.22-7590.83 ($cover$SignalTracker.sv:7589$45426) in step 9.
##   2:30:11  Writing trace to VCD file: engine_0/trace619.vcd
##   2:30:19  Writing trace to Verilog testbench: engine_0/trace619_tb.v
##   2:30:21  Writing trace to constraints file: engine_0/trace619.smtc
##   2:30:22  Checking cover reachability in step 9..
##   2:30:29  Reached cover statement at SignalTracker.sv:14015.22-14016.85 ($cover$SignalTracker.sv:14015$47568) in step 9.
##   2:30:29  Reached cover statement at SignalTracker.sv:2615.22-2616.82 ($cover$SignalTracker.sv:2615$43768) in step 9.
##   2:30:29  Writing trace to VCD file: engine_0/trace620.vcd
##   2:30:37  Writing trace to Verilog testbench: engine_0/trace620_tb.v
##   2:30:39  Writing trace to constraints file: engine_0/trace620.smtc
##   2:30:40  Checking cover reachability in step 9..
##   2:30:47  Reached cover statement at SignalTracker.sv:1424.22-1425.69 ($cover$SignalTracker.sv:1424$43371) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:1427.22-1428.70 ($cover$SignalTracker.sv:1427$43372) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:14297.22-14298.79 ($cover$SignalTracker.sv:14297$47662) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18341.22-18342.75 ($cover$SignalTracker.sv:18341$49010) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18344.22-18345.93 ($cover$SignalTracker.sv:18344$49011) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18458.22-18459.71 ($cover$SignalTracker.sv:18458$49049) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18464.22-18465.68 ($cover$SignalTracker.sv:18464$49051) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18467.22-18468.82 ($cover$SignalTracker.sv:18467$49052) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18476.22-18477.88 ($cover$SignalTracker.sv:18476$49055) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18479.22-18480.90 ($cover$SignalTracker.sv:18479$49056) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18482.22-18483.85 ($cover$SignalTracker.sv:18482$49057) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18521.22-18522.72 ($cover$SignalTracker.sv:18521$49070) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18527.22-18528.69 ($cover$SignalTracker.sv:18527$49072) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18530.22-18531.83 ($cover$SignalTracker.sv:18530$49073) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:18533.22-18534.69 ($cover$SignalTracker.sv:18533$49074) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:8075.22-8076.81 ($cover$SignalTracker.sv:8075$45588) in step 9.
##   2:30:47  Reached cover statement at SignalTracker.sv:8078.22-8079.82 ($cover$SignalTracker.sv:8078$45589) in step 9.
##   2:30:47  Writing trace to VCD file: engine_0/trace621.vcd
##   2:30:55  Writing trace to Verilog testbench: engine_0/trace621_tb.v
##   2:30:57  Writing trace to constraints file: engine_0/trace621.smtc
##   2:30:58  Checking cover reachability in step 9..
##   2:31:05  Reached cover statement at SignalTracker.sv:11786.22-11787.96 ($cover$SignalTracker.sv:11786$46825) in step 9.
##   2:31:05  Writing trace to VCD file: engine_0/trace622.vcd
##   2:31:13  Writing trace to Verilog testbench: engine_0/trace622_tb.v
##   2:31:15  Writing trace to constraints file: engine_0/trace622.smtc
##   2:31:16  Checking cover reachability in step 9..
##   2:31:24  Reached cover statement at SignalTracker.sv:10247.22-10248.91 ($cover$SignalTracker.sv:10247$46312) in step 9.
##   2:31:24  Writing trace to VCD file: engine_0/trace623.vcd
##   2:31:32  Writing trace to Verilog testbench: engine_0/trace623_tb.v
##   2:31:34  Writing trace to constraints file: engine_0/trace623.smtc
##   2:31:35  Checking cover reachability in step 9..
##   2:31:43  Reached cover statement at SignalTracker.sv:14090.22-14091.83 ($cover$SignalTracker.sv:14090$47593) in step 9.
##   2:31:43  Reached cover statement at SignalTracker.sv:14096.22-14097.80 ($cover$SignalTracker.sv:14096$47595) in step 9.
##   2:31:43  Reached cover statement at SignalTracker.sv:14099.22-14100.94 ($cover$SignalTracker.sv:14099$47596) in step 9.
##   2:31:43  Reached cover statement at SignalTracker.sv:2969.22-2970.79 ($cover$SignalTracker.sv:2969$43886) in step 9.
##   2:31:43  Reached cover statement at SignalTracker.sv:2975.22-2976.76 ($cover$SignalTracker.sv:2975$43888) in step 9.
##   2:31:43  Reached cover statement at SignalTracker.sv:2978.22-2979.90 ($cover$SignalTracker.sv:2978$43889) in step 9.
##   2:31:43  Writing trace to VCD file: engine_0/trace624.vcd
##   2:31:50  Writing trace to Verilog testbench: engine_0/trace624_tb.v
##   2:31:52  Writing trace to constraints file: engine_0/trace624.smtc
##   2:31:53  Checking cover reachability in step 9..
##   2:32:01  Reached cover statement at SignalTracker.sv:7964.22-7965.88 ($cover$SignalTracker.sv:7964$45551) in step 9.
##   2:32:01  Writing trace to VCD file: engine_0/trace625.vcd
##   2:32:09  Writing trace to Verilog testbench: engine_0/trace625_tb.v
##   2:32:12  Writing trace to constraints file: engine_0/trace625.smtc
##   2:32:13  Checking cover reachability in step 9..
##   2:32:21  Reached cover statement at SignalTracker.sv:7898.22-7899.82 ($cover$SignalTracker.sv:7898$45529) in step 9.
##   2:32:21  Writing trace to VCD file: engine_0/trace626.vcd
##   2:32:29  Writing trace to Verilog testbench: engine_0/trace626_tb.v
##   2:32:30  Writing trace to constraints file: engine_0/trace626.smtc
##   2:32:32  Checking cover reachability in step 9..
##   2:32:39  Reached cover statement at SignalTracker.sv:12668.22-12669.95 ($cover$SignalTracker.sv:12668$47119) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:12671.22-12672.95 ($cover$SignalTracker.sv:12671$47120) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:12674.22-12675.96 ($cover$SignalTracker.sv:12674$47121) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:1385.22-1386.70 ($cover$SignalTracker.sv:1385$43358) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:14636.22-14637.74 ($cover$SignalTracker.sv:14636$47775) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:14675.22-14676.73 ($cover$SignalTracker.sv:14675$47788) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:14918.22-14919.73 ($cover$SignalTracker.sv:14918$47869) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:14966.22-14967.73 ($cover$SignalTracker.sv:14966$47885) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:14984.22-14985.73 ($cover$SignalTracker.sv:14984$47891) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:15032.22-15033.91 ($cover$SignalTracker.sv:15032$47907) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:1511.22-1512.84 ($cover$SignalTracker.sv:1511$43400) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:15563.22-15564.76 ($cover$SignalTracker.sv:15563$48084) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:18230.22-18231.84 ($cover$SignalTracker.sv:18230$48973) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:18494.22-18495.71 ($cover$SignalTracker.sv:18494$49061) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:18497.22-18498.88 ($cover$SignalTracker.sv:18497$49062) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:18509.22-18510.83 ($cover$SignalTracker.sv:18509$49066) in step 9.
##   2:32:39  Reached cover statement at SignalTracker.sv:8090.22-8091.84 ($cover$SignalTracker.sv:8090$45593) in step 9.
##   2:32:39  Writing trace to VCD file: engine_0/trace627.vcd
##   2:32:47  Writing trace to Verilog testbench: engine_0/trace627_tb.v
##   2:32:49  Writing trace to constraints file: engine_0/trace627.smtc
##   2:32:50  Checking cover reachability in step 9..
##   2:32:57  Reached cover statement at SignalTracker.sv:13160.22-13161.83 ($cover$SignalTracker.sv:13160$47283) in step 9.
##   2:32:57  Reached cover statement at SignalTracker.sv:18314.22-18315.74 ($cover$SignalTracker.sv:18314$49001) in step 9.
##   2:32:57  Reached cover statement at SignalTracker.sv:6761.22-6762.77 ($cover$SignalTracker.sv:6761$45150) in step 9.
##   2:32:57  Writing trace to VCD file: engine_0/trace628.vcd
##   2:33:05  Writing trace to Verilog testbench: engine_0/trace628_tb.v
##   2:33:07  Writing trace to constraints file: engine_0/trace628.smtc
##   2:33:08  Checking cover reachability in step 9..
##   2:33:15  Reached cover statement at SignalTracker.sv:10322.22-10323.91 ($cover$SignalTracker.sv:10322$46337) in step 9.
##   2:33:15  Writing trace to VCD file: engine_0/trace629.vcd
##   2:33:23  Writing trace to Verilog testbench: engine_0/trace629_tb.v
##   2:33:24  Writing trace to constraints file: engine_0/trace629.smtc
##   2:33:25  Checking cover reachability in step 9..
##   2:33:33  Reached cover statement at SignalTracker.sv:10397.22-10398.91 ($cover$SignalTracker.sv:10397$46362) in step 9.
##   2:33:33  Writing trace to VCD file: engine_0/trace630.vcd
##   2:33:40  Writing trace to Verilog testbench: engine_0/trace630_tb.v
##   2:33:41  Writing trace to constraints file: engine_0/trace630.smtc
##   2:33:42  Checking cover reachability in step 9..
##   2:33:50  Reached cover statement at SignalTracker.sv:10475.22-10476.91 ($cover$SignalTracker.sv:10475$46388) in step 9.
##   2:33:50  Writing trace to VCD file: engine_0/trace631.vcd
##   2:33:58  Writing trace to Verilog testbench: engine_0/trace631_tb.v
##   2:34:00  Writing trace to constraints file: engine_0/trace631.smtc
##   2:34:01  Checking cover reachability in step 9..
##   2:34:08  Reached cover statement at SignalTracker.sv:10550.22-10551.91 ($cover$SignalTracker.sv:10550$46413) in step 9.
##   2:34:08  Writing trace to VCD file: engine_0/trace632.vcd
##   2:34:16  Writing trace to Verilog testbench: engine_0/trace632_tb.v
##   2:34:18  Writing trace to constraints file: engine_0/trace632.smtc
##   2:34:19  Checking cover reachability in step 9..
##   2:34:26  Reached cover statement at SignalTracker.sv:10628.22-10629.91 ($cover$SignalTracker.sv:10628$46439) in step 9.
##   2:34:26  Writing trace to VCD file: engine_0/trace633.vcd
##   2:34:33  Writing trace to Verilog testbench: engine_0/trace633_tb.v
##   2:34:35  Writing trace to constraints file: engine_0/trace633.smtc
##   2:34:36  Checking cover reachability in step 9..
##   2:34:43  Reached cover statement at SignalTracker.sv:10703.22-10704.91 ($cover$SignalTracker.sv:10703$46464) in step 9.
##   2:34:43  Writing trace to VCD file: engine_0/trace634.vcd
##   2:34:51  Writing trace to Verilog testbench: engine_0/trace634_tb.v
##   2:34:52  Writing trace to constraints file: engine_0/trace634.smtc
##   2:34:54  Checking cover reachability in step 9..
##   2:35:01  Reached cover statement at SignalTracker.sv:11516.22-11517.90 ($cover$SignalTracker.sv:11516$46735) in step 9.
##   2:35:01  Writing trace to VCD file: engine_0/trace635.vcd
##   2:35:09  Writing trace to Verilog testbench: engine_0/trace635_tb.v
##   2:35:10  Writing trace to constraints file: engine_0/trace635.smtc
##   2:35:12  Checking cover reachability in step 9..
##   2:35:19  Reached cover statement at SignalTracker.sv:11579.22-11580.90 ($cover$SignalTracker.sv:11579$46756) in step 9.
##   2:35:19  Writing trace to VCD file: engine_0/trace636.vcd
##   2:35:29  Writing trace to Verilog testbench: engine_0/trace636_tb.v
##   2:35:32  Writing trace to constraints file: engine_0/trace636.smtc
##   2:35:33  Checking cover reachability in step 9..
##   2:35:41  Reached cover statement at SignalTracker.sv:11657.22-11658.90 ($cover$SignalTracker.sv:11657$46782) in step 9.
##   2:35:41  Writing trace to VCD file: engine_0/trace637.vcd
##   2:35:49  Writing trace to Verilog testbench: engine_0/trace637_tb.v
##   2:35:51  Writing trace to constraints file: engine_0/trace637.smtc
##   2:35:52  Checking cover reachability in step 9..
##   2:36:00  Reached cover statement at SignalTracker.sv:11732.22-11733.96 ($cover$SignalTracker.sv:11732$46807) in step 9.
##   2:36:00  Writing trace to VCD file: engine_0/trace638.vcd
##   2:36:08  Writing trace to Verilog testbench: engine_0/trace638_tb.v
##   2:36:09  Writing trace to constraints file: engine_0/trace638.smtc
##   2:36:11  Checking cover reachability in step 9..
##   2:36:19  Reached cover statement at SignalTracker.sv:13166.22-13167.84 ($cover$SignalTracker.sv:13166$47285) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:13169.22-13170.91 ($cover$SignalTracker.sv:13169$47286) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:14666.22-14667.74 ($cover$SignalTracker.sv:14666$47785) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:18320.22-18321.75 ($cover$SignalTracker.sv:18320$49003) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:18323.22-18324.82 ($cover$SignalTracker.sv:18323$49004) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:6767.22-6768.78 ($cover$SignalTracker.sv:6767$45152) in step 9.
##   2:36:19  Reached cover statement at SignalTracker.sv:6770.22-6771.85 ($cover$SignalTracker.sv:6770$45153) in step 9.
##   2:36:19  Writing trace to VCD file: engine_0/trace639.vcd
##   2:36:27  Writing trace to Verilog testbench: engine_0/trace639_tb.v
##   2:36:28  Writing trace to constraints file: engine_0/trace639.smtc
##   2:36:30  Checking cover reachability in step 9..
##   2:36:38  Reached cover statement at SignalTracker.sv:2714.22-2715.79 ($cover$SignalTracker.sv:2714$43801) in step 9.
##   2:36:38  Reached cover statement at SignalTracker.sv:2738.22-2739.81 ($cover$SignalTracker.sv:2738$43809) in step 9.
##   2:36:38  Writing trace to VCD file: engine_0/trace640.vcd
##   2:36:46  Writing trace to Verilog testbench: engine_0/trace640_tb.v
##   2:36:47  Writing trace to constraints file: engine_0/trace640.smtc
##   2:36:48  Checking cover reachability in step 9..
##   2:36:56  Reached cover statement at SignalTracker.sv:13163.22-13164.83 ($cover$SignalTracker.sv:13163$47284) in step 9.
##   2:36:56  Reached cover statement at SignalTracker.sv:18317.22-18318.74 ($cover$SignalTracker.sv:18317$49002) in step 9.
##   2:36:56  Reached cover statement at SignalTracker.sv:6764.22-6765.77 ($cover$SignalTracker.sv:6764$45151) in step 9.
##   2:36:57  Writing trace to VCD file: engine_0/trace641.vcd
##   2:37:04  Writing trace to Verilog testbench: engine_0/trace641_tb.v
##   2:37:06  Writing trace to constraints file: engine_0/trace641.smtc
##   2:37:07  Checking cover reachability in step 9..
##   2:37:15  Reached cover statement at SignalTracker.sv:13220.22-13221.86 ($cover$SignalTracker.sv:13220$47303) in step 9.
##   2:37:15  Reached cover statement at SignalTracker.sv:13664.22-13665.86 ($cover$SignalTracker.sv:13664$47451) in step 9.
##   2:37:15  Reached cover statement at SignalTracker.sv:18356.22-18357.76 ($cover$SignalTracker.sv:18356$49015) in step 9.
##   2:37:15  Reached cover statement at SignalTracker.sv:7832.22-7833.86 ($cover$SignalTracker.sv:7832$45507) in step 9.
##   2:37:15  Writing trace to VCD file: engine_0/trace642.vcd
##   2:37:23  Writing trace to Verilog testbench: engine_0/trace642_tb.v
##   2:37:25  Writing trace to constraints file: engine_0/trace642.smtc
##   2:37:26  Checking cover reachability in step 9..
##   2:37:34  Reached cover statement at SignalTracker.sv:11462.22-11463.82 ($cover$SignalTracker.sv:11462$46717) in step 9.
##   2:37:34  Reached cover statement at SignalTracker.sv:11465.22-11466.82 ($cover$SignalTracker.sv:11465$46718) in step 9.
##   2:37:34  Reached cover statement at SignalTracker.sv:11468.22-11469.83 ($cover$SignalTracker.sv:11468$46719) in step 9.
##   2:37:34  Reached cover statement at SignalTracker.sv:13721.22-13722.90 ($cover$SignalTracker.sv:13721$47470) in step 9.
##   2:37:34  Reached cover statement at SignalTracker.sv:13724.22-13725.90 ($cover$SignalTracker.sv:13724$47471) in step 9.
##   2:37:34  Reached cover statement at SignalTracker.sv:13727.22-13728.91 ($cover$SignalTracker.sv:13727$47472) in step 9.
##   2:37:34  Writing trace to VCD file: engine_0/trace643.vcd
##   2:37:42  Writing trace to Verilog testbench: engine_0/trace643_tb.v
##   2:37:44  Writing trace to constraints file: engine_0/trace643.smtc
##   2:37:45  Checking cover reachability in step 9..
##   2:37:53  Reached cover statement at SignalTracker.sv:11471.22-11472.90 ($cover$SignalTracker.sv:11471$46720) in step 9.
##   2:37:53  Reached cover statement at SignalTracker.sv:12677.22-12678.103 ($cover$SignalTracker.sv:12677$47122) in step 9.
##   2:37:53  Reached cover statement at SignalTracker.sv:13730.22-13731.98 ($cover$SignalTracker.sv:13730$47473) in step 9.
##   2:37:53  Writing trace to VCD file: engine_0/trace644.vcd
##   2:38:00  Writing trace to Verilog testbench: engine_0/trace644_tb.v
##   2:38:02  Writing trace to constraints file: engine_0/trace644.smtc
##   2:38:04  Checking cover reachability in step 9..
##   2:38:12  Reached cover statement at SignalTracker.sv:13226.22-13227.87 ($cover$SignalTracker.sv:13226$47305) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:13229.22-13230.94 ($cover$SignalTracker.sv:13229$47306) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:13670.22-13671.87 ($cover$SignalTracker.sv:13670$47453) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:13673.22-13674.94 ($cover$SignalTracker.sv:13673$47454) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:18362.22-18363.77 ($cover$SignalTracker.sv:18362$49017) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:18365.22-18366.84 ($cover$SignalTracker.sv:18365$49018) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:7838.22-7839.87 ($cover$SignalTracker.sv:7838$45509) in step 9.
##   2:38:12  Reached cover statement at SignalTracker.sv:7841.22-7842.94 ($cover$SignalTracker.sv:7841$45510) in step 9.
##   2:38:12  Writing trace to VCD file: engine_0/trace645.vcd
##   2:38:20  Writing trace to Verilog testbench: engine_0/trace645_tb.v
##   2:38:22  Writing trace to constraints file: engine_0/trace645.smtc
##   2:38:23  Checking cover reachability in step 9..
##   2:38:32  Reached cover statement at SignalTracker.sv:12704.22-12705.95 ($cover$SignalTracker.sv:12704$47131) in step 9.
##   2:38:32  Writing trace to VCD file: engine_0/trace646.vcd
##   2:38:39  Writing trace to Verilog testbench: engine_0/trace646_tb.v
##   2:38:41  Writing trace to constraints file: engine_0/trace646.smtc
##   2:38:42  Checking cover reachability in step 9..
##   2:38:52  Reached cover statement at SignalTracker.sv:13346.22-13347.85 ($cover$SignalTracker.sv:13346$47345) in step 9.
##   2:38:52  Reached cover statement at SignalTracker.sv:13352.22-13353.86 ($cover$SignalTracker.sv:13352$47347) in step 9.
##   2:38:52  Reached cover statement at SignalTracker.sv:13355.22-13356.93 ($cover$SignalTracker.sv:13355$47348) in step 9.
##   2:38:52  Writing trace to VCD file: engine_0/trace647.vcd
##   2:39:00  Writing trace to Verilog testbench: engine_0/trace647_tb.v
##   2:39:02  Writing trace to constraints file: engine_0/trace647.smtc
##   2:39:03  Checking cover reachability in step 9..
##   2:39:11  Reached cover statement at SignalTracker.sv:12707.22-12708.95 ($cover$SignalTracker.sv:12707$47132) in step 9.
##   2:39:11  Reached cover statement at SignalTracker.sv:12713.22-12714.103 ($cover$SignalTracker.sv:12713$47134) in step 9.
##   2:39:11  Writing trace to VCD file: engine_0/trace648.vcd
##   2:39:19  Writing trace to Verilog testbench: engine_0/trace648_tb.v
##   2:39:21  Writing trace to constraints file: engine_0/trace648.smtc
##   2:39:22  Checking cover reachability in step 9..
##   2:39:29  Reached cover statement at SignalTracker.sv:12710.22-12711.96 ($cover$SignalTracker.sv:12710$47133) in step 9.
##   2:39:29  Reached cover statement at SignalTracker.sv:14360.22-14361.74 ($cover$SignalTracker.sv:14360$47683) in step 9.
##   2:39:29  Reached cover statement at SignalTracker.sv:14378.22-14379.74 ($cover$SignalTracker.sv:14378$47689) in step 9.
##   2:39:29  Writing trace to VCD file: engine_0/trace649.vcd
##   2:39:37  Writing trace to Verilog testbench: engine_0/trace649_tb.v
##   2:39:39  Writing trace to constraints file: engine_0/trace649.smtc
##   2:39:40  Checking cover reachability in step 9..
##   2:39:47  Reached cover statement at SignalTracker.sv:14336.22-14337.74 ($cover$SignalTracker.sv:14336$47675) in step 9.
##   2:39:47  Writing trace to VCD file: engine_0/trace650.vcd
##   2:39:55  Writing trace to Verilog testbench: engine_0/trace650_tb.v
##   2:39:57  Writing trace to constraints file: engine_0/trace650.smtc
##   2:39:58  Checking cover reachability in step 9..
##   2:40:05  Reached cover statement at SignalTracker.sv:14348.22-14349.74 ($cover$SignalTracker.sv:14348$47679) in step 9.
##   2:40:05  Writing trace to VCD file: engine_0/trace651.vcd
##   2:40:13  Writing trace to Verilog testbench: engine_0/trace651_tb.v
##   2:40:15  Writing trace to constraints file: engine_0/trace651.smtc
##   2:40:16  Checking cover reachability in step 9..
##   2:40:24  Reached cover statement at SignalTracker.sv:14396.22-14397.74 ($cover$SignalTracker.sv:14396$47695) in step 9.
##   2:40:24  Writing trace to VCD file: engine_0/trace652.vcd
##   2:40:31  Writing trace to Verilog testbench: engine_0/trace652_tb.v
##   2:40:33  Writing trace to constraints file: engine_0/trace652.smtc
##   2:40:34  Checking cover reachability in step 9..
##   2:40:42  Reached cover statement at SignalTracker.sv:14414.22-14415.74 ($cover$SignalTracker.sv:14414$47701) in step 9.
##   2:40:42  Writing trace to VCD file: engine_0/trace653.vcd
##   2:40:49  Writing trace to Verilog testbench: engine_0/trace653_tb.v
##   2:40:51  Writing trace to constraints file: engine_0/trace653.smtc
##   2:40:52  Checking cover reachability in step 9..
##   2:41:00  Reached cover statement at SignalTracker.sv:13349.22-13350.85 ($cover$SignalTracker.sv:13349$47346) in step 9.
##   2:41:00  Reached cover statement at SignalTracker.sv:13667.22-13668.86 ($cover$SignalTracker.sv:13667$47452) in step 9.
##   2:41:00  Reached cover statement at SignalTracker.sv:18359.22-18360.76 ($cover$SignalTracker.sv:18359$49016) in step 9.
##   2:41:00  Reached cover statement at SignalTracker.sv:7835.22-7836.86 ($cover$SignalTracker.sv:7835$45508) in step 9.
##   2:41:00  Writing trace to VCD file: engine_0/trace654.vcd
##   2:41:07  Writing trace to Verilog testbench: engine_0/trace654_tb.v
##   2:41:09  Writing trace to constraints file: engine_0/trace654.smtc
##   2:41:10  Checking cover reachability in step 9..
##   2:41:18  Reached cover statement at SignalTracker.sv:3086.22-3087.80 ($cover$SignalTracker.sv:3086$43925) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:3092.22-3093.77 ($cover$SignalTracker.sv:3092$43927) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:3095.22-3096.91 ($cover$SignalTracker.sv:3095$43928) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8861.22-8862.77 ($cover$SignalTracker.sv:8861$45850) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8867.22-8868.74 ($cover$SignalTracker.sv:8867$45852) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8870.22-8871.88 ($cover$SignalTracker.sv:8870$45853) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8966.22-8967.77 ($cover$SignalTracker.sv:8966$45885) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8972.22-8973.74 ($cover$SignalTracker.sv:8972$45887) in step 9.
##   2:41:18  Reached cover statement at SignalTracker.sv:8975.22-8976.88 ($cover$SignalTracker.sv:8975$45888) in step 9.
##   2:41:18  Writing trace to VCD file: engine_0/trace655.vcd
##   2:41:25  Writing trace to Verilog testbench: engine_0/trace655_tb.v
##   2:41:27  Writing trace to constraints file: engine_0/trace655.smtc
##   2:41:28  Checking cover reachability in step 9..
##   2:41:36  Reached cover statement at SignalTracker.sv:13223.22-13224.86 ($cover$SignalTracker.sv:13223$47304) in step 9.
##   2:41:36  Writing trace to VCD file: engine_0/trace656.vcd
##   2:41:43  Writing trace to Verilog testbench: engine_0/trace656_tb.v
##   2:41:45  Writing trace to constraints file: engine_0/trace656.smtc
##   2:41:46  Checking cover reachability in step 9..
##   2:41:55  Reached cover statement at SignalTracker.sv:5420.22-5421.79 ($cover$SignalTracker.sv:5420$44703) in step 9.
##   2:41:55  Reached cover statement at SignalTracker.sv:5444.22-5445.81 ($cover$SignalTracker.sv:5444$44711) in step 9.
##   2:41:55  Reached cover statement at SignalTracker.sv:8504.22-8505.77 ($cover$SignalTracker.sv:8504$45731) in step 9.
##   2:41:55  Reached cover statement at SignalTracker.sv:8528.22-8529.79 ($cover$SignalTracker.sv:8528$45739) in step 9.
##   2:41:55  Writing trace to VCD file: engine_0/trace657.vcd
##   2:42:03  Writing trace to Verilog testbench: engine_0/trace657_tb.v
##   2:42:06  Writing trace to constraints file: engine_0/trace657.smtc
##   2:42:07  Checking cover reachability in step 9..
##   2:42:15  Reached cover statement at SignalTracker.sv:15002.22-15003.73 ($cover$SignalTracker.sv:15002$47897) in step 9.
##   2:42:15  Reached cover statement at SignalTracker.sv:15014.22-15015.73 ($cover$SignalTracker.sv:15014$47901) in step 9.
##   2:42:15  Writing trace to VCD file: engine_0/trace658.vcd
##   2:42:23  Writing trace to Verilog testbench: engine_0/trace658_tb.v
##   2:42:25  Writing trace to constraints file: engine_0/trace658.smtc
##   2:42:26  Checking cover reachability in step 9..
##   2:42:34  Reached cover statement at SignalTracker.sv:1628.22-1629.80 ($cover$SignalTracker.sv:1628$43439) in step 9.
##   2:42:34  Reached cover statement at SignalTracker.sv:1634.22-1635.77 ($cover$SignalTracker.sv:1634$43441) in step 9.
##   2:42:34  Reached cover statement at SignalTracker.sv:1637.22-1638.91 ($cover$SignalTracker.sv:1637$43442) in step 9.
##   2:42:34  Reached cover statement at SignalTracker.sv:9806.22-9807.85 ($cover$SignalTracker.sv:9806$46165) in step 9.
##   2:42:34  Reached cover statement at SignalTracker.sv:9812.22-9813.82 ($cover$SignalTracker.sv:9812$46167) in step 9.
##   2:42:34  Reached cover statement at SignalTracker.sv:9815.22-9816.96 ($cover$SignalTracker.sv:9815$46168) in step 9.
##   2:42:34  Writing trace to VCD file: engine_0/trace659.vcd
##   2:42:42  Writing trace to Verilog testbench: engine_0/trace659_tb.v
##   2:42:43  Writing trace to constraints file: engine_0/trace659.smtc
##   2:42:44  Checking cover reachability in step 9..
##   2:42:53  Reached cover statement at SignalTracker.sv:6134.22-6135.79 ($cover$SignalTracker.sv:6134$44941) in step 9.
##   2:42:53  Reached cover statement at SignalTracker.sv:6158.22-6159.81 ($cover$SignalTracker.sv:6158$44949) in step 9.
##   2:42:53  Reached cover statement at SignalTracker.sv:6950.22-6951.72 ($cover$SignalTracker.sv:6950$45213) in step 9.
##   2:42:53  Reached cover statement at SignalTracker.sv:6974.22-6975.74 ($cover$SignalTracker.sv:6974$45221) in step 9.
##   2:42:53  Writing trace to VCD file: engine_0/trace660.vcd
##   2:43:01  Writing trace to Verilog testbench: engine_0/trace660_tb.v
##   2:43:02  Writing trace to constraints file: engine_0/trace660.smtc
##   2:43:03  Checking cover reachability in step 9..
##   2:43:12  Reached cover statement at SignalTracker.sv:5564.22-5565.75 ($cover$SignalTracker.sv:5564$44751) in step 9.
##   2:43:12  Reached cover statement at SignalTracker.sv:5654.22-5655.79 ($cover$SignalTracker.sv:5654$44781) in step 9.
##   2:43:12  Reached cover statement at SignalTracker.sv:5678.22-5679.81 ($cover$SignalTracker.sv:5678$44789) in step 9.
##   2:43:12  Reached cover statement at SignalTracker.sv:8435.22-8436.73 ($cover$SignalTracker.sv:8435$45708) in step 9.
##   2:43:12  Writing trace to VCD file: engine_0/trace661.vcd
##   2:43:19  Writing trace to Verilog testbench: engine_0/trace661_tb.v
##   2:43:21  Writing trace to constraints file: engine_0/trace661.smtc
##   2:43:22  Checking cover reachability in step 9..
##   2:43:30  Reached cover statement at SignalTracker.sv:14432.22-14433.74 ($cover$SignalTracker.sv:14432$47707) in step 9.
##   2:43:30  Reached cover statement at SignalTracker.sv:14447.22-14448.74 ($cover$SignalTracker.sv:14447$47712) in step 9.
##   2:43:30  Reached cover statement at SignalTracker.sv:14522.22-14523.74 ($cover$SignalTracker.sv:14522$47737) in step 9.
##   2:43:30  Reached cover statement at SignalTracker.sv:14540.22-14541.74 ($cover$SignalTracker.sv:14540$47743) in step 9.
##   2:43:30  Writing trace to VCD file: engine_0/trace662.vcd
##   2:43:38  Writing trace to Verilog testbench: engine_0/trace662_tb.v
##   2:43:40  Writing trace to constraints file: engine_0/trace662.smtc
##   2:43:41  Checking cover reachability in step 9..
##   2:43:48  Reached cover statement at SignalTracker.sv:6719.22-6720.78 ($cover$SignalTracker.sv:6719$45136) in step 9.
##   2:43:48  Reached cover statement at SignalTracker.sv:6743.22-6744.80 ($cover$SignalTracker.sv:6743$45144) in step 9.
##   2:43:48  Reached cover statement at SignalTracker.sv:9524.22-9525.82 ($cover$SignalTracker.sv:9524$46071) in step 9.
##   2:43:48  Reached cover statement at SignalTracker.sv:9548.22-9549.84 ($cover$SignalTracker.sv:9548$46079) in step 9.
##   2:43:48  Writing trace to VCD file: engine_0/trace663.vcd
##   2:43:56  Writing trace to Verilog testbench: engine_0/trace663_tb.v
##   2:43:58  Writing trace to constraints file: engine_0/trace663.smtc
##   2:43:59  Checking cover reachability in step 9..
##   2:44:07  Reached cover statement at SignalTracker.sv:2489.22-2490.79 ($cover$SignalTracker.sv:2489$43726) in step 9.
##   2:44:07  Reached cover statement at SignalTracker.sv:2513.22-2514.81 ($cover$SignalTracker.sv:2513$43734) in step 9.
##   2:44:07  Writing trace to VCD file: engine_0/trace664.vcd
##   2:44:15  Writing trace to Verilog testbench: engine_0/trace664_tb.v
##   2:44:17  Writing trace to constraints file: engine_0/trace664.smtc
##   2:44:18  Checking cover reachability in step 9..
##   2:44:26  Reached cover statement at SignalTracker.sv:2363.22-2364.79 ($cover$SignalTracker.sv:2363$43684) in step 9.
##   2:44:26  Reached cover statement at SignalTracker.sv:2387.22-2388.81 ($cover$SignalTracker.sv:2387$43692) in step 9.
##   2:44:26  Writing trace to VCD file: engine_0/trace665.vcd
##   2:44:34  Writing trace to Verilog testbench: engine_0/trace665_tb.v
##   2:44:35  Writing trace to constraints file: engine_0/trace665.smtc
##   2:44:36  Checking cover reachability in step 9..
##   2:44:44  Reached cover statement at SignalTracker.sv:2390.22-2391.75 ($cover$SignalTracker.sv:2390$43693) in step 9.
##   2:44:44  Writing trace to VCD file: engine_0/trace666.vcd
##   2:44:52  Writing trace to Verilog testbench: engine_0/trace666_tb.v
##   2:44:54  Writing trace to constraints file: engine_0/trace666.smtc
##   2:44:55  Checking cover reachability in step 9..
##   2:45:03  Reached cover statement at SignalTracker.sv:14183.22-14184.76 ($cover$SignalTracker.sv:14183$47624) in step 9.
##   2:45:03  Reached cover statement at SignalTracker.sv:14207.22-14208.78 ($cover$SignalTracker.sv:14207$47632) in step 9.
##   2:45:03  Reached cover statement at SignalTracker.sv:3893.22-3894.79 ($cover$SignalTracker.sv:3893$44194) in step 9.
##   2:45:03  Reached cover statement at SignalTracker.sv:3917.22-3918.81 ($cover$SignalTracker.sv:3917$44202) in step 9.
##   2:45:03  Writing trace to VCD file: engine_0/trace667.vcd
##   2:45:11  Writing trace to Verilog testbench: engine_0/trace667_tb.v
##   2:45:13  Writing trace to constraints file: engine_0/trace667.smtc
##   2:45:14  Checking cover reachability in step 9..
##   2:45:22  Reached cover statement at SignalTracker.sv:13868.22-13869.79 ($cover$SignalTracker.sv:13868$47519) in step 9.
##   2:45:22  Reached cover statement at SignalTracker.sv:4157.22-4158.74 ($cover$SignalTracker.sv:4157$44282) in step 9.
##   2:45:22  Reached cover statement at SignalTracker.sv:7490.22-7491.67 ($cover$SignalTracker.sv:7490$45393) in step 9.
##   2:45:22  Writing trace to VCD file: engine_0/trace668.vcd
##   2:45:30  Writing trace to Verilog testbench: engine_0/trace668_tb.v
##   2:45:33  Writing trace to constraints file: engine_0/trace668.smtc
##   2:45:34  Checking cover reachability in step 9..
##   2:45:42  Reached cover statement at SignalTracker.sv:3302.22-3303.79 ($cover$SignalTracker.sv:3302$43997) in step 9.
##   2:45:42  Reached cover statement at SignalTracker.sv:3326.22-3327.81 ($cover$SignalTracker.sv:3326$44005) in step 9.
##   2:45:42  Reached cover statement at SignalTracker.sv:8309.22-8310.77 ($cover$SignalTracker.sv:8309$45666) in step 9.
##   2:45:42  Reached cover statement at SignalTracker.sv:8333.22-8334.79 ($cover$SignalTracker.sv:8333$45674) in step 9.
##   2:45:42  Writing trace to VCD file: engine_0/trace669.vcd
##   2:45:50  Writing trace to Verilog testbench: engine_0/trace669_tb.v
##   2:45:51  Writing trace to constraints file: engine_0/trace669.smtc
##   2:45:53  Checking cover reachability in step 9..
##   2:46:00  Reached cover statement at SignalTracker.sv:2105.22-2106.79 ($cover$SignalTracker.sv:2105$43598) in step 9.
##   2:46:00  Reached cover statement at SignalTracker.sv:2111.22-2112.76 ($cover$SignalTracker.sv:2111$43600) in step 9.
##   2:46:00  Reached cover statement at SignalTracker.sv:2114.22-2115.90 ($cover$SignalTracker.sv:2114$43601) in step 9.
##   2:46:00  Writing trace to VCD file: engine_0/trace670.vcd
##   2:46:08  Writing trace to Verilog testbench: engine_0/trace670_tb.v
##   2:46:10  Writing trace to constraints file: engine_0/trace670.smtc
##   2:46:11  Checking cover reachability in step 9..
##   2:46:19  Reached cover statement at SignalTracker.sv:1745.22-1746.80 ($cover$SignalTracker.sv:1745$43478) in step 9.
##   2:46:19  Reached cover statement at SignalTracker.sv:1751.22-1752.77 ($cover$SignalTracker.sv:1751$43480) in step 9.
##   2:46:19  Reached cover statement at SignalTracker.sv:1754.22-1755.91 ($cover$SignalTracker.sv:1754$43481) in step 9.
##   2:46:19  Reached cover statement at SignalTracker.sv:9923.22-9924.85 ($cover$SignalTracker.sv:9923$46204) in step 9.
##   2:46:19  Reached cover statement at SignalTracker.sv:9929.22-9930.82 ($cover$SignalTracker.sv:9929$46206) in step 9.
##   2:46:19  Reached cover statement at SignalTracker.sv:9932.22-9933.96 ($cover$SignalTracker.sv:9932$46207) in step 9.
##   2:46:19  Writing trace to VCD file: engine_0/trace671.vcd
##   2:46:27  Writing trace to Verilog testbench: engine_0/trace671_tb.v
##   2:46:28  Writing trace to constraints file: engine_0/trace671.smtc
##   2:46:29  Checking cover reachability in step 9..
##   2:46:37  Reached cover statement at SignalTracker.sv:2699.22-2700.82 ($cover$SignalTracker.sv:2699$43796) in step 9.
##   2:46:37  Reached cover statement at SignalTracker.sv:2723.22-2724.80 ($cover$SignalTracker.sv:2723$43804) in step 9.
##   2:46:37  Reached cover statement at SignalTracker.sv:2729.22-2730.77 ($cover$SignalTracker.sv:2729$43806) in step 9.
##   2:46:37  Reached cover statement at SignalTracker.sv:2732.22-2733.91 ($cover$SignalTracker.sv:2732$43807) in step 9.
##   2:46:37  Writing trace to VCD file: engine_0/trace672.vcd
##   2:46:45  Writing trace to Verilog testbench: engine_0/trace672_tb.v
##   2:46:47  Writing trace to constraints file: engine_0/trace672.smtc
##   2:46:48  Checking cover reachability in step 9..
##   2:46:56  Reached cover statement at SignalTracker.sv:3542.22-3543.80 ($cover$SignalTracker.sv:3542$44077) in step 9.
##   2:46:56  Reached cover statement at SignalTracker.sv:3548.22-3549.77 ($cover$SignalTracker.sv:3548$44079) in step 9.
##   2:46:56  Reached cover statement at SignalTracker.sv:3551.22-3552.91 ($cover$SignalTracker.sv:3551$44080) in step 9.
##   2:46:56  Reached cover statement at SignalTracker.sv:9404.22-9405.77 ($cover$SignalTracker.sv:9404$46031) in step 9.
##   2:46:56  Reached cover statement at SignalTracker.sv:9410.22-9411.74 ($cover$SignalTracker.sv:9410$46033) in step 9.
##   2:46:56  Reached cover statement at SignalTracker.sv:9413.22-9414.88 ($cover$SignalTracker.sv:9413$46034) in step 9.
##   2:46:56  Writing trace to VCD file: engine_0/trace673.vcd
##   2:47:03  Writing trace to Verilog testbench: engine_0/trace673_tb.v
##   2:47:05  Writing trace to constraints file: engine_0/trace673.smtc
##   2:47:06  Checking cover reachability in step 9..
##   2:47:14  Reached cover statement at SignalTracker.sv:5201.22-5202.79 ($cover$SignalTracker.sv:5201$44630) in step 9.
##   2:47:14  Reached cover statement at SignalTracker.sv:5225.22-5226.81 ($cover$SignalTracker.sv:5225$44638) in step 9.
##   2:47:14  Writing trace to VCD file: engine_0/trace674.vcd
##   2:47:22  Writing trace to Verilog testbench: engine_0/trace674_tb.v
##   2:47:23  Writing trace to constraints file: engine_0/trace674.smtc
##   2:47:24  Checking cover reachability in step 9..
##   2:47:32  Reached cover statement at SignalTracker.sv:4013.22-4014.79 ($cover$SignalTracker.sv:4013$44234) in step 9.
##   2:47:32  Reached cover statement at SignalTracker.sv:4037.22-4038.81 ($cover$SignalTracker.sv:4037$44242) in step 9.
##   2:47:32  Reached cover statement at SignalTracker.sv:8624.22-8625.76 ($cover$SignalTracker.sv:8624$45771) in step 9.
##   2:47:32  Reached cover statement at SignalTracker.sv:8648.22-8649.78 ($cover$SignalTracker.sv:8648$45779) in step 9.
##   2:47:32  Writing trace to VCD file: engine_0/trace675.vcd
##   2:47:40  Writing trace to Verilog testbench: engine_0/trace675_tb.v
##   2:47:42  Writing trace to constraints file: engine_0/trace675.smtc
##   2:47:43  Checking cover reachability in step 9..
##   2:47:51  Reached cover statement at SignalTracker.sv:4130.22-4131.79 ($cover$SignalTracker.sv:4130$44273) in step 9.
##   2:47:51  Reached cover statement at SignalTracker.sv:4154.22-4155.81 ($cover$SignalTracker.sv:4154$44281) in step 9.
##   2:47:51  Reached cover statement at SignalTracker.sv:9395.22-9396.76 ($cover$SignalTracker.sv:9395$46028) in step 9.
##   2:47:51  Reached cover statement at SignalTracker.sv:9419.22-9420.78 ($cover$SignalTracker.sv:9419$46036) in step 9.
##   2:47:51  Writing trace to VCD file: engine_0/trace676.vcd
##   2:47:59  Writing trace to Verilog testbench: engine_0/trace676_tb.v
##   2:48:00  Writing trace to constraints file: engine_0/trace676.smtc
##   2:48:01  Checking cover reachability in step 9..
##   2:48:09  Reached cover statement at SignalTracker.sv:14105.22-14106.72 ($cover$SignalTracker.sv:14105$47598) in step 9.
##   2:48:09  Reached cover statement at SignalTracker.sv:4040.22-4041.75 ($cover$SignalTracker.sv:4040$44243) in step 9.
##   2:48:09  Reached cover statement at SignalTracker.sv:9314.22-9315.72 ($cover$SignalTracker.sv:9314$46001) in step 9.
##   2:48:09  Writing trace to VCD file: engine_0/trace677.vcd
##   2:48:17  Writing trace to Verilog testbench: engine_0/trace677_tb.v
##   2:48:19  Writing trace to constraints file: engine_0/trace677.smtc
##   2:48:20  Checking cover reachability in step 9..
##   2:48:27  Reached cover statement at SignalTracker.sv:2807.22-2808.75 ($cover$SignalTracker.sv:2807$43832) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:2894.22-2895.79 ($cover$SignalTracker.sv:2894$43861) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:2918.22-2919.81 ($cover$SignalTracker.sv:2918$43869) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8654.22-8655.72 ($cover$SignalTracker.sv:8654$45781) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8735.22-8736.76 ($cover$SignalTracker.sv:8735$45808) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8759.22-8760.78 ($cover$SignalTracker.sv:8759$45816) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8879.22-8880.72 ($cover$SignalTracker.sv:8879$45856) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8957.22-8958.76 ($cover$SignalTracker.sv:8957$45882) in step 9.
##   2:48:27  Reached cover statement at SignalTracker.sv:8981.22-8982.78 ($cover$SignalTracker.sv:8981$45890) in step 9.
##   2:48:27  Writing trace to VCD file: engine_0/trace678.vcd
##   2:48:35  Writing trace to Verilog testbench: engine_0/trace678_tb.v
##   2:48:37  Writing trace to constraints file: engine_0/trace678.smtc
##   2:48:38  Checking cover reachability in step 9..
##   2:48:48  Reached cover statement at SignalTracker.sv:2777.22-2778.82 ($cover$SignalTracker.sv:2777$43822) in step 9.
##   2:48:48  Writing trace to VCD file: engine_0/trace679.vcd
##   2:48:56  Writing trace to Verilog testbench: engine_0/trace679_tb.v
##   2:48:58  Writing trace to constraints file: engine_0/trace679.smtc
##   2:48:59  Checking cover reachability in step 9..
##   2:49:07  Reached cover statement at SignalTracker.sv:6623.22-6624.74 ($cover$SignalTracker.sv:6623$45104) in step 9.
##   2:49:07  Reached cover statement at SignalTracker.sv:9428.22-9429.78 ($cover$SignalTracker.sv:9428$46039) in step 9.
##   2:49:07  Writing trace to VCD file: engine_0/trace680.vcd
##   2:49:14  Writing trace to Verilog testbench: engine_0/trace680_tb.v
##   2:49:16  Writing trace to constraints file: engine_0/trace680.smtc
##   2:49:17  Checking cover reachability in step 9..
##   2:49:25  Reached cover statement at SignalTracker.sv:4022.22-4023.80 ($cover$SignalTracker.sv:4022$44237) in step 9.
##   2:49:25  Reached cover statement at SignalTracker.sv:4028.22-4029.77 ($cover$SignalTracker.sv:4028$44239) in step 9.
##   2:49:25  Reached cover statement at SignalTracker.sv:4031.22-4032.91 ($cover$SignalTracker.sv:4031$44240) in step 9.
##   2:49:25  Reached cover statement at SignalTracker.sv:8633.22-8634.77 ($cover$SignalTracker.sv:8633$45774) in step 9.
##   2:49:25  Reached cover statement at SignalTracker.sv:8639.22-8640.74 ($cover$SignalTracker.sv:8639$45776) in step 9.
##   2:49:25  Reached cover statement at SignalTracker.sv:8642.22-8643.88 ($cover$SignalTracker.sv:8642$45777) in step 9.
##   2:49:25  Writing trace to VCD file: engine_0/trace681.vcd
##   2:49:33  Writing trace to Verilog testbench: engine_0/trace681_tb.v
##   2:49:34  Writing trace to constraints file: engine_0/trace681.smtc
##   2:49:35  Checking cover reachability in step 9..
##   2:49:44  Reached cover statement at SignalTracker.sv:2270.22-2271.75 ($cover$SignalTracker.sv:2270$43653) in step 9.
##   2:49:44  Writing trace to VCD file: engine_0/trace682.vcd
##   2:49:51  Writing trace to Verilog testbench: engine_0/trace682_tb.v
##   2:49:53  Writing trace to constraints file: engine_0/trace682.smtc
##   2:49:54  Checking cover reachability in step 9..
##   2:50:02  Reached cover statement at SignalTracker.sv:5546.22-5547.79 ($cover$SignalTracker.sv:5546$44745) in step 9.
##   2:50:02  Reached cover statement at SignalTracker.sv:5552.22-5553.76 ($cover$SignalTracker.sv:5552$44747) in step 9.
##   2:50:02  Reached cover statement at SignalTracker.sv:5555.22-5556.90 ($cover$SignalTracker.sv:5555$44748) in step 9.
##   2:50:02  Writing trace to VCD file: engine_0/trace683.vcd
##   2:50:10  Writing trace to Verilog testbench: engine_0/trace683_tb.v
##   2:50:12  Writing trace to constraints file: engine_0/trace683.smtc
##   2:50:13  Checking cover reachability in step 9..
##   2:50:21  Reached cover statement at SignalTracker.sv:4139.22-4140.80 ($cover$SignalTracker.sv:4139$44276) in step 9.
##   2:50:21  Reached cover statement at SignalTracker.sv:4145.22-4146.77 ($cover$SignalTracker.sv:4145$44278) in step 9.
##   2:50:21  Reached cover statement at SignalTracker.sv:4148.22-4149.91 ($cover$SignalTracker.sv:4148$44279) in step 9.
##   2:50:21  Writing trace to VCD file: engine_0/trace684.vcd
##   2:50:29  Writing trace to Verilog testbench: engine_0/trace684_tb.v
##   2:50:31  Writing trace to constraints file: engine_0/trace684.smtc
##   2:50:32  Checking cover reachability in step 9..
##   2:50:40  Reached cover statement at SignalTracker.sv:4757.22-4758.75 ($cover$SignalTracker.sv:4757$44482) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:4853.22-4854.79 ($cover$SignalTracker.sv:4853$44514) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:4877.22-4878.81 ($cover$SignalTracker.sv:4877$44522) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:8984.22-8985.72 ($cover$SignalTracker.sv:8984$45891) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:9071.22-9072.76 ($cover$SignalTracker.sv:9071$45920) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:9095.22-9096.78 ($cover$SignalTracker.sv:9095$45928) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:9209.22-9210.72 ($cover$SignalTracker.sv:9209$45966) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:9287.22-9288.76 ($cover$SignalTracker.sv:9287$45992) in step 9.
##   2:50:40  Reached cover statement at SignalTracker.sv:9311.22-9312.78 ($cover$SignalTracker.sv:9311$46000) in step 9.
##   2:50:40  Writing trace to VCD file: engine_0/trace685.vcd
##   2:50:47  Writing trace to Verilog testbench: engine_0/trace685_tb.v
##   2:50:49  Writing trace to constraints file: engine_0/trace685.smtc
##   2:50:50  Checking cover reachability in step 9..
##   2:50:58  Reached cover statement at SignalTracker.sv:2030.22-2031.80 ($cover$SignalTracker.sv:2030$43573) in step 9.
##   2:50:58  Reached cover statement at SignalTracker.sv:2036.22-2037.77 ($cover$SignalTracker.sv:2036$43575) in step 9.
##   2:50:58  Reached cover statement at SignalTracker.sv:2039.22-2040.91 ($cover$SignalTracker.sv:2039$43576) in step 9.
##   2:50:58  Reached cover statement at SignalTracker.sv:9695.22-9696.86 ($cover$SignalTracker.sv:9695$46128) in step 9.
##   2:50:58  Reached cover statement at SignalTracker.sv:9701.22-9702.83 ($cover$SignalTracker.sv:9701$46130) in step 9.
##   2:50:58  Reached cover statement at SignalTracker.sv:9704.22-9705.97 ($cover$SignalTracker.sv:9704$46131) in step 9.
##   2:50:58  Writing trace to VCD file: engine_0/trace686.vcd
##   2:51:06  Writing trace to Verilog testbench: engine_0/trace686_tb.v
##   2:51:08  Writing trace to constraints file: engine_0/trace686.smtc
##   2:51:09  Checking cover reachability in step 9..
##   2:51:17  Reached cover statement at SignalTracker.sv:1619.22-1620.79 ($cover$SignalTracker.sv:1619$43436) in step 9.
##   2:51:17  Reached cover statement at SignalTracker.sv:1643.22-1644.81 ($cover$SignalTracker.sv:1643$43444) in step 9.
##   2:51:17  Reached cover statement at SignalTracker.sv:9797.22-9798.84 ($cover$SignalTracker.sv:9797$46162) in step 9.
##   2:51:17  Reached cover statement at SignalTracker.sv:9821.22-9822.86 ($cover$SignalTracker.sv:9821$46170) in step 9.
##   2:51:17  Writing trace to VCD file: engine_0/trace687.vcd
##   2:51:25  Writing trace to Verilog testbench: engine_0/trace687_tb.v
##   2:51:26  Writing trace to constraints file: engine_0/trace687.smtc
##   2:51:27  Checking cover reachability in step 9..
##   2:51:35  Reached cover statement at SignalTracker.sv:5210.22-5211.80 ($cover$SignalTracker.sv:5210$44633) in step 9.
##   2:51:35  Reached cover statement at SignalTracker.sv:5216.22-5217.77 ($cover$SignalTracker.sv:5216$44635) in step 9.
##   2:51:35  Reached cover statement at SignalTracker.sv:5219.22-5220.91 ($cover$SignalTracker.sv:5219$44636) in step 9.
##   2:51:35  Writing trace to VCD file: engine_0/trace688.vcd
##   2:51:44  Writing trace to Verilog testbench: engine_0/trace688_tb.v
##   2:51:45  Writing trace to constraints file: engine_0/trace688.smtc
##   2:51:46  Checking cover reachability in step 9..
##   2:51:54  Reached cover statement at SignalTracker.sv:2252.22-2253.80 ($cover$SignalTracker.sv:2252$43647) in step 9.
##   2:51:54  Reached cover statement at SignalTracker.sv:2258.22-2259.77 ($cover$SignalTracker.sv:2258$43649) in step 9.
##   2:51:54  Reached cover statement at SignalTracker.sv:2261.22-2262.91 ($cover$SignalTracker.sv:2261$43650) in step 9.
##   2:51:54  Writing trace to VCD file: engine_0/trace689.vcd
##   2:52:02  Writing trace to Verilog testbench: engine_0/trace689_tb.v
##   2:52:06  Writing trace to constraints file: engine_0/trace689.smtc
##   2:52:07  Checking cover reachability in step 9..
##   2:52:15  Reached cover statement at SignalTracker.sv:2021.22-2022.79 ($cover$SignalTracker.sv:2021$43570) in step 9.
##   2:52:15  Reached cover statement at SignalTracker.sv:2045.22-2046.81 ($cover$SignalTracker.sv:2045$43578) in step 9.
##   2:52:15  Reached cover statement at SignalTracker.sv:9686.22-9687.85 ($cover$SignalTracker.sv:9686$46125) in step 9.
##   2:52:15  Reached cover statement at SignalTracker.sv:9710.22-9711.87 ($cover$SignalTracker.sv:9710$46133) in step 9.
##   2:52:15  Writing trace to VCD file: engine_0/trace690.vcd
##   2:52:23  Writing trace to Verilog testbench: engine_0/trace690_tb.v
##   2:52:25  Writing trace to constraints file: engine_0/trace690.smtc
##   2:52:26  Checking cover reachability in step 9..
##   2:52:34  Reached cover statement at SignalTracker.sv:5114.22-5115.75 ($cover$SignalTracker.sv:5114$44601) in step 9.
##   2:52:34  Writing trace to VCD file: engine_0/trace691.vcd
##   2:52:42  Writing trace to Verilog testbench: engine_0/trace691_tb.v
##   2:52:43  Writing trace to constraints file: engine_0/trace691.smtc
##   2:52:45  Checking cover reachability in step 9..
##   2:52:52  Reached cover statement at SignalTracker.sv:3077.22-3078.79 ($cover$SignalTracker.sv:3077$43922) in step 9.
##   2:52:52  Reached cover statement at SignalTracker.sv:3101.22-3102.81 ($cover$SignalTracker.sv:3101$43930) in step 9.
##   2:52:52  Reached cover statement at SignalTracker.sv:8852.22-8853.76 ($cover$SignalTracker.sv:8852$45847) in step 9.
##   2:52:52  Reached cover statement at SignalTracker.sv:8876.22-8877.78 ($cover$SignalTracker.sv:8876$45855) in step 9.
##   2:52:52  Writing trace to VCD file: engine_0/trace692.vcd
##   2:53:00  Writing trace to Verilog testbench: engine_0/trace692_tb.v
##   2:53:02  Writing trace to constraints file: engine_0/trace692.smtc
##   2:53:03  Checking cover reachability in step 9..
##   2:53:11  Reached cover statement at SignalTracker.sv:2372.22-2373.80 ($cover$SignalTracker.sv:2372$43687) in step 9.
##   2:53:11  Reached cover statement at SignalTracker.sv:2378.22-2379.77 ($cover$SignalTracker.sv:2378$43689) in step 9.
##   2:53:11  Reached cover statement at SignalTracker.sv:2381.22-2382.91 ($cover$SignalTracker.sv:2381$43690) in step 9.
##   2:53:11  Writing trace to VCD file: engine_0/trace693.vcd
##   2:53:19  Writing trace to Verilog testbench: engine_0/trace693_tb.v
##   2:53:20  Writing trace to constraints file: engine_0/trace693.smtc
##   2:53:22  Checking cover reachability in step 9..
##   2:53:30  Reached cover statement at SignalTracker.sv:5330.22-5331.80 ($cover$SignalTracker.sv:5330$44673) in step 9.
##   2:53:30  Reached cover statement at SignalTracker.sv:5336.22-5337.77 ($cover$SignalTracker.sv:5336$44675) in step 9.
##   2:53:30  Reached cover statement at SignalTracker.sv:5339.22-5340.91 ($cover$SignalTracker.sv:5339$44676) in step 9.
##   2:53:30  Writing trace to VCD file: engine_0/trace694.vcd
##   2:53:37  Writing trace to Verilog testbench: engine_0/trace694_tb.v
##   2:53:38  Writing trace to constraints file: engine_0/trace694.smtc
##   2:53:39  Checking cover reachability in step 9..
##   2:53:48  Reached cover statement at SignalTracker.sv:6728.22-6729.79 ($cover$SignalTracker.sv:6728$45139) in step 9.
##   2:53:48  Reached cover statement at SignalTracker.sv:6734.22-6735.76 ($cover$SignalTracker.sv:6734$45141) in step 9.
##   2:53:48  Reached cover statement at SignalTracker.sv:6737.22-6738.90 ($cover$SignalTracker.sv:6737$45142) in step 9.
##   2:53:48  Reached cover statement at SignalTracker.sv:9533.22-9534.83 ($cover$SignalTracker.sv:9533$46074) in step 9.
##   2:53:48  Reached cover statement at SignalTracker.sv:9539.22-9540.80 ($cover$SignalTracker.sv:9539$46076) in step 9.
##   2:53:48  Reached cover statement at SignalTracker.sv:9542.22-9543.94 ($cover$SignalTracker.sv:9542$46077) in step 9.
##   2:53:48  Writing trace to VCD file: engine_0/trace695.vcd
##   2:53:55  Writing trace to Verilog testbench: engine_0/trace695_tb.v
##   2:53:57  Writing trace to constraints file: engine_0/trace695.smtc
##   2:53:58  Checking cover reachability in step 9..
##   2:54:06  Reached cover statement at SignalTracker.sv:2621.22-2622.75 ($cover$SignalTracker.sv:2621$43770) in step 9.
##   2:54:06  Writing trace to VCD file: engine_0/trace696.vcd
##   2:54:14  Writing trace to Verilog testbench: engine_0/trace696_tb.v
##   2:54:16  Writing trace to constraints file: engine_0/trace696.smtc
##   2:54:17  Checking cover reachability in step 9..
##   2:54:26  Reached cover statement at SignalTracker.sv:2498.22-2499.80 ($cover$SignalTracker.sv:2498$43729) in step 9.
##   2:54:26  Reached cover statement at SignalTracker.sv:2504.22-2505.77 ($cover$SignalTracker.sv:2504$43731) in step 9.
##   2:54:26  Reached cover statement at SignalTracker.sv:2507.22-2508.91 ($cover$SignalTracker.sv:2507$43732) in step 9.
##   2:54:26  Writing trace to VCD file: engine_0/trace697.vcd
##   2:54:34  Writing trace to Verilog testbench: engine_0/trace697_tb.v
##   2:54:36  Writing trace to constraints file: engine_0/trace697.smtc
##   2:54:37  Checking cover reachability in step 9..
##   2:54:45  Reached cover statement at SignalTracker.sv:1535.22-1536.75 ($cover$SignalTracker.sv:1535$43408) in step 9.
##   2:54:45  Reached cover statement at SignalTracker.sv:9713.22-9714.80 ($cover$SignalTracker.sv:9713$46134) in step 9.
##   2:54:46  Writing trace to VCD file: engine_0/trace698.vcd
##   2:54:53  Writing trace to Verilog testbench: engine_0/trace698_tb.v
##   2:54:55  Writing trace to constraints file: engine_0/trace698.smtc
##   2:54:56  Checking cover reachability in step 9..
##   2:55:05  Reached cover statement at SignalTracker.sv:1646.22-1647.75 ($cover$SignalTracker.sv:1646$43445) in step 9.
##   2:55:05  Reached cover statement at SignalTracker.sv:1736.22-1737.79 ($cover$SignalTracker.sv:1736$43475) in step 9.
##   2:55:05  Reached cover statement at SignalTracker.sv:1760.22-1761.81 ($cover$SignalTracker.sv:1760$43483) in step 9.
##   2:55:05  Reached cover statement at SignalTracker.sv:9824.22-9825.80 ($cover$SignalTracker.sv:9824$46171) in step 9.
##   2:55:05  Reached cover statement at SignalTracker.sv:9914.22-9915.84 ($cover$SignalTracker.sv:9914$46201) in step 9.
##   2:55:05  Reached cover statement at SignalTracker.sv:9938.22-9939.86 ($cover$SignalTracker.sv:9938$46209) in step 9.
##   2:55:05  Writing trace to VCD file: engine_0/trace699.vcd
##   2:55:13  Writing trace to Verilog testbench: engine_0/trace699_tb.v
##   2:55:15  Writing trace to constraints file: engine_0/trace699.smtc
##   2:55:16  Checking cover reachability in step 9..
##   2:55:25  Reached cover statement at SignalTracker.sv:3662.22-3663.80 ($cover$SignalTracker.sv:3662$44117) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:3668.22-3669.77 ($cover$SignalTracker.sv:3668$44119) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:3671.22-3672.91 ($cover$SignalTracker.sv:3671$44120) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9191.22-9192.77 ($cover$SignalTracker.sv:9191$45960) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9197.22-9198.74 ($cover$SignalTracker.sv:9197$45962) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9200.22-9201.88 ($cover$SignalTracker.sv:9200$45963) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9296.22-9297.77 ($cover$SignalTracker.sv:9296$45995) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9302.22-9303.74 ($cover$SignalTracker.sv:9302$45997) in step 9.
##   2:55:25  Reached cover statement at SignalTracker.sv:9305.22-9306.88 ($cover$SignalTracker.sv:9305$45998) in step 9.
##   2:55:26  Writing trace to VCD file: engine_0/trace700.vcd
##   2:55:33  Writing trace to Verilog testbench: engine_0/trace700_tb.v
##   2:55:37  Writing trace to constraints file: engine_0/trace700.smtc
##   2:55:38  Checking cover reachability in step 9..
##   2:55:48  Reached cover statement at SignalTracker.sv:4730.22-4731.79 ($cover$SignalTracker.sv:4730$44473) in step 9.
##   2:55:48  Reached cover statement at SignalTracker.sv:4754.22-4755.81 ($cover$SignalTracker.sv:4754$44481) in step 9.
##   2:55:48  Reached cover statement at SignalTracker.sv:9182.22-9183.76 ($cover$SignalTracker.sv:9182$45957) in step 9.
##   2:55:48  Reached cover statement at SignalTracker.sv:9206.22-9207.78 ($cover$SignalTracker.sv:9206$45965) in step 9.
##   2:55:48  Writing trace to VCD file: engine_0/trace701.vcd
##   2:55:56  Writing trace to Verilog testbench: engine_0/trace701_tb.v
##   2:55:58  Writing trace to constraints file: engine_0/trace701.smtc
##   2:55:59  Checking cover reachability in step 9..
##   2:56:09  Reached cover statement at SignalTracker.sv:3311.22-3312.80 ($cover$SignalTracker.sv:3311$44000) in step 9.
##   2:56:09  Reached cover statement at SignalTracker.sv:3317.22-3318.77 ($cover$SignalTracker.sv:3317$44002) in step 9.
##   2:56:09  Reached cover statement at SignalTracker.sv:3320.22-3321.91 ($cover$SignalTracker.sv:3320$44003) in step 9.
##   2:56:09  Reached cover statement at SignalTracker.sv:8318.22-8319.78 ($cover$SignalTracker.sv:8318$45669) in step 9.
##   2:56:09  Reached cover statement at SignalTracker.sv:8324.22-8325.75 ($cover$SignalTracker.sv:8324$45671) in step 9.
##   2:56:09  Reached cover statement at SignalTracker.sv:8327.22-8328.89 ($cover$SignalTracker.sv:8327$45672) in step 9.
##   2:56:09  Writing trace to VCD file: engine_0/trace702.vcd
##   2:56:16  Writing trace to Verilog testbench: engine_0/trace702_tb.v
##   2:56:18  Writing trace to constraints file: engine_0/trace702.smtc
##   2:56:19  Checking cover reachability in step 9..
##   2:56:28  Reached cover statement at SignalTracker.sv:3680.22-3681.75 ($cover$SignalTracker.sv:3680$44123) in step 9.
##   2:56:28  Reached cover statement at SignalTracker.sv:3776.22-3777.79 ($cover$SignalTracker.sv:3776$44155) in step 9.
##   2:56:28  Reached cover statement at SignalTracker.sv:3800.22-3801.81 ($cover$SignalTracker.sv:3800$44163) in step 9.
##   2:56:28  Writing trace to VCD file: engine_0/trace703.vcd
##   2:56:36  Writing trace to Verilog testbench: engine_0/trace703_tb.v
##   2:56:37  Writing trace to constraints file: engine_0/trace703.smtc
##   2:56:38  Checking cover reachability in step 9..
##   2:56:47  Reached cover statement at SignalTracker.sv:4739.22-4740.80 ($cover$SignalTracker.sv:4739$44476) in step 9.
##   2:56:47  Reached cover statement at SignalTracker.sv:4745.22-4746.77 ($cover$SignalTracker.sv:4745$44478) in step 9.
##   2:56:47  Reached cover statement at SignalTracker.sv:4748.22-4749.91 ($cover$SignalTracker.sv:4748$44479) in step 9.
##   2:56:47  Writing trace to VCD file: engine_0/trace704.vcd
##   2:56:54  Writing trace to Verilog testbench: engine_0/trace704_tb.v
##   2:56:56  Writing trace to constraints file: engine_0/trace704.smtc
##   2:56:57  Checking cover reachability in step 9..
##   2:57:06  Reached cover statement at SignalTracker.sv:6143.22-6144.80 ($cover$SignalTracker.sv:6143$44944) in step 9.
##   2:57:06  Reached cover statement at SignalTracker.sv:6149.22-6150.77 ($cover$SignalTracker.sv:6149$44946) in step 9.
##   2:57:06  Reached cover statement at SignalTracker.sv:6152.22-6153.91 ($cover$SignalTracker.sv:6152$44947) in step 9.
##   2:57:06  Reached cover statement at SignalTracker.sv:6959.22-6960.73 ($cover$SignalTracker.sv:6959$45216) in step 9.
##   2:57:06  Reached cover statement at SignalTracker.sv:6965.22-6966.70 ($cover$SignalTracker.sv:6965$45218) in step 9.
##   2:57:06  Reached cover statement at SignalTracker.sv:6968.22-6969.84 ($cover$SignalTracker.sv:6968$45219) in step 9.
##   2:57:06  Writing trace to VCD file: engine_0/trace705.vcd
##   2:57:14  Writing trace to Verilog testbench: engine_0/trace705_tb.v
##   2:57:15  Writing trace to constraints file: engine_0/trace705.smtc
##   2:57:16  Checking cover reachability in step 9..
##   2:57:25  Reached cover statement at SignalTracker.sv:2981.22-2982.75 ($cover$SignalTracker.sv:2981$43890) in step 9.
##   2:57:25  Reached cover statement at SignalTracker.sv:8762.22-8763.72 ($cover$SignalTracker.sv:8762$45817) in step 9.
##   2:57:25  Writing trace to VCD file: engine_0/trace706.vcd
##   2:57:33  Writing trace to Verilog testbench: engine_0/trace706_tb.v
##   2:57:35  Writing trace to constraints file: engine_0/trace706.smtc
##   2:57:36  Checking cover reachability in step 9..
##   2:57:45  Reached cover statement at SignalTracker.sv:3104.22-3105.75 ($cover$SignalTracker.sv:3104$43931) in step 9.
##   2:57:45  Reached cover statement at SignalTracker.sv:3182.22-3183.79 ($cover$SignalTracker.sv:3182$43957) in step 9.
##   2:57:45  Reached cover statement at SignalTracker.sv:3206.22-3207.81 ($cover$SignalTracker.sv:3206$43965) in step 9.
##   2:57:45  Reached cover statement at SignalTracker.sv:8336.22-8337.73 ($cover$SignalTracker.sv:8336$45675) in step 9.
##   2:57:45  Reached cover statement at SignalTracker.sv:8408.22-8409.77 ($cover$SignalTracker.sv:8408$45699) in step 9.
##   2:57:45  Reached cover statement at SignalTracker.sv:8432.22-8433.79 ($cover$SignalTracker.sv:8432$45707) in step 9.
##   2:57:46  Writing trace to VCD file: engine_0/trace707.vcd
##   2:57:53  Writing trace to Verilog testbench: engine_0/trace707_tb.v
##   2:57:55  Writing trace to constraints file: engine_0/trace707.smtc
##   2:57:56  Checking cover reachability in step 9..
##   2:58:05  Reached cover statement at SignalTracker.sv:3785.22-3786.80 ($cover$SignalTracker.sv:3785$44158) in step 9.
##   2:58:05  Reached cover statement at SignalTracker.sv:3791.22-3792.77 ($cover$SignalTracker.sv:3791$44160) in step 9.
##   2:58:05  Reached cover statement at SignalTracker.sv:3794.22-3795.91 ($cover$SignalTracker.sv:3794$44161) in step 9.
##   2:58:05  Reached cover statement at SignalTracker.sv:9080.22-9081.77 ($cover$SignalTracker.sv:9080$45923) in step 9.
##   2:58:05  Reached cover statement at SignalTracker.sv:9086.22-9087.74 ($cover$SignalTracker.sv:9086$45925) in step 9.
##   2:58:05  Reached cover statement at SignalTracker.sv:9089.22-9090.88 ($cover$SignalTracker.sv:9089$45926) in step 9.
##   2:58:05  Writing trace to VCD file: engine_0/trace708.vcd
##   2:58:13  Writing trace to Verilog testbench: engine_0/trace708_tb.v
##   2:58:14  Writing trace to constraints file: engine_0/trace708.smtc
##   2:58:15  Checking cover reachability in step 9..
##   2:58:24  Reached cover statement at SignalTracker.sv:6020.22-6021.80 ($cover$SignalTracker.sv:6020$44903) in step 9.
##   2:58:24  Reached cover statement at SignalTracker.sv:6026.22-6027.77 ($cover$SignalTracker.sv:6026$44905) in step 9.
##   2:58:24  Reached cover statement at SignalTracker.sv:6029.22-6030.91 ($cover$SignalTracker.sv:6029$44906) in step 9.
##   2:58:24  Writing trace to VCD file: engine_0/trace709.vcd
##   2:58:33  Writing trace to Verilog testbench: engine_0/trace709_tb.v
##   2:58:34  Writing trace to constraints file: engine_0/trace709.smtc
##   2:58:35  Checking cover reachability in step 9..
##   2:58:44  Reached cover statement at SignalTracker.sv:2903.22-2904.80 ($cover$SignalTracker.sv:2903$43864) in step 9.
##   2:58:44  Reached cover statement at SignalTracker.sv:2909.22-2910.77 ($cover$SignalTracker.sv:2909$43866) in step 9.
##   2:58:44  Reached cover statement at SignalTracker.sv:2912.22-2913.91 ($cover$SignalTracker.sv:2912$43867) in step 9.
##   2:58:44  Reached cover statement at SignalTracker.sv:8744.22-8745.77 ($cover$SignalTracker.sv:8744$45811) in step 9.
##   2:58:44  Reached cover statement at SignalTracker.sv:8750.22-8751.74 ($cover$SignalTracker.sv:8750$45813) in step 9.
##   2:58:44  Reached cover statement at SignalTracker.sv:8753.22-8754.88 ($cover$SignalTracker.sv:8753$45814) in step 9.
##   2:58:44  Writing trace to VCD file: engine_0/trace710.vcd
##   2:58:52  Writing trace to Verilog testbench: engine_0/trace710_tb.v
##   2:58:54  Writing trace to constraints file: engine_0/trace710.smtc
##   2:58:55  Checking cover reachability in step 9..
##   2:59:07  Reached cover statement at SignalTracker.sv:4382.22-4383.80 ($cover$SignalTracker.sv:4382$44357) in step 9.
##   2:59:07  Reached cover statement at SignalTracker.sv:4388.22-4389.77 ($cover$SignalTracker.sv:4388$44359) in step 9.
##   2:59:07  Reached cover statement at SignalTracker.sv:4391.22-4392.91 ($cover$SignalTracker.sv:4391$44360) in step 9.
##   2:59:07  Writing trace to VCD file: engine_0/trace711.vcd
##   2:59:15  Writing trace to Verilog testbench: engine_0/trace711_tb.v
##   2:59:17  Writing trace to constraints file: engine_0/trace711.smtc
##   2:59:18  Checking cover reachability in step 9..
##   2:59:27  Reached cover statement at SignalTracker.sv:5903.22-5904.80 ($cover$SignalTracker.sv:5903$44864) in step 9.
##   2:59:27  Reached cover statement at SignalTracker.sv:5909.22-5910.77 ($cover$SignalTracker.sv:5909$44866) in step 9.
##   2:59:27  Reached cover statement at SignalTracker.sv:5912.22-5913.91 ($cover$SignalTracker.sv:5912$44867) in step 9.
##   2:59:28  Writing trace to VCD file: engine_0/trace712.vcd
##   2:59:36  Writing trace to Verilog testbench: engine_0/trace712_tb.v
##   2:59:37  Writing trace to constraints file: engine_0/trace712.smtc
##   2:59:39  Checking cover reachability in step 9..
##   2:59:48  Reached cover statement at SignalTracker.sv:5321.22-5322.79 ($cover$SignalTracker.sv:5321$44670) in step 9.
##   2:59:48  Reached cover statement at SignalTracker.sv:5345.22-5346.81 ($cover$SignalTracker.sv:5345$44678) in step 9.
##   2:59:48  Writing trace to VCD file: engine_0/trace713.vcd
##   2:59:56  Writing trace to Verilog testbench: engine_0/trace713_tb.v
##   2:59:57  Writing trace to constraints file: engine_0/trace713.smtc
##   2:59:58  Checking cover reachability in step 9..
##   3:00:07  Reached cover statement at SignalTracker.sv:3560.22-3561.75 ($cover$SignalTracker.sv:3560$44083) in step 9.
##   3:00:07  Reached cover statement at SignalTracker.sv:3653.22-3654.79 ($cover$SignalTracker.sv:3653$44114) in step 9.
##   3:00:07  Reached cover statement at SignalTracker.sv:3677.22-3678.81 ($cover$SignalTracker.sv:3677$44122) in step 9.
##   3:00:07  Reached cover statement at SignalTracker.sv:9098.22-9099.72 ($cover$SignalTracker.sv:9098$45929) in step 9.
##   3:00:07  Writing trace to VCD file: engine_0/trace714.vcd
##   3:00:15  Writing trace to Verilog testbench: engine_0/trace714_tb.v
##   3:00:17  Writing trace to constraints file: engine_0/trace714.smtc
##   3:00:18  Checking cover reachability in step 9..
##   3:00:26  Reached cover statement at SignalTracker.sv:4523.22-4524.75 ($cover$SignalTracker.sv:4523$44404) in step 9.
##   3:00:26  Reached cover statement at SignalTracker.sv:4610.22-4611.79 ($cover$SignalTracker.sv:4610$44433) in step 9.
##   3:00:26  Reached cover statement at SignalTracker.sv:4634.22-4635.81 ($cover$SignalTracker.sv:4634$44441) in step 9.
##   3:00:26  Writing trace to VCD file: engine_0/trace715.vcd
##   3:00:34  Writing trace to Verilog testbench: engine_0/trace715_tb.v
##   3:00:36  Writing trace to constraints file: engine_0/trace715.smtc
##   3:00:37  Checking cover reachability in step 9..
##   3:00:46  Reached cover statement at SignalTracker.sv:2573.22-2574.80 ($cover$SignalTracker.sv:2573$43754) in step 9.
##   3:00:46  Reached cover statement at SignalTracker.sv:2579.22-2580.77 ($cover$SignalTracker.sv:2579$43756) in step 9.
##   3:00:46  Reached cover statement at SignalTracker.sv:2582.22-2583.91 ($cover$SignalTracker.sv:2582$43757) in step 9.
##   3:00:46  Writing trace to VCD file: engine_0/trace716.vcd
##   3:00:53  Writing trace to Verilog testbench: engine_0/trace716_tb.v
##   3:00:55  Writing trace to constraints file: engine_0/trace716.smtc
##   3:00:56  Checking cover reachability in step 9..
##   3:01:05  Reached cover statement at SignalTracker.sv:1925.22-1926.75 ($cover$SignalTracker.sv:1925$43538) in step 9.
##   3:01:05  Reached cover statement at SignalTracker.sv:9590.22-9591.81 ($cover$SignalTracker.sv:9590$46093) in step 9.
##   3:01:05  Writing trace to VCD file: engine_0/trace717.vcd
##   3:01:12  Writing trace to Verilog testbench: engine_0/trace717_tb.v
##   3:01:14  Writing trace to constraints file: engine_0/trace717.smtc
##   3:01:15  Checking cover reachability in step 9..
##   3:01:23  Reached cover statement at SignalTracker.sv:5447.22-5448.74 ($cover$SignalTracker.sv:5447$44712) in step 9.
##   3:01:23  Writing trace to VCD file: engine_0/trace718.vcd
##   3:01:31  Writing trace to Verilog testbench: engine_0/trace718_tb.v
##   3:01:33  Writing trace to constraints file: engine_0/trace718.smtc
##   3:01:34  Checking cover reachability in step 9..
##   3:01:42  Reached cover statement at SignalTracker.sv:3191.22-3192.80 ($cover$SignalTracker.sv:3191$43960) in step 9.
##   3:01:42  Reached cover statement at SignalTracker.sv:3197.22-3198.77 ($cover$SignalTracker.sv:3197$43962) in step 9.
##   3:01:42  Reached cover statement at SignalTracker.sv:3200.22-3201.91 ($cover$SignalTracker.sv:3200$43963) in step 9.
##   3:01:42  Reached cover statement at SignalTracker.sv:8417.22-8418.78 ($cover$SignalTracker.sv:8417$45702) in step 9.
##   3:01:42  Reached cover statement at SignalTracker.sv:8423.22-8424.75 ($cover$SignalTracker.sv:8423$45704) in step 9.
##   3:01:42  Reached cover statement at SignalTracker.sv:8426.22-8427.89 ($cover$SignalTracker.sv:8426$45705) in step 9.
##   3:01:42  Writing trace to VCD file: engine_0/trace719.vcd
##   3:01:50  Writing trace to Verilog testbench: engine_0/trace719_tb.v
##   3:01:52  Writing trace to constraints file: engine_0/trace719.smtc
##   3:01:53  Checking cover reachability in step 9..
##   3:02:01  Reached cover statement at SignalTracker.sv:3209.22-3210.75 ($cover$SignalTracker.sv:3209$43966) in step 9.
##   3:02:01  Reached cover statement at SignalTracker.sv:8225.22-8226.73 ($cover$SignalTracker.sv:8225$45638) in step 9.
##   3:02:01  Writing trace to VCD file: engine_0/trace720.vcd
##   3:02:09  Writing trace to Verilog testbench: engine_0/trace720_tb.v
##   3:02:11  Writing trace to constraints file: engine_0/trace720.smtc
##   3:02:12  Checking cover reachability in step 9..
##   3:02:20  Reached cover statement at SignalTracker.sv:3329.22-3330.75 ($cover$SignalTracker.sv:3329$44006) in step 9.
##   3:02:20  Reached cover statement at SignalTracker.sv:3419.22-3420.79 ($cover$SignalTracker.sv:3419$44036) in step 9.
##   3:02:20  Reached cover statement at SignalTracker.sv:3443.22-3444.81 ($cover$SignalTracker.sv:3443$44044) in step 9.
##   3:02:20  Reached cover statement at SignalTracker.sv:8117.22-8118.73 ($cover$SignalTracker.sv:8117$45602) in step 9.
##   3:02:20  Reached cover statement at SignalTracker.sv:8198.22-8199.77 ($cover$SignalTracker.sv:8198$45629) in step 9.
##   3:02:20  Reached cover statement at SignalTracker.sv:8222.22-8223.79 ($cover$SignalTracker.sv:8222$45637) in step 9.
##   3:02:20  Writing trace to VCD file: engine_0/trace721.vcd
##   3:02:28  Writing trace to Verilog testbench: engine_0/trace721_tb.v
##   3:02:31  Writing trace to constraints file: engine_0/trace721.smtc
##   3:02:33  Checking cover reachability in step 9..
##   3:02:41  Reached cover statement at SignalTracker.sv:6605.22-6606.80 ($cover$SignalTracker.sv:6605$45098) in step 9.
##   3:02:41  Reached cover statement at SignalTracker.sv:6611.22-6612.77 ($cover$SignalTracker.sv:6611$45100) in step 9.
##   3:02:41  Reached cover statement at SignalTracker.sv:6614.22-6615.91 ($cover$SignalTracker.sv:6614$45101) in step 9.
##   3:02:41  Writing trace to VCD file: engine_0/trace722.vcd
##   3:02:49  Writing trace to Verilog testbench: engine_0/trace722_tb.v
##   3:02:50  Writing trace to constraints file: engine_0/trace722.smtc
##   3:02:51  Checking cover reachability in step 9..
##   3:03:00  Reached cover statement at SignalTracker.sv:3428.22-3429.80 ($cover$SignalTracker.sv:3428$44039) in step 9.
##   3:03:00  Reached cover statement at SignalTracker.sv:3434.22-3435.77 ($cover$SignalTracker.sv:3434$44041) in step 9.
##   3:03:00  Reached cover statement at SignalTracker.sv:3437.22-3438.91 ($cover$SignalTracker.sv:3437$44042) in step 9.
##   3:03:00  Writing trace to VCD file: engine_0/trace723.vcd
##   3:03:07  Writing trace to Verilog testbench: engine_0/trace723_tb.v
##   3:03:09  Writing trace to constraints file: engine_0/trace723.smtc
##   3:03:10  Checking cover reachability in step 9..
##   3:03:18  Reached cover statement at SignalTracker.sv:3446.22-3447.75 ($cover$SignalTracker.sv:3446$44045) in step 9.
##   3:03:18  Reached cover statement at SignalTracker.sv:3533.22-3534.79 ($cover$SignalTracker.sv:3533$44074) in step 9.
##   3:03:18  Reached cover statement at SignalTracker.sv:3557.22-3558.81 ($cover$SignalTracker.sv:3557$44082) in step 9.
##   3:03:18  Writing trace to VCD file: engine_0/trace724.vcd
##   3:03:26  Writing trace to Verilog testbench: engine_0/trace724_tb.v
##   3:03:28  Writing trace to constraints file: engine_0/trace724.smtc
##   3:03:29  Checking cover reachability in step 9..
##   3:03:37  Reached cover statement at SignalTracker.sv:5228.22-5229.75 ($cover$SignalTracker.sv:5228$44639) in step 9.
##   3:03:37  Writing trace to VCD file: engine_0/trace725.vcd
##   3:03:45  Writing trace to Verilog testbench: engine_0/trace725_tb.v
##   3:03:47  Writing trace to constraints file: engine_0/trace725.smtc
##   3:03:48  Checking cover reachability in step 9..
##   3:03:56  Reached cover statement at SignalTracker.sv:3803.22-3804.75 ($cover$SignalTracker.sv:3803$44164) in step 9.
##   3:03:56  Writing trace to VCD file: engine_0/trace726.vcd
##   3:04:04  Writing trace to Verilog testbench: engine_0/trace726_tb.v
##   3:04:06  Writing trace to constraints file: engine_0/trace726.smtc
##   3:04:07  Checking cover reachability in step 9..
##   3:04:15  Reached cover statement at SignalTracker.sv:3902.22-3903.80 ($cover$SignalTracker.sv:3902$44197) in step 9.
##   3:04:15  Reached cover statement at SignalTracker.sv:3908.22-3909.77 ($cover$SignalTracker.sv:3908$44199) in step 9.
##   3:04:15  Reached cover statement at SignalTracker.sv:3911.22-3912.91 ($cover$SignalTracker.sv:3911$44200) in step 9.
##   3:04:15  Writing trace to VCD file: engine_0/trace727.vcd
##   3:04:23  Writing trace to Verilog testbench: engine_0/trace727_tb.v
##   3:04:25  Writing trace to constraints file: engine_0/trace727.smtc
##   3:04:26  Checking cover reachability in step 9..
##   3:04:34  Reached cover statement at SignalTracker.sv:3920.22-3921.75 ($cover$SignalTracker.sv:3920$44203) in step 9.
##   3:04:34  Reached cover statement at SignalTracker.sv:8531.22-8532.72 ($cover$SignalTracker.sv:8531$45740) in step 9.
##   3:04:34  Writing trace to VCD file: engine_0/trace728.vcd
##   3:04:42  Writing trace to Verilog testbench: engine_0/trace728_tb.v
##   3:04:43  Writing trace to constraints file: engine_0/trace728.smtc
##   3:04:44  Checking cover reachability in step 9..
##   3:04:53  Reached cover statement at SignalTracker.sv:4373.22-4374.79 ($cover$SignalTracker.sv:4373$44354) in step 9.
##   3:04:53  Reached cover statement at SignalTracker.sv:4397.22-4398.81 ($cover$SignalTracker.sv:4397$44362) in step 9.
##   3:04:53  Writing trace to VCD file: engine_0/trace729.vcd
##   3:05:00  Writing trace to Verilog testbench: engine_0/trace729_tb.v
##   3:05:02  Writing trace to constraints file: engine_0/trace729.smtc
##   3:05:03  Checking cover reachability in step 9..
##   3:05:12  Reached cover statement at SignalTracker.sv:4880.22-4881.75 ($cover$SignalTracker.sv:4880$44523) in step 9.
##   3:05:12  Reached cover statement at SignalTracker.sv:4973.22-4974.79 ($cover$SignalTracker.sv:4973$44554) in step 9.
##   3:05:12  Reached cover statement at SignalTracker.sv:4997.22-4998.81 ($cover$SignalTracker.sv:4997$44562) in step 9.
##   3:05:12  Writing trace to VCD file: engine_0/trace730.vcd
##   3:05:19  Writing trace to Verilog testbench: engine_0/trace730_tb.v
##   3:05:21  Writing trace to constraints file: engine_0/trace730.smtc
##   3:05:22  Checking cover reachability in step 9..
##   3:05:32  Reached cover statement at SignalTracker.sv:4280.22-4281.75 ($cover$SignalTracker.sv:4280$44323) in step 9.
##   3:05:32  Writing trace to VCD file: engine_0/trace731.vcd
##   3:05:39  Writing trace to Verilog testbench: engine_0/trace731_tb.v
##   3:05:41  Writing trace to constraints file: engine_0/trace731.smtc
##   3:05:42  Checking cover reachability in step 9..
##   3:05:50  Reached cover statement at SignalTracker.sv:4400.22-4401.75 ($cover$SignalTracker.sv:4400$44363) in step 9.
##   3:05:50  Reached cover statement at SignalTracker.sv:4496.22-4497.79 ($cover$SignalTracker.sv:4496$44395) in step 9.
##   3:05:50  Reached cover statement at SignalTracker.sv:4520.22-4521.81 ($cover$SignalTracker.sv:4520$44403) in step 9.
##   3:05:50  Writing trace to VCD file: engine_0/trace732.vcd
##   3:05:58  Writing trace to Verilog testbench: engine_0/trace732_tb.v
##   3:06:01  Writing trace to constraints file: engine_0/trace732.smtc
##   3:06:02  Checking cover reachability in step 9..
##   3:06:11  Reached cover statement at SignalTracker.sv:4505.22-4506.80 ($cover$SignalTracker.sv:4505$44398) in step 9.
##   3:06:11  Reached cover statement at SignalTracker.sv:4511.22-4512.77 ($cover$SignalTracker.sv:4511$44400) in step 9.
##   3:06:11  Reached cover statement at SignalTracker.sv:4514.22-4515.91 ($cover$SignalTracker.sv:4514$44401) in step 9.
##   3:06:11  Writing trace to VCD file: engine_0/trace733.vcd
##   3:06:18  Writing trace to Verilog testbench: engine_0/trace733_tb.v
##   3:06:20  Writing trace to constraints file: engine_0/trace733.smtc
##   3:06:21  Checking cover reachability in step 9..
##   3:06:29  Reached cover statement at SignalTracker.sv:4619.22-4620.80 ($cover$SignalTracker.sv:4619$44436) in step 9.
##   3:06:29  Reached cover statement at SignalTracker.sv:4625.22-4626.77 ($cover$SignalTracker.sv:4625$44438) in step 9.
##   3:06:29  Reached cover statement at SignalTracker.sv:4628.22-4629.91 ($cover$SignalTracker.sv:4628$44439) in step 9.
##   3:06:29  Writing trace to VCD file: engine_0/trace734.vcd
##   3:06:37  Writing trace to Verilog testbench: engine_0/trace734_tb.v
##   3:06:38  Writing trace to constraints file: engine_0/trace734.smtc
##   3:06:40  Checking cover reachability in step 9..
##   3:06:48  Reached cover statement at SignalTracker.sv:4637.22-4638.75 ($cover$SignalTracker.sv:4637$44442) in step 9.
##   3:06:48  Writing trace to VCD file: engine_0/trace735.vcd
##   3:06:56  Writing trace to Verilog testbench: engine_0/trace735_tb.v
##   3:06:57  Writing trace to constraints file: engine_0/trace735.smtc
##   3:06:58  Checking cover reachability in step 9..
##   3:07:07  Reached cover statement at SignalTracker.sv:6038.22-6039.75 ($cover$SignalTracker.sv:6038$44909) in step 9.
##   3:07:07  Reached cover statement at SignalTracker.sv:6863.22-6864.68 ($cover$SignalTracker.sv:6863$45184) in step 9.
##   3:07:07  Writing trace to VCD file: engine_0/trace736.vcd
##   3:07:15  Writing trace to Verilog testbench: engine_0/trace736_tb.v
##   3:07:17  Writing trace to constraints file: engine_0/trace736.smtc
##   3:07:18  Checking cover reachability in step 9..
##   3:07:27  Reached cover statement at SignalTracker.sv:4862.22-4863.80 ($cover$SignalTracker.sv:4862$44517) in step 9.
##   3:07:27  Reached cover statement at SignalTracker.sv:4868.22-4869.77 ($cover$SignalTracker.sv:4868$44519) in step 9.
##   3:07:27  Reached cover statement at SignalTracker.sv:4871.22-4872.91 ($cover$SignalTracker.sv:4871$44520) in step 9.
##   3:07:27  Writing trace to VCD file: engine_0/trace737.vcd
##   3:07:34  Writing trace to Verilog testbench: engine_0/trace737_tb.v
##   3:07:36  Writing trace to constraints file: engine_0/trace737.smtc
##   3:07:37  Checking cover reachability in step 9..
##   3:07:46  Reached cover statement at SignalTracker.sv:4982.22-4983.80 ($cover$SignalTracker.sv:4982$44557) in step 9.
##   3:07:46  Reached cover statement at SignalTracker.sv:4988.22-4989.77 ($cover$SignalTracker.sv:4988$44559) in step 9.
##   3:07:46  Reached cover statement at SignalTracker.sv:4991.22-4992.91 ($cover$SignalTracker.sv:4991$44560) in step 9.
##   3:07:46  Writing trace to VCD file: engine_0/trace738.vcd
##   3:07:54  Writing trace to Verilog testbench: engine_0/trace738_tb.v
##   3:07:55  Writing trace to constraints file: engine_0/trace738.smtc
##   3:07:57  Checking cover reachability in step 9..
##   3:08:05  Reached cover statement at SignalTracker.sv:5000.22-5001.75 ($cover$SignalTracker.sv:5000$44563) in step 9.
##   3:08:05  Reached cover statement at SignalTracker.sv:5087.22-5088.79 ($cover$SignalTracker.sv:5087$44592) in step 9.
##   3:08:05  Reached cover statement at SignalTracker.sv:5111.22-5112.81 ($cover$SignalTracker.sv:5111$44600) in step 9.
##   3:08:05  Writing trace to VCD file: engine_0/trace739.vcd
##   3:08:13  Writing trace to Verilog testbench: engine_0/trace739_tb.v
##   3:08:15  Writing trace to constraints file: engine_0/trace739.smtc
##   3:08:16  Checking cover reachability in step 9..
##   3:08:24  Reached cover statement at SignalTracker.sv:6596.22-6597.79 ($cover$SignalTracker.sv:6596$45095) in step 9.
##   3:08:24  Reached cover statement at SignalTracker.sv:6620.22-6621.81 ($cover$SignalTracker.sv:6620$45103) in step 9.
##   3:08:24  Writing trace to VCD file: engine_0/trace740.vcd
##   3:08:32  Writing trace to Verilog testbench: engine_0/trace740_tb.v
##   3:08:34  Writing trace to constraints file: engine_0/trace740.smtc
##   3:08:35  Checking cover reachability in step 9..
##   3:08:44  Reached cover statement at SignalTracker.sv:6257.22-6258.80 ($cover$SignalTracker.sv:6257$44982) in step 9.
##   3:08:44  Reached cover statement at SignalTracker.sv:6263.22-6264.77 ($cover$SignalTracker.sv:6263$44984) in step 9.
##   3:08:44  Reached cover statement at SignalTracker.sv:6266.22-6267.91 ($cover$SignalTracker.sv:6266$44985) in step 9.
##   3:08:44  Writing trace to VCD file: engine_0/trace741.vcd
##   3:08:52  Writing trace to Verilog testbench: engine_0/trace741_tb.v
##   3:08:53  Writing trace to constraints file: engine_0/trace741.smtc
##   3:08:54  Checking cover reachability in step 9..
##   3:09:03  Reached cover statement at SignalTracker.sv:6509.22-6510.75 ($cover$SignalTracker.sv:6509$45066) in step 9.
##   3:09:03  Writing trace to VCD file: engine_0/trace742.vcd
##   3:09:10  Writing trace to Verilog testbench: engine_0/trace742_tb.v
##   3:09:14  Writing trace to constraints file: engine_0/trace742.smtc
##   3:09:15  Checking cover reachability in step 9..
##   3:09:24  Reached cover statement at SignalTracker.sv:5348.22-5349.75 ($cover$SignalTracker.sv:5348$44679) in step 9.
##   3:09:24  Writing trace to VCD file: engine_0/trace743.vcd
##   3:09:32  Writing trace to Verilog testbench: engine_0/trace743_tb.v
##   3:09:34  Writing trace to constraints file: engine_0/trace743.smtc
##   3:09:35  Checking cover reachability in step 9..
##   3:09:44  Reached cover statement at SignalTracker.sv:5429.22-5430.80 ($cover$SignalTracker.sv:5429$44706) in step 9.
##   3:09:44  Reached cover statement at SignalTracker.sv:5435.22-5436.77 ($cover$SignalTracker.sv:5435$44708) in step 9.
##   3:09:44  Reached cover statement at SignalTracker.sv:5438.22-5439.91 ($cover$SignalTracker.sv:5438$44709) in step 9.
##   3:09:44  Writing trace to VCD file: engine_0/trace744.vcd
##   3:09:52  Writing trace to Verilog testbench: engine_0/trace744_tb.v
##   3:09:54  Writing trace to constraints file: engine_0/trace744.smtc
##   3:09:55  Checking cover reachability in step 9..
##   3:10:04  Reached cover statement at SignalTracker.sv:5663.22-5664.80 ($cover$SignalTracker.sv:5663$44784) in step 9.
##   3:10:04  Reached cover statement at SignalTracker.sv:5669.22-5670.77 ($cover$SignalTracker.sv:5669$44786) in step 9.
##   3:10:04  Reached cover statement at SignalTracker.sv:5672.22-5673.91 ($cover$SignalTracker.sv:5672$44787) in step 9.
##   3:10:04  Writing trace to VCD file: engine_0/trace745.vcd
##   3:10:12  Writing trace to Verilog testbench: engine_0/trace745_tb.v
##   3:10:14  Writing trace to constraints file: engine_0/trace745.smtc
##   3:10:15  Checking cover reachability in step 9..
##   3:10:24  Reached cover statement at SignalTracker.sv:5681.22-5682.75 ($cover$SignalTracker.sv:5681$44790) in step 9.
##   3:10:24  Reached cover statement at SignalTracker.sv:5777.22-5778.79 ($cover$SignalTracker.sv:5777$44822) in step 9.
##   3:10:24  Reached cover statement at SignalTracker.sv:5801.22-5802.81 ($cover$SignalTracker.sv:5801$44830) in step 9.
##   3:10:24  Writing trace to VCD file: engine_0/trace746.vcd
##   3:10:32  Writing trace to Verilog testbench: engine_0/trace746_tb.v
##   3:10:34  Writing trace to constraints file: engine_0/trace746.smtc
##   3:10:35  Checking cover reachability in step 9..
##   3:10:45  Reached cover statement at SignalTracker.sv:5804.22-5805.75 ($cover$SignalTracker.sv:5804$44831) in step 9.
##   3:10:45  Reached cover statement at SignalTracker.sv:5894.22-5895.79 ($cover$SignalTracker.sv:5894$44861) in step 9.
##   3:10:45  Reached cover statement at SignalTracker.sv:5918.22-5919.81 ($cover$SignalTracker.sv:5918$44869) in step 9.
##   3:10:45  Writing trace to VCD file: engine_0/trace747.vcd
##   3:10:52  Writing trace to Verilog testbench: engine_0/trace747_tb.v
##   3:10:54  Writing trace to constraints file: engine_0/trace747.smtc
##   3:10:55  Checking cover reachability in step 9..
##   3:11:05  Reached cover statement at SignalTracker.sv:5921.22-5922.75 ($cover$SignalTracker.sv:5921$44870) in step 9.
##   3:11:05  Reached cover statement at SignalTracker.sv:6011.22-6012.79 ($cover$SignalTracker.sv:6011$44900) in step 9.
##   3:11:05  Reached cover statement at SignalTracker.sv:6035.22-6036.81 ($cover$SignalTracker.sv:6035$44908) in step 9.
##   3:11:05  Writing trace to VCD file: engine_0/trace748.vcd
##   3:11:13  Writing trace to Verilog testbench: engine_0/trace748_tb.v
##   3:11:15  Writing trace to constraints file: engine_0/trace748.smtc
##   3:11:16  Checking cover reachability in step 9..
##   3:11:26  Reached cover statement at SignalTracker.sv:6161.22-6162.75 ($cover$SignalTracker.sv:6161$44950) in step 9.
##   3:11:26  Reached cover statement at SignalTracker.sv:6248.22-6249.79 ($cover$SignalTracker.sv:6248$44979) in step 9.
##   3:11:26  Reached cover statement at SignalTracker.sv:6272.22-6273.81 ($cover$SignalTracker.sv:6272$44987) in step 9.
##   3:11:27  Writing trace to VCD file: engine_0/trace749.vcd
##   3:11:35  Writing trace to Verilog testbench: engine_0/trace749_tb.v
##   3:11:36  Writing trace to constraints file: engine_0/trace749.smtc
##   3:11:38  Checking cover reachability in step 9..
##   3:11:49  Reached cover statement at SignalTracker.sv:6491.22-6492.80 ($cover$SignalTracker.sv:6491$45060) in step 9.
##   3:11:49  Reached cover statement at SignalTracker.sv:6497.22-6498.77 ($cover$SignalTracker.sv:6497$45062) in step 9.
##   3:11:49  Reached cover statement at SignalTracker.sv:6500.22-6501.91 ($cover$SignalTracker.sv:6500$45063) in step 9.
##   3:11:49  Reached cover statement at SignalTracker.sv:7472.22-7473.70 ($cover$SignalTracker.sv:7472$45387) in step 9.
##   3:11:49  Reached cover statement at SignalTracker.sv:7478.22-7479.67 ($cover$SignalTracker.sv:7478$45389) in step 9.
##   3:11:49  Reached cover statement at SignalTracker.sv:7481.22-7482.81 ($cover$SignalTracker.sv:7481$45390) in step 9.
##   3:11:49  Writing trace to VCD file: engine_0/trace750.vcd
##   3:11:56  Writing trace to Verilog testbench: engine_0/trace750_tb.v
##   3:11:57  Writing trace to constraints file: engine_0/trace750.smtc
##   3:11:58  Checking cover reachability in step 9..
##   3:12:11  Reached cover statement at SignalTracker.sv:6275.22-6276.75 ($cover$SignalTracker.sv:6275$44988) in step 9.
##   3:12:11  Reached cover statement at SignalTracker.sv:6362.22-6363.79 ($cover$SignalTracker.sv:6362$45017) in step 9.
##   3:12:11  Reached cover statement at SignalTracker.sv:6386.22-6387.81 ($cover$SignalTracker.sv:6386$45025) in step 9.
##   3:12:11  Writing trace to VCD file: engine_0/trace751.vcd
##   3:12:19  Writing trace to Verilog testbench: engine_0/trace751_tb.v
##   3:12:20  Writing trace to constraints file: engine_0/trace751.smtc
##   3:12:21  Checking cover reachability in step 9..
##   3:12:33  Reached cover statement at SignalTracker.sv:6371.22-6372.80 ($cover$SignalTracker.sv:6371$45020) in step 9.
##   3:12:33  Reached cover statement at SignalTracker.sv:6377.22-6378.77 ($cover$SignalTracker.sv:6377$45022) in step 9.
##   3:12:33  Reached cover statement at SignalTracker.sv:6380.22-6381.91 ($cover$SignalTracker.sv:6380$45023) in step 9.
##   3:12:33  Writing trace to VCD file: engine_0/trace752.vcd
##   3:12:42  Writing trace to Verilog testbench: engine_0/trace752_tb.v
##   3:12:43  Writing trace to constraints file: engine_0/trace752.smtc
##   3:12:44  Checking cover reachability in step 9..
##   3:12:55  Reached cover statement at SignalTracker.sv:6389.22-6390.75 ($cover$SignalTracker.sv:6389$45026) in step 9.
##   3:12:55  Reached cover statement at SignalTracker.sv:6482.22-6483.79 ($cover$SignalTracker.sv:6482$45057) in step 9.
##   3:12:55  Reached cover statement at SignalTracker.sv:6506.22-6507.81 ($cover$SignalTracker.sv:6506$45065) in step 9.
##   3:12:55  Reached cover statement at SignalTracker.sv:7370.22-7371.65 ($cover$SignalTracker.sv:7370$45353) in step 9.
##   3:12:55  Reached cover statement at SignalTracker.sv:7463.22-7464.69 ($cover$SignalTracker.sv:7463$45384) in step 9.
##   3:12:55  Reached cover statement at SignalTracker.sv:7487.22-7488.71 ($cover$SignalTracker.sv:7487$45392) in step 9.
##   3:12:55  Writing trace to VCD file: engine_0/trace753.vcd
##   3:13:03  Writing trace to Verilog testbench: engine_0/trace753_tb.v
##   3:13:08  Writing trace to constraints file: engine_0/trace753.smtc
##   3:13:09  Checking cover reachability in step 9..
##   3:13:13  Checking cover reachability in step 10..
##   3:13:26  Reached cover statement at SignalTracker.sv:12218.22-12219.80 ($cover$SignalTracker.sv:12218$46969) in step 10.
##   3:13:26  Reached cover statement at SignalTracker.sv:12221.22-12222.82 ($cover$SignalTracker.sv:12221$46970) in step 10.
##   3:13:26  Writing trace to VCD file: engine_0/trace754.vcd
##   3:13:35  Writing trace to Verilog testbench: engine_0/trace754_tb.v
##   3:13:37  Writing trace to constraints file: engine_0/trace754.smtc
##   3:13:38  Checking cover reachability in step 10..
##   3:13:49  Reached cover statement at SignalTracker.sv:10898.22-10899.86 ($cover$SignalTracker.sv:10898$46529) in step 10.
##   3:13:49  Writing trace to VCD file: engine_0/trace755.vcd
##   3:13:57  Writing trace to Verilog testbench: engine_0/trace755_tb.v
##   3:13:59  Writing trace to constraints file: engine_0/trace755.smtc
##   3:14:00  Checking cover reachability in step 10..
##   3:14:14  Reached cover statement at SignalTracker.sv:7982.22-7983.75 ($cover$SignalTracker.sv:7982$45557) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:7985.22-7986.93 ($cover$SignalTracker.sv:7985$45558) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8009.22-8010.90 ($cover$SignalTracker.sv:8009$45566) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8012.22-8013.85 ($cover$SignalTracker.sv:8012$45567) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8018.22-8019.84 ($cover$SignalTracker.sv:8018$45569) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8051.22-8052.72 ($cover$SignalTracker.sv:8051$45580) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8057.22-8058.69 ($cover$SignalTracker.sv:8057$45582) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8060.22-8061.83 ($cover$SignalTracker.sv:8060$45583) in step 10.
##   3:14:14  Reached cover statement at SignalTracker.sv:8063.22-8064.69 ($cover$SignalTracker.sv:8063$45584) in step 10.
##   3:14:14  Writing trace to VCD file: engine_0/trace756.vcd
##   3:14:23  Writing trace to Verilog testbench: engine_0/trace756_tb.v
##   3:14:25  Writing trace to constraints file: engine_0/trace756.smtc
##   3:14:26  Checking cover reachability in step 10..
##   3:14:39  Reached cover statement at SignalTracker.sv:7886.22-7887.75 ($cover$SignalTracker.sv:7886$45525) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7889.22-7890.93 ($cover$SignalTracker.sv:7889$45526) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7904.22-7905.90 ($cover$SignalTracker.sv:7904$45531) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7907.22-7908.85 ($cover$SignalTracker.sv:7907$45532) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7913.22-7914.84 ($cover$SignalTracker.sv:7913$45534) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7946.22-7947.72 ($cover$SignalTracker.sv:7946$45545) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7952.22-7953.69 ($cover$SignalTracker.sv:7952$45547) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7955.22-7956.83 ($cover$SignalTracker.sv:7955$45548) in step 10.
##   3:14:39  Reached cover statement at SignalTracker.sv:7958.22-7959.69 ($cover$SignalTracker.sv:7958$45549) in step 10.
##   3:14:39  Writing trace to VCD file: engine_0/trace757.vcd
##   3:14:48  Writing trace to Verilog testbench: engine_0/trace757_tb.v
##   3:14:50  Writing trace to constraints file: engine_0/trace757.smtc
##   3:14:51  Checking cover reachability in step 10..
##   3:15:02  Reached cover statement at SignalTracker.sv:1430.22-1431.77 ($cover$SignalTracker.sv:1430$43373) in step 10.
##   3:15:02  Reached cover statement at SignalTracker.sv:18548.22-18549.79 ($cover$SignalTracker.sv:18548$49079) in step 10.
##   3:15:02  Reached cover statement at SignalTracker.sv:18554.22-18555.76 ($cover$SignalTracker.sv:18554$49081) in step 10.
##   3:15:02  Reached cover statement at SignalTracker.sv:18557.22-18558.90 ($cover$SignalTracker.sv:18557$49082) in step 10.
##   3:15:02  Reached cover statement at SignalTracker.sv:8081.22-8082.89 ($cover$SignalTracker.sv:8081$45590) in step 10.
##   3:15:02  Writing trace to VCD file: engine_0/trace758.vcd
##   3:15:11  Writing trace to Verilog testbench: engine_0/trace758_tb.v
##   3:15:12  Writing trace to constraints file: engine_0/trace758.smtc
##   3:15:14  Checking cover reachability in step 10..
##   3:15:23  Reached cover statement at SignalTracker.sv:10028.22-10029.85 ($cover$SignalTracker.sv:10028$46239) in step 10.
##   3:15:23  Reached cover statement at SignalTracker.sv:10031.22-10032.87 ($cover$SignalTracker.sv:10031$46240) in step 10.
##   3:15:23  Reached cover statement at SignalTracker.sv:1850.22-1851.80 ($cover$SignalTracker.sv:1850$43513) in step 10.
##   3:15:23  Reached cover statement at SignalTracker.sv:1853.22-1854.82 ($cover$SignalTracker.sv:1853$43514) in step 10.
##   3:15:23  Reached cover statement at SignalTracker.sv:7667.22-7668.72 ($cover$SignalTracker.sv:7667$45452) in step 10.
##   3:15:23  Reached cover statement at SignalTracker.sv:7670.22-7671.74 ($cover$SignalTracker.sv:7670$45453) in step 10.
##   3:15:23  Writing trace to VCD file: engine_0/trace759.vcd
##   3:15:32  Writing trace to Verilog testbench: engine_0/trace759_tb.v
##   3:15:34  Writing trace to constraints file: engine_0/trace759.smtc
##   3:15:35  Checking cover reachability in step 10..
##   3:15:44  Reached cover statement at SignalTracker.sv:10010.22-10011.98 ($cover$SignalTracker.sv:10010$46233) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:11822.22-11823.90 ($cover$SignalTracker.sv:11822$46837) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:11825.22-11826.90 ($cover$SignalTracker.sv:11825$46838) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:11828.22-11829.91 ($cover$SignalTracker.sv:11828$46839) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:12554.22-12555.94 ($cover$SignalTracker.sv:12554$47081) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:14045.22-14046.96 ($cover$SignalTracker.sv:14045$47578) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:14291.22-14292.98 ($cover$SignalTracker.sv:14291$47660) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:1832.22-1833.93 ($cover$SignalTracker.sv:1832$43507) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:18425.22-18426.84 ($cover$SignalTracker.sv:18425$49038) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:18449.22-18450.84 ($cover$SignalTracker.sv:18449$49046) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:18485.22-18486.85 ($cover$SignalTracker.sv:18485$49058) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:8015.22-8016.85 ($cover$SignalTracker.sv:8015$45568) in step 10.
##   3:15:44  Reached cover statement at SignalTracker.sv:8069.22-8070.91 ($cover$SignalTracker.sv:8069$45586) in step 10.
##   3:15:44  Writing trace to VCD file: engine_0/trace760.vcd
##   3:15:53  Writing trace to Verilog testbench: engine_0/trace760_tb.v
##   3:15:55  Writing trace to constraints file: engine_0/trace760.smtc
##   3:15:56  Checking cover reachability in step 10..
##   3:16:05  Reached cover statement at SignalTracker.sv:7652.22-7653.85 ($cover$SignalTracker.sv:7652$45447) in step 10.
##   3:16:05  Writing trace to VCD file: engine_0/trace761.vcd
##   3:16:13  Writing trace to Verilog testbench: engine_0/trace761_tb.v
##   3:16:15  Writing trace to constraints file: engine_0/trace761.smtc
##   3:16:16  Checking cover reachability in step 10..
##   3:16:27  Reached cover statement at SignalTracker.sv:12029.22-12030.81 ($cover$SignalTracker.sv:12029$46906) in step 10.
##   3:16:27  Reached cover statement at SignalTracker.sv:12035.22-12036.83 ($cover$SignalTracker.sv:12035$46908) in step 10.
##   3:16:27  Writing trace to VCD file: engine_0/trace762.vcd
##   3:16:35  Writing trace to Verilog testbench: engine_0/trace762_tb.v
##   3:16:37  Writing trace to constraints file: engine_0/trace762.smtc
##   3:16:38  Checking cover reachability in step 10..
##   3:16:47  Reached cover statement at SignalTracker.sv:10205.22-10206.87 ($cover$SignalTracker.sv:10205$46298) in step 10.
##   3:16:47  Reached cover statement at SignalTracker.sv:11834.22-11835.97 ($cover$SignalTracker.sv:11834$46841) in step 10.
##   3:16:47  Reached cover statement at SignalTracker.sv:18563.22-18564.91 ($cover$SignalTracker.sv:18563$49084) in step 10.
##   3:16:47  Writing trace to VCD file: engine_0/trace763.vcd
##   3:16:56  Writing trace to Verilog testbench: engine_0/trace763_tb.v
##   3:16:58  Writing trace to constraints file: engine_0/trace763.smtc
##   3:16:59  Checking cover reachability in step 10..
##   3:17:08  Reached cover statement at SignalTracker.sv:10253.22-10254.87 ($cover$SignalTracker.sv:10253$46314) in step 10.
##   3:17:08  Writing trace to VCD file: engine_0/trace764.vcd
##   3:17:17  Writing trace to Verilog testbench: engine_0/trace764_tb.v
##   3:17:19  Writing trace to constraints file: engine_0/trace764.smtc
##   3:17:20  Checking cover reachability in step 10..
##   3:17:29  Reached cover statement at SignalTracker.sv:10328.22-10329.87 ($cover$SignalTracker.sv:10328$46339) in step 10.
##   3:17:29  Writing trace to VCD file: engine_0/trace765.vcd
##   3:17:38  Writing trace to Verilog testbench: engine_0/trace765_tb.v
##   3:17:39  Writing trace to constraints file: engine_0/trace765.smtc
##   3:17:40  Checking cover reachability in step 10..
##   3:17:49  Reached cover statement at SignalTracker.sv:10406.22-10407.87 ($cover$SignalTracker.sv:10406$46365) in step 10.
##   3:17:49  Writing trace to VCD file: engine_0/trace766.vcd
##   3:17:58  Writing trace to Verilog testbench: engine_0/trace766_tb.v
##   3:18:00  Writing trace to constraints file: engine_0/trace766.smtc
##   3:18:01  Checking cover reachability in step 10..
##   3:18:10  Reached cover statement at SignalTracker.sv:10481.22-10482.87 ($cover$SignalTracker.sv:10481$46390) in step 10.
##   3:18:10  Writing trace to VCD file: engine_0/trace767.vcd
##   3:18:22  Writing trace to Verilog testbench: engine_0/trace767_tb.v
##   3:18:24  Writing trace to constraints file: engine_0/trace767.smtc
##   3:18:25  Checking cover reachability in step 10..
##   3:18:33  Reached cover statement at SignalTracker.sv:10559.22-10560.87 ($cover$SignalTracker.sv:10559$46416) in step 10.
##   3:18:33  Writing trace to VCD file: engine_0/trace768.vcd
##   3:18:42  Writing trace to Verilog testbench: engine_0/trace768_tb.v
##   3:18:43  Writing trace to constraints file: engine_0/trace768.smtc
##   3:18:45  Checking cover reachability in step 10..
##   3:18:53  Reached cover statement at SignalTracker.sv:10634.22-10635.87 ($cover$SignalTracker.sv:10634$46441) in step 10.
##   3:18:53  Writing trace to VCD file: engine_0/trace769.vcd
##   3:19:02  Writing trace to Verilog testbench: engine_0/trace769_tb.v
##   3:19:04  Writing trace to constraints file: engine_0/trace769.smtc
##   3:19:05  Checking cover reachability in step 10..
##   3:19:13  Reached cover statement at SignalTracker.sv:10712.22-10713.87 ($cover$SignalTracker.sv:10712$46467) in step 10.
##   3:19:13  Writing trace to VCD file: engine_0/trace770.vcd
##   3:19:22  Writing trace to Verilog testbench: engine_0/trace770_tb.v
##   3:19:24  Writing trace to constraints file: engine_0/trace770.smtc
##   3:19:25  Checking cover reachability in step 10..
##   3:19:33  Reached cover statement at SignalTracker.sv:10787.22-10788.87 ($cover$SignalTracker.sv:10787$46492) in step 10.
##   3:19:33  Writing trace to VCD file: engine_0/trace771.vcd
##   3:19:41  Writing trace to Verilog testbench: engine_0/trace771_tb.v
##   3:19:43  Writing trace to constraints file: engine_0/trace771.smtc
##   3:19:44  Checking cover reachability in step 10..
##   3:19:53  Reached cover statement at SignalTracker.sv:10856.22-10857.87 ($cover$SignalTracker.sv:10856$46515) in step 10.
##   3:19:53  Writing trace to VCD file: engine_0/trace772.vcd
##   3:20:01  Writing trace to Verilog testbench: engine_0/trace772_tb.v
##   3:20:03  Writing trace to constraints file: engine_0/trace772.smtc
##   3:20:04  Checking cover reachability in step 10..
##   3:20:13  Reached cover statement at SignalTracker.sv:11021.22-11022.87 ($cover$SignalTracker.sv:11021$46570) in step 10.
##   3:20:13  Writing trace to VCD file: engine_0/trace773.vcd
##   3:20:21  Writing trace to Verilog testbench: engine_0/trace773_tb.v
##   3:20:23  Writing trace to constraints file: engine_0/trace773.smtc
##   3:20:24  Checking cover reachability in step 10..
##   3:20:33  Reached cover statement at SignalTracker.sv:11087.22-11088.87 ($cover$SignalTracker.sv:11087$46592) in step 10.
##   3:20:33  Writing trace to VCD file: engine_0/trace774.vcd
##   3:20:42  Writing trace to Verilog testbench: engine_0/trace774_tb.v
##   3:20:44  Writing trace to constraints file: engine_0/trace774.smtc
##   3:20:46  Checking cover reachability in step 10..
##   3:20:54  Reached cover statement at SignalTracker.sv:11150.22-11151.87 ($cover$SignalTracker.sv:11150$46613) in step 10.
##   3:20:54  Writing trace to VCD file: engine_0/trace775.vcd
##   3:21:03  Writing trace to Verilog testbench: engine_0/trace775_tb.v
##   3:21:05  Writing trace to constraints file: engine_0/trace775.smtc
##   3:21:06  Checking cover reachability in step 10..
##   3:21:15  Reached cover statement at SignalTracker.sv:11222.22-11223.87 ($cover$SignalTracker.sv:11222$46637) in step 10.
##   3:21:15  Writing trace to VCD file: engine_0/trace776.vcd
##   3:21:25  Writing trace to Verilog testbench: engine_0/trace776_tb.v
##   3:21:27  Writing trace to constraints file: engine_0/trace776.smtc
##   3:21:28  Checking cover reachability in step 10..
##   3:21:38  Reached cover statement at SignalTracker.sv:11297.22-11298.87 ($cover$SignalTracker.sv:11297$46662) in step 10.
##   3:21:38  Writing trace to VCD file: engine_0/trace777.vcd
##   3:21:51  Writing trace to Verilog testbench: engine_0/trace777_tb.v
##   3:21:54  Writing trace to constraints file: engine_0/trace777.smtc
##   3:21:55  Checking cover reachability in step 10..
##   3:22:04  Reached cover statement at SignalTracker.sv:11525.22-11526.86 ($cover$SignalTracker.sv:11525$46738) in step 10.
##   3:22:04  Reached cover statement at SignalTracker.sv:11819.22-11820.93 ($cover$SignalTracker.sv:11819$46836) in step 10.
##   3:22:04  Reached cover statement at SignalTracker.sv:18404.22-18405.87 ($cover$SignalTracker.sv:18404$49031) in step 10.
##   3:22:04  Writing trace to VCD file: engine_0/trace778.vcd
##   3:22:14  Writing trace to Verilog testbench: engine_0/trace778_tb.v
##   3:22:18  Writing trace to constraints file: engine_0/trace778.smtc
##   3:22:19  Checking cover reachability in step 10..
##   3:22:28  Reached cover statement at SignalTracker.sv:11591.22-11592.86 ($cover$SignalTracker.sv:11591$46760) in step 10.
##   3:22:28  Writing trace to VCD file: engine_0/trace779.vcd
##   3:22:38  Writing trace to Verilog testbench: engine_0/trace779_tb.v
##   3:22:39  Writing trace to constraints file: engine_0/trace779.smtc
##   3:22:41  Checking cover reachability in step 10..
##   3:22:50  Reached cover statement at SignalTracker.sv:11669.22-11670.86 ($cover$SignalTracker.sv:11669$46786) in step 10.
##   3:22:50  Writing trace to VCD file: engine_0/trace780.vcd
##   3:23:00  Writing trace to Verilog testbench: engine_0/trace780_tb.v
##   3:23:02  Writing trace to constraints file: engine_0/trace780.smtc
##   3:23:03  Checking cover reachability in step 10..
##   3:23:13  Reached cover statement at SignalTracker.sv:13001.22-13002.92 ($cover$SignalTracker.sv:13001$47230) in step 10.
##   3:23:13  Reached cover statement at SignalTracker.sv:13814.22-13815.85 ($cover$SignalTracker.sv:13814$47501) in step 10.
##   3:23:13  Reached cover statement at SignalTracker.sv:7847.22-7848.90 ($cover$SignalTracker.sv:7847$45512) in step 10.
##   3:23:13  Reached cover statement at SignalTracker.sv:7967.22-7968.91 ($cover$SignalTracker.sv:7967$45552) in step 10.
##   3:23:13  Writing trace to VCD file: engine_0/trace781.vcd
##   3:23:22  Writing trace to Verilog testbench: engine_0/trace781_tb.v
##   3:23:24  Writing trace to constraints file: engine_0/trace781.smtc
##   3:23:25  Checking cover reachability in step 10..
##   3:23:34  Reached cover statement at SignalTracker.sv:12557.22-12558.94 ($cover$SignalTracker.sv:12557$47082) in step 10.
##   3:23:34  Reached cover statement at SignalTracker.sv:14282.22-14283.98 ($cover$SignalTracker.sv:14282$47657) in step 10.
##   3:23:34  Reached cover statement at SignalTracker.sv:7910.22-7911.85 ($cover$SignalTracker.sv:7910$45533) in step 10.
##   3:23:34  Writing trace to VCD file: engine_0/trace782.vcd
##   3:23:43  Writing trace to Verilog testbench: engine_0/trace782_tb.v
##   3:23:44  Writing trace to constraints file: engine_0/trace782.smtc
##   3:23:46  Checking cover reachability in step 10..
##   3:23:55  Reached cover statement at SignalTracker.sv:11738.22-11739.92 ($cover$SignalTracker.sv:11738$46809) in step 10.
##   3:23:55  Writing trace to VCD file: engine_0/trace783.vcd
##   3:24:03  Writing trace to Verilog testbench: engine_0/trace783_tb.v
##   3:24:05  Writing trace to constraints file: engine_0/trace783.smtc
##   3:24:06  Checking cover reachability in step 10..
##   3:24:15  Reached cover statement at SignalTracker.sv:11795.22-11796.92 ($cover$SignalTracker.sv:11795$46828) in step 10.
##   3:24:15  Writing trace to VCD file: engine_0/trace784.vcd
##   3:24:24  Writing trace to Verilog testbench: engine_0/trace784_tb.v
##   3:24:25  Writing trace to constraints file: engine_0/trace784.smtc
##   3:24:27  Checking cover reachability in step 10..
##   3:24:35  Reached cover statement at SignalTracker.sv:11831.22-11832.98 ($cover$SignalTracker.sv:11831$46840) in step 10.
##   3:24:35  Reached cover statement at SignalTracker.sv:18539.22-18540.92 ($cover$SignalTracker.sv:18539$49076) in step 10.
##   3:24:35  Writing trace to VCD file: engine_0/trace785.vcd
##   3:24:44  Writing trace to Verilog testbench: engine_0/trace785_tb.v
##   3:24:46  Writing trace to constraints file: engine_0/trace785.smtc
##   3:24:47  Checking cover reachability in step 10..
##   3:24:56  Reached cover statement at SignalTracker.sv:12011.22-12012.94 ($cover$SignalTracker.sv:12011$46900) in step 10.
##   3:24:56  Writing trace to VCD file: engine_0/trace786.vcd
##   3:25:04  Writing trace to Verilog testbench: engine_0/trace786_tb.v
##   3:25:06  Writing trace to constraints file: engine_0/trace786.smtc
##   3:25:07  Checking cover reachability in step 10..
##   3:25:16  Reached cover statement at SignalTracker.sv:12083.22-12084.94 ($cover$SignalTracker.sv:12083$46924) in step 10.
##   3:25:16  Writing trace to VCD file: engine_0/trace787.vcd
##   3:25:25  Writing trace to Verilog testbench: engine_0/trace787_tb.v
##   3:25:26  Writing trace to constraints file: engine_0/trace787.smtc
##   3:25:28  Checking cover reachability in step 10..
##   3:25:36  Reached cover statement at SignalTracker.sv:12146.22-12147.94 ($cover$SignalTracker.sv:12146$46945) in step 10.
##   3:25:36  Writing trace to VCD file: engine_0/trace788.vcd
##   3:25:45  Writing trace to Verilog testbench: engine_0/trace788_tb.v
##   3:25:46  Writing trace to constraints file: engine_0/trace788.smtc
##   3:25:48  Checking cover reachability in step 10..
##   3:25:56  Reached cover statement at SignalTracker.sv:13940.22-13941.97 ($cover$SignalTracker.sv:13940$47543) in step 10.
##   3:25:56  Reached cover statement at SignalTracker.sv:4226.22-4227.92 ($cover$SignalTracker.sv:4226$44305) in step 10.
##   3:25:56  Reached cover statement at SignalTracker.sv:7547.22-7548.85 ($cover$SignalTracker.sv:7547$45412) in step 10.
##   3:25:56  Writing trace to VCD file: engine_0/trace789.vcd
##   3:26:05  Writing trace to Verilog testbench: engine_0/trace789_tb.v
##   3:26:10  Writing trace to constraints file: engine_0/trace789.smtc
##   3:26:11  Checking cover reachability in step 10..
##   3:26:20  Reached cover statement at SignalTracker.sv:12518.22-12519.80 ($cover$SignalTracker.sv:12518$47069) in step 10.
##   3:26:20  Reached cover statement at SignalTracker.sv:12521.22-12522.82 ($cover$SignalTracker.sv:12521$47070) in step 10.
##   3:26:20  Writing trace to VCD file: engine_0/trace790.vcd
##   3:26:28  Writing trace to Verilog testbench: engine_0/trace790_tb.v
##   3:26:30  Writing trace to constraints file: engine_0/trace790.smtc
##   3:26:31  Checking cover reachability in step 10..
##   3:26:41  Reached cover statement at SignalTracker.sv:10094.22-10095.84 ($cover$SignalTracker.sv:10094$46261) in step 10.
##   3:26:41  Reached cover statement at SignalTracker.sv:10100.22-10101.83 ($cover$SignalTracker.sv:10100$46263) in step 10.
##   3:26:41  Reached cover statement at SignalTracker.sv:10103.22-10104.82 ($cover$SignalTracker.sv:10103$46264) in step 10.
##   3:26:41  Reached cover statement at SignalTracker.sv:10106.22-10107.81 ($cover$SignalTracker.sv:10106$46265) in step 10.
##   3:26:41  Writing trace to VCD file: engine_0/trace791.vcd
##   3:26:50  Writing trace to Verilog testbench: engine_0/trace791_tb.v
##   3:26:52  Writing trace to constraints file: engine_0/trace791.smtc
##   3:26:53  Checking cover reachability in step 10..
##   3:27:02  Reached cover statement at SignalTracker.sv:10097.22-10098.83 ($cover$SignalTracker.sv:10097$46262) in step 10.
##   3:27:02  Writing trace to VCD file: engine_0/trace792.vcd
##   3:27:10  Writing trace to Verilog testbench: engine_0/trace792_tb.v
##   3:27:12  Writing trace to constraints file: engine_0/trace792.smtc
##   3:27:13  Checking cover reachability in step 10..
##   3:27:22  Reached cover statement at SignalTracker.sv:10109.22-10110.81 ($cover$SignalTracker.sv:10109$46266) in step 10.
##   3:27:22  Writing trace to VCD file: engine_0/trace793.vcd
##   3:27:31  Writing trace to Verilog testbench: engine_0/trace793_tb.v
##   3:27:32  Writing trace to constraints file: engine_0/trace793.smtc
##   3:27:34  Checking cover reachability in step 10..
##   3:27:43  Reached cover statement at SignalTracker.sv:10127.22-10128.91 ($cover$SignalTracker.sv:10127$46272) in step 10.
##   3:27:43  Writing trace to VCD file: engine_0/trace794.vcd
##   3:27:52  Writing trace to Verilog testbench: engine_0/trace794_tb.v
##   3:27:53  Writing trace to constraints file: engine_0/trace794.smtc
##   3:27:55  Checking cover reachability in step 10..
##   3:28:05  Reached cover statement at SignalTracker.sv:12731.22-12732.86 ($cover$SignalTracker.sv:12731$47140) in step 10.
##   3:28:05  Reached cover statement at SignalTracker.sv:12737.22-12738.83 ($cover$SignalTracker.sv:12737$47142) in step 10.
##   3:28:05  Reached cover statement at SignalTracker.sv:12740.22-12741.97 ($cover$SignalTracker.sv:12740$47143) in step 10.
##   3:28:05  Reached cover statement at SignalTracker.sv:7046.22-7047.92 ($cover$SignalTracker.sv:7046$45245) in step 10.
##   3:28:05  Reached cover statement at SignalTracker.sv:7052.22-7053.89 ($cover$SignalTracker.sv:7052$45247) in step 10.
##   3:28:05  Reached cover statement at SignalTracker.sv:7055.22-7056.103 ($cover$SignalTracker.sv:7055$45248) in step 10.
##   3:28:05  Writing trace to VCD file: engine_0/trace795.vcd
##   3:28:13  Writing trace to Verilog testbench: engine_0/trace795_tb.v
##   3:28:15  Writing trace to constraints file: engine_0/trace795.smtc
##   3:28:16  Checking cover reachability in step 10..
##   3:28:25  Reached cover statement at SignalTracker.sv:14174.22-14175.77 ($cover$SignalTracker.sv:14174$47621) in step 10.
##   3:28:25  Reached cover statement at SignalTracker.sv:14177.22-14178.79 ($cover$SignalTracker.sv:14177$47622) in step 10.
##   3:28:25  Reached cover statement at SignalTracker.sv:4601.22-4602.80 ($cover$SignalTracker.sv:4601$44430) in step 10.
##   3:28:25  Reached cover statement at SignalTracker.sv:4604.22-4605.82 ($cover$SignalTracker.sv:4604$44431) in step 10.
##   3:28:25  Reached cover statement at SignalTracker.sv:8399.22-8400.78 ($cover$SignalTracker.sv:8399$45696) in step 10.
##   3:28:25  Reached cover statement at SignalTracker.sv:8402.22-8403.80 ($cover$SignalTracker.sv:8402$45697) in step 10.
##   3:28:25  Writing trace to VCD file: engine_0/trace796.vcd
##   3:28:34  Writing trace to Verilog testbench: engine_0/trace796_tb.v
##   3:28:35  Writing trace to constraints file: engine_0/trace796.smtc
##   3:28:37  Checking cover reachability in step 10..
##   3:28:46  Reached cover statement at SignalTracker.sv:10427.22-10428.74 ($cover$SignalTracker.sv:10427$46372) in step 10.
##   3:28:46  Reached cover statement at SignalTracker.sv:10433.22-10434.76 ($cover$SignalTracker.sv:10433$46374) in step 10.
##   3:28:46  Writing trace to VCD file: engine_0/trace797.vcd
##   3:28:55  Writing trace to Verilog testbench: engine_0/trace797_tb.v
##   3:28:56  Writing trace to constraints file: engine_0/trace797.smtc
##   3:28:58  Checking cover reachability in step 10..
##   3:29:07  Reached cover statement at SignalTracker.sv:12326.22-12327.80 ($cover$SignalTracker.sv:12326$47005) in step 10.
##   3:29:07  Reached cover statement at SignalTracker.sv:12329.22-12330.82 ($cover$SignalTracker.sv:12329$47006) in step 10.
##   3:29:07  Reached cover statement at SignalTracker.sv:6239.22-6240.80 ($cover$SignalTracker.sv:6239$44976) in step 10.
##   3:29:07  Reached cover statement at SignalTracker.sv:6242.22-6243.82 ($cover$SignalTracker.sv:6242$44977) in step 10.
##   3:29:07  Writing trace to VCD file: engine_0/trace798.vcd
##   3:29:15  Writing trace to Verilog testbench: engine_0/trace798_tb.v
##   3:29:17  Writing trace to constraints file: engine_0/trace798.smtc
##   3:29:18  Checking cover reachability in step 10..
##   3:29:28  Reached cover statement at SignalTracker.sv:11480.22-11481.86 ($cover$SignalTracker.sv:11480$46723) in step 10.
##   3:29:28  Reached cover statement at SignalTracker.sv:13613.22-13614.94 ($cover$SignalTracker.sv:13613$47434) in step 10.
##   3:29:28  Reached cover statement at SignalTracker.sv:7208.22-7209.87 ($cover$SignalTracker.sv:7208$45299) in step 10.
##   3:29:28  Writing trace to VCD file: engine_0/trace799.vcd
##   3:29:37  Writing trace to Verilog testbench: engine_0/trace799_tb.v
##   3:29:38  Writing trace to constraints file: engine_0/trace799.smtc
##   3:29:40  Checking cover reachability in step 10..
##   3:29:49  Reached cover statement at SignalTracker.sv:11840.22-11841.97 ($cover$SignalTracker.sv:11840$46843) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:12683.22-12684.99 ($cover$SignalTracker.sv:12683$47124) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:14642.22-14643.77 ($cover$SignalTracker.sv:14642$47777) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:15038.22-15039.94 ($cover$SignalTracker.sv:15038$47909) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:15056.22-15057.80 ($cover$SignalTracker.sv:15056$47915) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:18608.22-18609.91 ($cover$SignalTracker.sv:18608$49099) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:3746.22-3747.93 ($cover$SignalTracker.sv:3746$44145) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:7001.22-7002.105 ($cover$SignalTracker.sv:7001$45230) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:9044.22-9045.90 ($cover$SignalTracker.sv:9044$45911) in step 10.
##   3:29:49  Reached cover statement at SignalTracker.sv:9260.22-9261.90 ($cover$SignalTracker.sv:9260$45983) in step 10.
##   3:29:49  Writing trace to VCD file: engine_0/trace800.vcd
##   3:29:58  Writing trace to Verilog testbench: engine_0/trace800_tb.v
##   3:29:59  Writing trace to constraints file: engine_0/trace800.smtc
##   3:30:00  Checking cover reachability in step 10..
##   3:30:11  Reached cover statement at SignalTracker.sv:1706.22-1707.93 ($cover$SignalTracker.sv:1706$43465) in step 10.
##   3:30:11  Reached cover statement at SignalTracker.sv:9884.22-9885.98 ($cover$SignalTracker.sv:9884$46191) in step 10.
##   3:30:11  Writing trace to VCD file: engine_0/trace801.vcd
##   3:30:20  Writing trace to Verilog testbench: engine_0/trace801_tb.v
##   3:30:22  Writing trace to constraints file: engine_0/trace801.smtc
##   3:30:23  Checking cover reachability in step 10..
##   3:30:33  Reached cover statement at SignalTracker.sv:11846.22-11847.83 ($cover$SignalTracker.sv:11846$46845) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:11852.22-11853.81 ($cover$SignalTracker.sv:11852$46847) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:11858.22-11859.78 ($cover$SignalTracker.sv:11858$46849) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:11861.22-11862.92 ($cover$SignalTracker.sv:11861$46850) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:1433.22-1434.73 ($cover$SignalTracker.sv:1433$43374) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:18614.22-18615.77 ($cover$SignalTracker.sv:18614$49101) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:18620.22-18621.75 ($cover$SignalTracker.sv:18620$49103) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:18626.22-18627.72 ($cover$SignalTracker.sv:18626$49105) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:18629.22-18630.86 ($cover$SignalTracker.sv:18629$49106) in step 10.
##   3:30:33  Reached cover statement at SignalTracker.sv:8084.22-8085.85 ($cover$SignalTracker.sv:8084$45591) in step 10.
##   3:30:33  Writing trace to VCD file: engine_0/trace802.vcd
##   3:30:41  Writing trace to Verilog testbench: engine_0/trace802_tb.v
##   3:30:43  Writing trace to constraints file: engine_0/trace802.smtc
##   3:30:44  Checking cover reachability in step 10..
##   3:30:53  Reached cover statement at SignalTracker.sv:5177.22-5178.93 ($cover$SignalTracker.sv:5177$44622) in step 10.
##   3:30:54  Writing trace to VCD file: engine_0/trace803.vcd
##   3:31:02  Writing trace to Verilog testbench: engine_0/trace803_tb.v
##   3:31:04  Writing trace to constraints file: engine_0/trace803.smtc
##   3:31:05  Checking cover reachability in step 10..
##   3:31:14  Reached cover statement at SignalTracker.sv:1994.22-1995.93 ($cover$SignalTracker.sv:1994$43561) in step 10.
##   3:31:14  Reached cover statement at SignalTracker.sv:9659.22-9660.99 ($cover$SignalTracker.sv:9659$46116) in step 10.
##   3:31:14  Writing trace to VCD file: engine_0/trace804.vcd
##   3:31:23  Writing trace to Verilog testbench: engine_0/trace804_tb.v
##   3:31:25  Writing trace to constraints file: engine_0/trace804.smtc
##   3:31:26  Checking cover reachability in step 10..
##   3:31:36  Reached cover statement at SignalTracker.sv:6353.22-6354.80 ($cover$SignalTracker.sv:6353$45014) in step 10.
##   3:31:36  Reached cover statement at SignalTracker.sv:6356.22-6357.82 ($cover$SignalTracker.sv:6356$45015) in step 10.
##   3:31:36  Writing trace to VCD file: engine_0/trace805.vcd
##   3:31:45  Writing trace to Verilog testbench: engine_0/trace805_tb.v
##   3:31:47  Writing trace to constraints file: engine_0/trace805.smtc
##   3:31:48  Checking cover reachability in step 10..
##   3:31:58  Reached cover statement at SignalTracker.sv:11534.22-11535.73 ($cover$SignalTracker.sv:11534$46741) in step 10.
##   3:31:58  Reached cover statement at SignalTracker.sv:11540.22-11541.75 ($cover$SignalTracker.sv:11540$46743) in step 10.
##   3:31:58  Writing trace to VCD file: engine_0/trace806.vcd
##   3:32:07  Writing trace to Verilog testbench: engine_0/trace806_tb.v
##   3:32:08  Writing trace to constraints file: engine_0/trace806.smtc
##   3:32:09  Checking cover reachability in step 10..
##   3:32:18  Reached cover statement at SignalTracker.sv:11093.22-11094.74 ($cover$SignalTracker.sv:11093$46594) in step 10.
##   3:32:18  Reached cover statement at SignalTracker.sv:11099.22-11100.76 ($cover$SignalTracker.sv:11099$46596) in step 10.
##   3:32:18  Writing trace to VCD file: engine_0/trace807.vcd
##   3:32:27  Writing trace to Verilog testbench: engine_0/trace807_tb.v
##   3:32:28  Writing trace to constraints file: engine_0/trace807.smtc
##   3:32:30  Checking cover reachability in step 10..
##   3:32:39  Reached cover statement at SignalTracker.sv:1037.22-1038.71 ($cover$SignalTracker.sv:1037$43242) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:14312.22-14313.71 ($cover$SignalTracker.sv:14312$47667) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:14945.22-14946.74 ($cover$SignalTracker.sv:14945$47878) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:16877.22-16878.74 ($cover$SignalTracker.sv:16877$48522) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:18203.22-18204.67 ($cover$SignalTracker.sv:18203$48964) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:18512.22-18513.71 ($cover$SignalTracker.sv:18512$49067) in step 10.
##   3:32:39  Reached cover statement at SignalTracker.sv:18536.22-18537.73 ($cover$SignalTracker.sv:18536$49075) in step 10.
##   3:32:39  Writing trace to VCD file: engine_0/trace808.vcd
##   3:32:48  Writing trace to Verilog testbench: engine_0/trace808_tb.v
##   3:32:49  Writing trace to constraints file: engine_0/trace808.smtc
##   3:32:50  Checking cover reachability in step 10..
##   3:32:59  Reached cover statement at SignalTracker.sv:12719.22-12720.99 ($cover$SignalTracker.sv:12719$47136) in step 10.
##   3:32:59  Reached cover statement at SignalTracker.sv:13745.22-13746.94 ($cover$SignalTracker.sv:13745$47478) in step 10.
##   3:32:59  Reached cover statement at SignalTracker.sv:7031.22-7032.105 ($cover$SignalTracker.sv:7031$45240) in step 10.
##   3:32:59  Writing trace to VCD file: engine_0/trace809.vcd
##   3:33:08  Writing trace to Verilog testbench: engine_0/trace809_tb.v
##   3:33:10  Writing trace to constraints file: engine_0/trace809.smtc
##   3:33:11  Checking cover reachability in step 10..
##   3:33:20  Reached cover statement at SignalTracker.sv:1463.22-1464.69 ($cover$SignalTracker.sv:1463$43384) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:1466.22-1467.69 ($cover$SignalTracker.sv:1466$43385) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:1469.22-1470.70 ($cover$SignalTracker.sv:1469$43386) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:15761.22-15762.70 ($cover$SignalTracker.sv:15761$48150) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:15764.22-15765.70 ($cover$SignalTracker.sv:15764$48151) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:15767.22-15768.71 ($cover$SignalTracker.sv:15767$48152) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:17126.22-17127.73 ($cover$SignalTracker.sv:17126$48605) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:17129.22-17130.73 ($cover$SignalTracker.sv:17129$48606) in step 10.
##   3:33:20  Reached cover statement at SignalTracker.sv:17132.22-17133.74 ($cover$SignalTracker.sv:17132$48607) in step 10.
##   3:33:20  Writing trace to VCD file: engine_0/trace810.vcd
##   3:33:28  Writing trace to Verilog testbench: engine_0/trace810_tb.v
##   3:33:30  Writing trace to constraints file: engine_0/trace810.smtc
##   3:33:31  Checking cover reachability in step 10..
##   3:33:40  Reached cover statement at SignalTracker.sv:10808.22-10809.74 ($cover$SignalTracker.sv:10808$46499) in step 10.
##   3:33:40  Reached cover statement at SignalTracker.sv:10814.22-10815.76 ($cover$SignalTracker.sv:10814$46501) in step 10.
##   3:33:40  Writing trace to VCD file: engine_0/trace811.vcd
##   3:33:48  Writing trace to Verilog testbench: engine_0/trace811_tb.v
##   3:33:50  Writing trace to constraints file: engine_0/trace811.smtc
##   3:33:51  Checking cover reachability in step 10..
##   3:34:00  Reached cover statement at SignalTracker.sv:1727.22-1728.80 ($cover$SignalTracker.sv:1727$43472) in step 10.
##   3:34:00  Reached cover statement at SignalTracker.sv:1730.22-1731.82 ($cover$SignalTracker.sv:1730$43473) in step 10.
##   3:34:00  Reached cover statement at SignalTracker.sv:9905.22-9906.85 ($cover$SignalTracker.sv:9905$46198) in step 10.
##   3:34:00  Reached cover statement at SignalTracker.sv:9908.22-9909.87 ($cover$SignalTracker.sv:9908$46199) in step 10.
##   3:34:00  Writing trace to VCD file: engine_0/trace812.vcd
##   3:34:09  Writing trace to Verilog testbench: engine_0/trace812_tb.v
##   3:34:12  Writing trace to constraints file: engine_0/trace812.smtc
##   3:34:13  Checking cover reachability in step 10..
##   3:34:23  Reached cover statement at SignalTracker.sv:13193.22-13194.80 ($cover$SignalTracker.sv:13193$47294) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13199.22-13200.98 ($cover$SignalTracker.sv:13199$47296) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13241.22-13242.95 ($cover$SignalTracker.sv:13241$47310) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13247.22-13248.90 ($cover$SignalTracker.sv:13247$47312) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13289.22-13290.77 ($cover$SignalTracker.sv:13289$47326) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13295.22-13296.74 ($cover$SignalTracker.sv:13295$47328) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13298.22-13299.88 ($cover$SignalTracker.sv:13298$47329) in step 10.
##   3:34:23  Reached cover statement at SignalTracker.sv:13301.22-13302.74 ($cover$SignalTracker.sv:13301$47330) in step 10.
##   3:34:23  Writing trace to VCD file: engine_0/trace813.vcd
##   3:34:31  Writing trace to Verilog testbench: engine_0/trace813_tb.v
##   3:34:33  Writing trace to constraints file: engine_0/trace813.smtc
##   3:34:34  Checking cover reachability in step 10..
##   3:34:43  Reached cover statement at SignalTracker.sv:7067.22-7068.105 ($cover$SignalTracker.sv:7067$45252) in step 10.
##   3:34:43  Writing trace to VCD file: engine_0/trace814.vcd
##   3:34:52  Writing trace to Verilog testbench: engine_0/trace814_tb.v
##   3:34:53  Writing trace to constraints file: engine_0/trace814.smtc
##   3:34:54  Checking cover reachability in step 10..
##   3:35:03  Reached cover statement at SignalTracker.sv:10901.22-10902.85 ($cover$SignalTracker.sv:10901$46530) in step 10.
##   3:35:03  Reached cover statement at SignalTracker.sv:10904.22-10905.85 ($cover$SignalTracker.sv:10904$46531) in step 10.
##   3:35:03  Reached cover statement at SignalTracker.sv:10907.22-10908.84 ($cover$SignalTracker.sv:10907$46532) in step 10.
##   3:35:03  Reached cover statement at SignalTracker.sv:10910.22-10911.83 ($cover$SignalTracker.sv:10910$46533) in step 10.
##   3:35:03  Writing trace to VCD file: engine_0/trace815.vcd
##   3:35:12  Writing trace to Verilog testbench: engine_0/trace815_tb.v
##   3:35:14  Writing trace to constraints file: engine_0/trace815.smtc
##   3:35:15  Checking cover reachability in step 10..
##   3:35:24  Reached cover statement at SignalTracker.sv:13316.22-13317.79 ($cover$SignalTracker.sv:13316$47335) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13322.22-13323.97 ($cover$SignalTracker.sv:13322$47337) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13370.22-13371.94 ($cover$SignalTracker.sv:13370$47353) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13376.22-13377.89 ($cover$SignalTracker.sv:13376$47355) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13418.22-13419.76 ($cover$SignalTracker.sv:13418$47369) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13424.22-13425.73 ($cover$SignalTracker.sv:13424$47371) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13427.22-13428.87 ($cover$SignalTracker.sv:13427$47372) in step 10.
##   3:35:24  Reached cover statement at SignalTracker.sv:13430.22-13431.73 ($cover$SignalTracker.sv:13430$47373) in step 10.
##   3:35:24  Writing trace to VCD file: engine_0/trace816.vcd
##   3:35:33  Writing trace to Verilog testbench: engine_0/trace816_tb.v
##   3:35:34  Writing trace to constraints file: engine_0/trace816.smtc
##   3:35:36  Checking cover reachability in step 10..
##   3:35:45  Reached cover statement at SignalTracker.sv:10733.22-10734.74 ($cover$SignalTracker.sv:10733$46474) in step 10.
##   3:35:45  Reached cover statement at SignalTracker.sv:10739.22-10740.76 ($cover$SignalTracker.sv:10739$46476) in step 10.
##   3:35:45  Writing trace to VCD file: engine_0/trace817.vcd
##   3:35:54  Writing trace to Verilog testbench: engine_0/trace817_tb.v
##   3:35:56  Writing trace to constraints file: engine_0/trace817.smtc
##   3:35:57  Checking cover reachability in step 10..
##   3:36:06  Reached cover statement at SignalTracker.sv:10931.22-10932.93 ($cover$SignalTracker.sv:10931$46540) in step 10.
##   3:36:06  Writing trace to VCD file: engine_0/trace818.vcd
##   3:36:14  Writing trace to Verilog testbench: engine_0/trace818_tb.v
##   3:36:16  Writing trace to constraints file: engine_0/trace818.smtc
##   3:36:17  Checking cover reachability in step 10..
##   3:36:25  Reached cover statement at SignalTracker.sv:10913.22-10914.83 ($cover$SignalTracker.sv:10913$46534) in step 10.
##   3:36:25  Writing trace to VCD file: engine_0/trace819.vcd
##   3:36:35  Writing trace to Verilog testbench: engine_0/trace819_tb.v
##   3:36:36  Writing trace to constraints file: engine_0/trace819.smtc
##   3:36:37  Checking cover reachability in step 10..
##   3:36:46  Reached cover statement at SignalTracker.sv:12629.22-12630.99 ($cover$SignalTracker.sv:12629$47106) in step 10.
##   3:36:46  Writing trace to VCD file: engine_0/trace820.vcd
##   3:36:55  Writing trace to Verilog testbench: engine_0/trace820_tb.v
##   3:36:56  Writing trace to constraints file: engine_0/trace820.smtc
##   3:36:57  Checking cover reachability in step 10..
##   3:37:07  Reached cover statement at SignalTracker.sv:13445.22-13446.78 ($cover$SignalTracker.sv:13445$47378) in step 10.
##   3:37:07  Reached cover statement at SignalTracker.sv:13490.22-13491.88 ($cover$SignalTracker.sv:13490$47393) in step 10.
##   3:37:07  Reached cover statement at SignalTracker.sv:13682.22-13683.90 ($cover$SignalTracker.sv:13682$47457) in step 10.
##   3:37:07  Writing trace to VCD file: engine_0/trace821.vcd
##   3:37:15  Writing trace to Verilog testbench: engine_0/trace821_tb.v
##   3:37:17  Writing trace to constraints file: engine_0/trace821.smtc
##   3:37:18  Checking cover reachability in step 10..
##   3:37:27  Reached cover statement at SignalTracker.sv:2861.22-2862.93 ($cover$SignalTracker.sv:2861$43850) in step 10.
##   3:37:27  Reached cover statement at SignalTracker.sv:8705.22-8706.90 ($cover$SignalTracker.sv:8705$45798) in step 10.
##   3:37:27  Reached cover statement at SignalTracker.sv:8927.22-8928.90 ($cover$SignalTracker.sv:8927$45872) in step 10.
##   3:37:27  Writing trace to VCD file: engine_0/trace822.vcd
##   3:37:36  Writing trace to Verilog testbench: engine_0/trace822_tb.v
##   3:37:37  Writing trace to constraints file: engine_0/trace822.smtc
##   3:37:38  Checking cover reachability in step 10..
##   3:37:47  Reached cover statement at SignalTracker.sv:6125.22-6126.80 ($cover$SignalTracker.sv:6125$44938) in step 10.
##   3:37:47  Reached cover statement at SignalTracker.sv:6128.22-6129.82 ($cover$SignalTracker.sv:6128$44939) in step 10.
##   3:37:47  Reached cover statement at SignalTracker.sv:6941.22-6942.73 ($cover$SignalTracker.sv:6941$45210) in step 10.
##   3:37:47  Reached cover statement at SignalTracker.sv:6944.22-6945.75 ($cover$SignalTracker.sv:6944$45211) in step 10.
##   3:37:47  Writing trace to VCD file: engine_0/trace823.vcd
##   3:37:56  Writing trace to Verilog testbench: engine_0/trace823_tb.v
##   3:38:01  Writing trace to constraints file: engine_0/trace823.smtc
##   3:38:02  Checking cover reachability in step 10..
##   3:38:11  Reached cover statement at SignalTracker.sv:10502.22-10503.74 ($cover$SignalTracker.sv:10502$46397) in step 10.
##   3:38:11  Reached cover statement at SignalTracker.sv:10508.22-10509.76 ($cover$SignalTracker.sv:10508$46399) in step 10.
##   3:38:11  Writing trace to VCD file: engine_0/trace824.vcd
##   3:38:20  Writing trace to Verilog testbench: engine_0/trace824_tb.v
##   3:38:22  Writing trace to constraints file: engine_0/trace824.smtc
##   3:38:23  Checking cover reachability in step 10..
##   3:38:32  Reached cover statement at SignalTracker.sv:5192.22-5193.80 ($cover$SignalTracker.sv:5192$44627) in step 10.
##   3:38:32  Reached cover statement at SignalTracker.sv:5195.22-5196.82 ($cover$SignalTracker.sv:5195$44628) in step 10.
##   3:38:32  Writing trace to VCD file: engine_0/trace825.vcd
##   3:38:41  Writing trace to Verilog testbench: engine_0/trace825_tb.v
##   3:38:43  Writing trace to constraints file: engine_0/trace825.smtc
##   3:38:44  Checking cover reachability in step 10..
##   3:38:53  Reached cover statement at SignalTracker.sv:10274.22-10275.74 ($cover$SignalTracker.sv:10274$46321) in step 10.
##   3:38:53  Reached cover statement at SignalTracker.sv:10280.22-10281.76 ($cover$SignalTracker.sv:10280$46323) in step 10.
##   3:38:53  Writing trace to VCD file: engine_0/trace826.vcd
##   3:39:02  Writing trace to Verilog testbench: engine_0/trace826_tb.v
##   3:39:03  Writing trace to constraints file: engine_0/trace826.smtc
##   3:39:05  Checking cover reachability in step 10..
##   3:39:13  Reached cover statement at SignalTracker.sv:10349.22-10350.74 ($cover$SignalTracker.sv:10349$46346) in step 10.
##   3:39:13  Reached cover statement at SignalTracker.sv:10355.22-10356.76 ($cover$SignalTracker.sv:10355$46348) in step 10.
##   3:39:13  Writing trace to VCD file: engine_0/trace827.vcd
##   3:39:22  Writing trace to Verilog testbench: engine_0/trace827_tb.v
##   3:39:24  Writing trace to constraints file: engine_0/trace827.smtc
##   3:39:25  Checking cover reachability in step 10..
##   3:39:34  Reached cover statement at SignalTracker.sv:10580.22-10581.74 ($cover$SignalTracker.sv:10580$46423) in step 10.
##   3:39:34  Reached cover statement at SignalTracker.sv:10586.22-10587.76 ($cover$SignalTracker.sv:10586$46425) in step 10.
##   3:39:34  Writing trace to VCD file: engine_0/trace828.vcd
##   3:39:42  Writing trace to Verilog testbench: engine_0/trace828_tb.v
##   3:39:44  Writing trace to constraints file: engine_0/trace828.smtc
##   3:39:45  Checking cover reachability in step 10..
##   3:39:54  Reached cover statement at SignalTracker.sv:10655.22-10656.74 ($cover$SignalTracker.sv:10655$46448) in step 10.
##   3:39:54  Reached cover statement at SignalTracker.sv:10661.22-10662.76 ($cover$SignalTracker.sv:10661$46450) in step 10.
##   3:39:54  Writing trace to VCD file: engine_0/trace829.vcd
##   3:40:02  Writing trace to Verilog testbench: engine_0/trace829_tb.v
##   3:40:04  Writing trace to constraints file: engine_0/trace829.smtc
##   3:40:05  Checking cover reachability in step 10..
##   3:40:14  Reached cover statement at SignalTracker.sv:11315.22-11316.74 ($cover$SignalTracker.sv:11315$46668) in step 10.
##   3:40:14  Reached cover statement at SignalTracker.sv:11321.22-11322.76 ($cover$SignalTracker.sv:11321$46670) in step 10.
##   3:40:14  Writing trace to VCD file: engine_0/trace830.vcd
##   3:40:23  Writing trace to Verilog testbench: engine_0/trace830_tb.v
##   3:40:25  Writing trace to constraints file: engine_0/trace830.smtc
##   3:40:26  Checking cover reachability in step 10..
##   3:40:35  Reached cover statement at SignalTracker.sv:11690.22-11691.73 ($cover$SignalTracker.sv:11690$46793) in step 10.
##   3:40:35  Reached cover statement at SignalTracker.sv:11696.22-11697.75 ($cover$SignalTracker.sv:11696$46795) in step 10.
##   3:40:35  Writing trace to VCD file: engine_0/trace831.vcd
##   3:40:43  Writing trace to Verilog testbench: engine_0/trace831_tb.v
##   3:40:45  Writing trace to constraints file: engine_0/trace831.smtc
##   3:40:46  Checking cover reachability in step 10..
##   3:40:55  Reached cover statement at SignalTracker.sv:11612.22-11613.73 ($cover$SignalTracker.sv:11612$46767) in step 10.
##   3:40:55  Reached cover statement at SignalTracker.sv:11618.22-11619.75 ($cover$SignalTracker.sv:11618$46769) in step 10.
##   3:40:55  Writing trace to VCD file: engine_0/trace832.vcd
##   3:41:03  Writing trace to Verilog testbench: engine_0/trace832_tb.v
##   3:41:05  Writing trace to constraints file: engine_0/trace832.smtc
##   3:41:06  Checking cover reachability in step 10..
##   3:41:17  Reached cover statement at SignalTracker.sv:12788.22-12789.92 ($cover$SignalTracker.sv:12788$47159) in step 10.
##   3:41:17  Writing trace to VCD file: engine_0/trace833.vcd
##   3:41:26  Writing trace to Verilog testbench: engine_0/trace833_tb.v
##   3:41:28  Writing trace to constraints file: engine_0/trace833.smtc
##   3:41:29  Checking cover reachability in step 10..
##   3:41:38  Reached cover statement at SignalTracker.sv:10862.22-10863.74 ($cover$SignalTracker.sv:10862$46517) in step 10.
##   3:41:38  Reached cover statement at SignalTracker.sv:10868.22-10869.76 ($cover$SignalTracker.sv:10868$46519) in step 10.
##   3:41:38  Writing trace to VCD file: engine_0/trace834.vcd
##   3:41:47  Writing trace to Verilog testbench: engine_0/trace834_tb.v
##   3:41:51  Writing trace to constraints file: engine_0/trace834.smtc
##   3:41:52  Checking cover reachability in step 10..
##   3:42:02  Reached cover statement at SignalTracker.sv:12101.22-12102.81 ($cover$SignalTracker.sv:12101$46930) in step 10.
##   3:42:02  Reached cover statement at SignalTracker.sv:12107.22-12108.83 ($cover$SignalTracker.sv:12107$46932) in step 10.
##   3:42:02  Writing trace to VCD file: engine_0/trace835.vcd
##   3:42:11  Writing trace to Verilog testbench: engine_0/trace835_tb.v
##   3:42:12  Writing trace to constraints file: engine_0/trace835.smtc
##   3:42:14  Checking cover reachability in step 10..
##   3:42:24  Reached cover statement at SignalTracker.sv:12890.22-12891.92 ($cover$SignalTracker.sv:12890$47193) in step 10.
##   3:42:24  Writing trace to VCD file: engine_0/trace836.vcd
##   3:42:32  Writing trace to Verilog testbench: engine_0/trace836_tb.v
##   3:42:34  Writing trace to constraints file: engine_0/trace836.smtc
##   3:42:35  Checking cover reachability in step 10..
##   3:42:44  Reached cover statement at SignalTracker.sv:13118.22-13119.94 ($cover$SignalTracker.sv:13118$47269) in step 10.
##   3:42:44  Reached cover statement at SignalTracker.sv:7796.22-7797.90 ($cover$SignalTracker.sv:7796$45495) in step 10.
##   3:42:44  Writing trace to VCD file: engine_0/trace837.vcd
##   3:42:53  Writing trace to Verilog testbench: engine_0/trace837_tb.v
##   3:42:55  Writing trace to constraints file: engine_0/trace837.smtc
##   3:42:56  Checking cover reachability in step 10..
##   3:43:06  Reached cover statement at SignalTracker.sv:1589.22-1590.93 ($cover$SignalTracker.sv:1589$43426) in step 10.
##   3:43:06  Reached cover statement at SignalTracker.sv:9767.22-9768.98 ($cover$SignalTracker.sv:9767$46152) in step 10.
##   3:43:06  Writing trace to VCD file: engine_0/trace838.vcd
##   3:43:15  Writing trace to Verilog testbench: engine_0/trace838_tb.v
##   3:43:16  Writing trace to constraints file: engine_0/trace838.smtc
##   3:43:18  Checking cover reachability in step 10..
##   3:43:27  Reached cover statement at SignalTracker.sv:13955.22-13956.84 ($cover$SignalTracker.sv:13955$47548) in step 10.
##   3:43:27  Reached cover statement at SignalTracker.sv:13958.22-13959.86 ($cover$SignalTracker.sv:13958$47549) in step 10.
##   3:43:27  Reached cover statement at SignalTracker.sv:4244.22-4245.79 ($cover$SignalTracker.sv:4244$44311) in step 10.
##   3:43:27  Reached cover statement at SignalTracker.sv:4247.22-4248.81 ($cover$SignalTracker.sv:4247$44312) in step 10.
##   3:43:27  Reached cover statement at SignalTracker.sv:7562.22-7563.72 ($cover$SignalTracker.sv:7562$45417) in step 10.
##   3:43:27  Reached cover statement at SignalTracker.sv:7565.22-7566.74 ($cover$SignalTracker.sv:7565$45418) in step 10.
##   3:43:27  Writing trace to VCD file: engine_0/trace839.vcd
##   3:43:36  Writing trace to Verilog testbench: engine_0/trace839_tb.v
##   3:43:38  Writing trace to constraints file: engine_0/trace839.smtc
##   3:43:39  Checking cover reachability in step 10..
##   3:43:49  Reached cover statement at SignalTracker.sv:14009.22-14010.96 ($cover$SignalTracker.sv:14009$47566) in step 10.
##   3:43:49  Reached cover statement at SignalTracker.sv:2765.22-2766.93 ($cover$SignalTracker.sv:2765$43818) in step 10.
##   3:43:49  Writing trace to VCD file: engine_0/trace840.vcd
##   3:43:57  Writing trace to Verilog testbench: engine_0/trace840_tb.v
##   3:43:59  Writing trace to constraints file: engine_0/trace840.smtc
##   3:44:00  Checking cover reachability in step 10..
##   3:44:10  Reached cover statement at SignalTracker.sv:11954.22-11955.80 ($cover$SignalTracker.sv:11954$46881) in step 10.
##   3:44:10  Reached cover statement at SignalTracker.sv:11960.22-11961.82 ($cover$SignalTracker.sv:11960$46883) in step 10.
##   3:44:10  Writing trace to VCD file: engine_0/trace841.vcd
##   3:44:18  Writing trace to Verilog testbench: engine_0/trace841_tb.v
##   3:44:20  Writing trace to constraints file: engine_0/trace841.smtc
##   3:44:21  Checking cover reachability in step 10..
##   3:44:31  Reached cover statement at SignalTracker.sv:2141.22-2142.93 ($cover$SignalTracker.sv:2141$43610) in step 10.
##   3:44:31  Reached cover statement at SignalTracker.sv:7712.22-7713.85 ($cover$SignalTracker.sv:7712$45467) in step 10.
##   3:44:31  Writing trace to VCD file: engine_0/trace842.vcd
##   3:44:40  Writing trace to Verilog testbench: engine_0/trace842_tb.v
##   3:44:41  Writing trace to constraints file: engine_0/trace842.smtc
##   3:44:42  Checking cover reachability in step 10..
##   3:44:52  Reached cover statement at SignalTracker.sv:14153.22-14154.90 ($cover$SignalTracker.sv:14153$47614) in step 10.
##   3:44:52  Reached cover statement at SignalTracker.sv:3860.22-3861.93 ($cover$SignalTracker.sv:3860$44183) in step 10.
##   3:44:52  Writing trace to VCD file: engine_0/trace843.vcd
##   3:45:00  Writing trace to Verilog testbench: engine_0/trace843_tb.v
##   3:45:02  Writing trace to constraints file: engine_0/trace843.smtc
##   3:45:03  Checking cover reachability in step 10..
##   3:45:13  Reached cover statement at SignalTracker.sv:5396.22-5397.93 ($cover$SignalTracker.sv:5396$44695) in step 10.
##   3:45:13  Reached cover statement at SignalTracker.sv:8480.22-8481.91 ($cover$SignalTracker.sv:8480$45723) in step 10.
##   3:45:13  Writing trace to VCD file: engine_0/trace844.vcd
##   3:45:22  Writing trace to Verilog testbench: engine_0/trace844_tb.v
##   3:45:24  Writing trace to constraints file: engine_0/trace844.smtc
##   3:45:25  Checking cover reachability in step 10..
##   3:45:34  Reached cover statement at SignalTracker.sv:2558.22-2559.93 ($cover$SignalTracker.sv:2558$43749) in step 10.
##   3:45:34  Writing trace to VCD file: engine_0/trace845.vcd
##   3:45:43  Writing trace to Verilog testbench: engine_0/trace845_tb.v
##   3:45:47  Writing trace to constraints file: engine_0/trace845.smtc
##   3:45:48  Checking cover reachability in step 10..
##   3:45:58  Reached cover statement at SignalTracker.sv:6104.22-6105.93 ($cover$SignalTracker.sv:6104$44931) in step 10.
##   3:45:58  Reached cover statement at SignalTracker.sv:6926.22-6927.86 ($cover$SignalTracker.sv:6926$45205) in step 10.
##   3:45:58  Writing trace to VCD file: engine_0/trace846.vcd
##   3:46:07  Writing trace to Verilog testbench: engine_0/trace846_tb.v
##   3:46:08  Writing trace to constraints file: engine_0/trace846.smtc
##   3:46:09  Checking cover reachability in step 10..
##   3:46:19  Reached cover statement at SignalTracker.sv:1610.22-1611.80 ($cover$SignalTracker.sv:1610$43433) in step 10.
##   3:46:19  Reached cover statement at SignalTracker.sv:1613.22-1614.82 ($cover$SignalTracker.sv:1613$43434) in step 10.
##   3:46:19  Reached cover statement at SignalTracker.sv:9788.22-9789.85 ($cover$SignalTracker.sv:9788$46159) in step 10.
##   3:46:19  Reached cover statement at SignalTracker.sv:9791.22-9792.87 ($cover$SignalTracker.sv:9791$46160) in step 10.
##   3:46:19  Writing trace to VCD file: engine_0/trace847.vcd
##   3:46:28  Writing trace to Verilog testbench: engine_0/trace847_tb.v
##   3:46:29  Writing trace to constraints file: engine_0/trace847.smtc
##   3:46:30  Checking cover reachability in step 10..
##   3:46:40  Reached cover statement at SignalTracker.sv:5630.22-5631.93 ($cover$SignalTracker.sv:5630$44773) in step 10.
##   3:46:40  Writing trace to VCD file: engine_0/trace848.vcd
##   3:46:49  Writing trace to Verilog testbench: engine_0/trace848_tb.v
##   3:46:50  Writing trace to constraints file: engine_0/trace848.smtc
##   3:46:52  Checking cover reachability in step 10..
##   3:47:01  Reached cover statement at SignalTracker.sv:11240.22-11241.74 ($cover$SignalTracker.sv:11240$46643) in step 10.
##   3:47:01  Reached cover statement at SignalTracker.sv:11246.22-11247.76 ($cover$SignalTracker.sv:11246$46645) in step 10.
##   3:47:01  Writing trace to VCD file: engine_0/trace849.vcd
##   3:47:10  Writing trace to Verilog testbench: engine_0/trace849_tb.v
##   3:47:11  Writing trace to constraints file: engine_0/trace849.smtc
##   3:47:12  Checking cover reachability in step 10..
##   3:47:22  Reached cover statement at SignalTracker.sv:12425.22-12426.80 ($cover$SignalTracker.sv:12425$47038) in step 10.
##   3:47:22  Reached cover statement at SignalTracker.sv:12431.22-12432.82 ($cover$SignalTracker.sv:12431$47040) in step 10.
##   3:47:22  Writing trace to VCD file: engine_0/trace850.vcd
##   3:47:30  Writing trace to Verilog testbench: engine_0/trace850_tb.v
##   3:47:32  Writing trace to constraints file: engine_0/trace850.smtc
##   3:47:33  Checking cover reachability in step 10..
##   3:47:43  Reached cover statement at SignalTracker.sv:7340.22-7341.86 ($cover$SignalTracker.sv:7340$45343) in step 10.
##   3:47:43  Writing trace to VCD file: engine_0/trace851.vcd
##   3:47:52  Writing trace to Verilog testbench: engine_0/trace851_tb.v
##   3:47:54  Writing trace to constraints file: engine_0/trace851.smtc
##   3:47:55  Checking cover reachability in step 10..
##   3:48:04  Reached cover statement at SignalTracker.sv:11039.22-11040.74 ($cover$SignalTracker.sv:11039$46576) in step 10.
##   3:48:04  Reached cover statement at SignalTracker.sv:11045.22-11046.76 ($cover$SignalTracker.sv:11045$46578) in step 10.
##   3:48:04  Writing trace to VCD file: engine_0/trace852.vcd
##   3:48:13  Writing trace to Verilog testbench: engine_0/trace852_tb.v
##   3:48:15  Writing trace to constraints file: engine_0/trace852.smtc
##   3:48:16  Checking cover reachability in step 10..
##   3:48:25  Reached cover statement at SignalTracker.sv:12341.22-12342.80 ($cover$SignalTracker.sv:12341$47010) in step 10.
##   3:48:25  Reached cover statement at SignalTracker.sv:12347.22-12348.82 ($cover$SignalTracker.sv:12347$47012) in step 10.
##   3:48:25  Writing trace to VCD file: engine_0/trace853.vcd
##   3:48:34  Writing trace to Verilog testbench: engine_0/trace853_tb.v
##   3:48:36  Writing trace to constraints file: engine_0/trace853.smtc
##   3:48:37  Checking cover reachability in step 10..
##   3:48:46  Reached cover statement at SignalTracker.sv:11168.22-11169.74 ($cover$SignalTracker.sv:11168$46619) in step 10.
##   3:48:46  Reached cover statement at SignalTracker.sv:11174.22-11175.76 ($cover$SignalTracker.sv:11174$46621) in step 10.
##   3:48:46  Writing trace to VCD file: engine_0/trace854.vcd
##   3:48:55  Writing trace to Verilog testbench: engine_0/trace854_tb.v
##   3:48:57  Writing trace to constraints file: engine_0/trace854.smtc
##   3:48:58  Checking cover reachability in step 10..
##   3:49:07  Reached cover statement at SignalTracker.sv:2348.22-2349.80 ($cover$SignalTracker.sv:2348$43679) in step 10.
##   3:49:07  Reached cover statement at SignalTracker.sv:2351.22-2352.82 ($cover$SignalTracker.sv:2351$43680) in step 10.
##   3:49:07  Writing trace to VCD file: engine_0/trace855.vcd
##   3:49:16  Writing trace to Verilog testbench: engine_0/trace855_tb.v
##   3:49:18  Writing trace to constraints file: engine_0/trace855.smtc
##   3:49:19  Checking cover reachability in step 10..
##   3:49:28  Reached cover statement at SignalTracker.sv:12533.22-12534.80 ($cover$SignalTracker.sv:12533$47074) in step 10.
##   3:49:28  Reached cover statement at SignalTracker.sv:12539.22-12540.82 ($cover$SignalTracker.sv:12539$47076) in step 10.
##   3:49:28  Writing trace to VCD file: engine_0/trace856.vcd
##   3:49:37  Writing trace to Verilog testbench: engine_0/trace856_tb.v
##   3:49:38  Writing trace to constraints file: engine_0/trace856.smtc
##   3:49:40  Checking cover reachability in step 10..
##   3:49:51  Reached cover statement at SignalTracker.sv:14081.22-14082.96 ($cover$SignalTracker.sv:14081$47590) in step 10.
##   3:49:51  Reached cover statement at SignalTracker.sv:2957.22-2958.92 ($cover$SignalTracker.sv:2957$43882) in step 10.
##   3:49:51  Writing trace to VCD file: engine_0/trace857.vcd
##   3:50:00  Writing trace to Verilog testbench: engine_0/trace857_tb.v
##   3:50:02  Writing trace to constraints file: engine_0/trace857.smtc
##   3:50:03  Checking cover reachability in step 10..
##   3:50:12  Reached cover statement at SignalTracker.sv:7274.22-7275.87 ($cover$SignalTracker.sv:7274$45321) in step 10.
##   3:50:12  Writing trace to VCD file: engine_0/trace858.vcd
##   3:50:21  Writing trace to Verilog testbench: engine_0/trace858_tb.v
##   3:50:23  Writing trace to constraints file: engine_0/trace858.smtc
##   3:50:24  Checking cover reachability in step 10..
##   3:50:34  Reached cover statement at SignalTracker.sv:15110.22-15111.88 ($cover$SignalTracker.sv:15110$47933) in step 10.
##   3:50:34  Reached cover statement at SignalTracker.sv:15518.22-15519.75 ($cover$SignalTracker.sv:15518$48069) in step 10.
##   3:50:34  Writing trace to VCD file: engine_0/trace859.vcd
##   3:50:43  Writing trace to Verilog testbench: engine_0/trace859_tb.v
##   3:50:45  Writing trace to constraints file: engine_0/trace859.smtc
##   3:50:46  Checking cover reachability in step 10..
##   3:50:55  Reached cover statement at SignalTracker.sv:3980.22-3981.93 ($cover$SignalTracker.sv:3980$44223) in step 10.
##   3:50:55  Reached cover statement at SignalTracker.sv:8591.22-8592.90 ($cover$SignalTracker.sv:8591$45760) in step 10.
##   3:50:55  Writing trace to VCD file: engine_0/trace860.vcd
##   3:51:04  Writing trace to Verilog testbench: engine_0/trace860_tb.v
##   3:51:06  Writing trace to constraints file: engine_0/trace860.smtc
##   3:51:07  Checking cover reachability in step 10..
##   3:51:17  Reached cover statement at SignalTracker.sv:2087.22-2088.92 ($cover$SignalTracker.sv:2087$43592) in step 10.
##   3:51:17  Writing trace to VCD file: engine_0/trace861.vcd
##   3:51:25  Writing trace to Verilog testbench: engine_0/trace861_tb.v
##   3:51:27  Writing trace to constraints file: engine_0/trace861.smtc
##   3:51:28  Checking cover reachability in step 10..
##   3:51:38  Reached cover statement at SignalTracker.sv:6473.22-6474.80 ($cover$SignalTracker.sv:6473$45054) in step 10.
##   3:51:38  Reached cover statement at SignalTracker.sv:6476.22-6477.82 ($cover$SignalTracker.sv:6476$45055) in step 10.
##   3:51:38  Reached cover statement at SignalTracker.sv:7454.22-7455.70 ($cover$SignalTracker.sv:7454$45381) in step 10.
##   3:51:38  Reached cover statement at SignalTracker.sv:7457.22-7458.72 ($cover$SignalTracker.sv:7457$45382) in step 10.
##   3:51:38  Writing trace to VCD file: engine_0/trace862.vcd
##   3:51:47  Writing trace to Verilog testbench: engine_0/trace862_tb.v
##   3:51:49  Writing trace to constraints file: engine_0/trace862.smtc
##   3:51:50  Checking cover reachability in step 10..
##   3:51:59  Reached cover statement at SignalTracker.sv:3767.22-3768.80 ($cover$SignalTracker.sv:3767$44152) in step 10.
##   3:51:59  Reached cover statement at SignalTracker.sv:3770.22-3771.82 ($cover$SignalTracker.sv:3770$44153) in step 10.
##   3:51:59  Reached cover statement at SignalTracker.sv:9062.22-9063.77 ($cover$SignalTracker.sv:9062$45917) in step 10.
##   3:51:59  Reached cover statement at SignalTracker.sv:9065.22-9066.79 ($cover$SignalTracker.sv:9065$45918) in step 10.
##   3:51:59  Reached cover statement at SignalTracker.sv:9278.22-9279.77 ($cover$SignalTracker.sv:9278$45989) in step 10.
##   3:51:59  Reached cover statement at SignalTracker.sv:9281.22-9282.79 ($cover$SignalTracker.sv:9281$45990) in step 10.
##   3:51:59  Writing trace to VCD file: engine_0/trace863.vcd
##   3:52:08  Writing trace to Verilog testbench: engine_0/trace863_tb.v
##   3:52:10  Writing trace to constraints file: engine_0/trace863.smtc
##   3:52:11  Checking cover reachability in step 10..
##   3:52:21  Reached cover statement at SignalTracker.sv:5870.22-5871.93 ($cover$SignalTracker.sv:5870$44853) in step 10.
##   3:52:21  Writing trace to VCD file: engine_0/trace864.vcd
##   3:52:29  Writing trace to Verilog testbench: engine_0/trace864_tb.v
##   3:52:31  Writing trace to constraints file: engine_0/trace864.smtc
##   3:52:33  Checking cover reachability in step 10..
##   3:52:43  Reached cover statement at SignalTracker.sv:3068.22-3069.80 ($cover$SignalTracker.sv:3068$43919) in step 10.
##   3:52:43  Reached cover statement at SignalTracker.sv:3071.22-3072.82 ($cover$SignalTracker.sv:3071$43920) in step 10.
##   3:52:43  Reached cover statement at SignalTracker.sv:8843.22-8844.77 ($cover$SignalTracker.sv:8843$45844) in step 10.
##   3:52:43  Reached cover statement at SignalTracker.sv:8846.22-8847.79 ($cover$SignalTracker.sv:8846$45845) in step 10.
##   3:52:43  Reached cover statement at SignalTracker.sv:8948.22-8949.77 ($cover$SignalTracker.sv:8948$45879) in step 10.
##   3:52:43  Reached cover statement at SignalTracker.sv:8951.22-8952.79 ($cover$SignalTracker.sv:8951$45880) in step 10.
##   3:52:43  Writing trace to VCD file: engine_0/trace865.vcd
##   3:52:53  Writing trace to Verilog testbench: engine_0/trace865_tb.v
##   3:52:54  Writing trace to constraints file: engine_0/trace865.smtc
##   3:52:55  Checking cover reachability in step 10..
##   3:53:05  Reached cover statement at SignalTracker.sv:5528.22-5529.79 ($cover$SignalTracker.sv:5528$44739) in step 10.
##   3:53:05  Reached cover statement at SignalTracker.sv:5531.22-5532.81 ($cover$SignalTracker.sv:5531$44740) in step 10.
##   3:53:05  Writing trace to VCD file: engine_0/trace866.vcd
##   3:53:14  Writing trace to Verilog testbench: engine_0/trace866_tb.v
##   3:53:16  Writing trace to constraints file: engine_0/trace866.smtc
##   3:53:17  Checking cover reachability in step 10..
##   3:53:26  Reached cover statement at SignalTracker.sv:6710.22-6711.79 ($cover$SignalTracker.sv:6710$45133) in step 10.
##   3:53:26  Reached cover statement at SignalTracker.sv:6713.22-6714.81 ($cover$SignalTracker.sv:6713$45134) in step 10.
##   3:53:26  Reached cover statement at SignalTracker.sv:9515.22-9516.83 ($cover$SignalTracker.sv:9515$46068) in step 10.
##   3:53:26  Reached cover statement at SignalTracker.sv:9518.22-9519.85 ($cover$SignalTracker.sv:9518$46069) in step 10.
##   3:53:26  Writing trace to VCD file: engine_0/trace867.vcd
##   3:53:35  Writing trace to Verilog testbench: engine_0/trace867_tb.v
##   3:53:37  Writing trace to constraints file: engine_0/trace867.smtc
##   3:53:38  Checking cover reachability in step 10..
##   3:53:50  Reached cover statement at SignalTracker.sv:2474.22-2475.80 ($cover$SignalTracker.sv:2474$43721) in step 10.
##   3:53:50  Reached cover statement at SignalTracker.sv:2477.22-2478.82 ($cover$SignalTracker.sv:2477$43722) in step 10.
##   3:53:50  Writing trace to VCD file: engine_0/trace868.vcd
##   3:53:59  Writing trace to Verilog testbench: engine_0/trace868_tb.v
##   3:54:01  Writing trace to constraints file: engine_0/trace868.smtc
##   3:54:02  Checking cover reachability in step 10..
##   3:54:11  Reached cover statement at SignalTracker.sv:3644.22-3645.80 ($cover$SignalTracker.sv:3644$44111) in step 10.
##   3:54:11  Reached cover statement at SignalTracker.sv:3647.22-3648.82 ($cover$SignalTracker.sv:3647$44112) in step 10.
##   3:54:11  Reached cover statement at SignalTracker.sv:9173.22-9174.77 ($cover$SignalTracker.sv:9173$45954) in step 10.
##   3:54:11  Reached cover statement at SignalTracker.sv:9176.22-9177.79 ($cover$SignalTracker.sv:9176$45955) in step 10.
##   3:54:11  Writing trace to VCD file: engine_0/trace869.vcd
##   3:54:19  Writing trace to Verilog testbench: engine_0/trace869_tb.v
##   3:54:21  Writing trace to constraints file: engine_0/trace869.smtc
##   3:54:22  Checking cover reachability in step 10..
##   3:54:32  Reached cover statement at SignalTracker.sv:2450.22-2451.93 ($cover$SignalTracker.sv:2450$43713) in step 10.
##   3:54:32  Writing trace to VCD file: engine_0/trace870.vcd
##   3:54:41  Writing trace to Verilog testbench: engine_0/trace870_tb.v
##   3:54:43  Writing trace to constraints file: engine_0/trace870.smtc
##   3:54:44  Checking cover reachability in step 10..
##   3:54:53  Reached cover statement at SignalTracker.sv:2327.22-2328.93 ($cover$SignalTracker.sv:2327$43672) in step 10.
##   3:54:53  Writing trace to VCD file: engine_0/trace871.vcd
##   3:55:02  Writing trace to Verilog testbench: engine_0/trace871_tb.v
##   3:55:04  Writing trace to constraints file: engine_0/trace871.smtc
##   3:55:05  Checking cover reachability in step 10..
##   3:55:15  Reached cover statement at SignalTracker.sv:1913.22-1914.93 ($cover$SignalTracker.sv:1913$43534) in step 10.
##   3:55:15  Reached cover statement at SignalTracker.sv:9578.22-9579.99 ($cover$SignalTracker.sv:9578$46089) in step 10.
##   3:55:15  Writing trace to VCD file: engine_0/trace872.vcd
##   3:55:23  Writing trace to Verilog testbench: engine_0/trace872_tb.v
##   3:55:25  Writing trace to constraints file: engine_0/trace872.smtc
##   3:55:26  Checking cover reachability in step 10..
##   3:55:36  Reached cover statement at SignalTracker.sv:6689.22-6690.92 ($cover$SignalTracker.sv:6689$45126) in step 10.
##   3:55:36  Reached cover statement at SignalTracker.sv:9494.22-9495.96 ($cover$SignalTracker.sv:9494$46061) in step 10.
##   3:55:36  Writing trace to VCD file: engine_0/trace873.vcd
