# RISC-V-Single-Cycle-Non-pipelined-Processor-Core
This is Single cycle RISC_V processor code written in System Verilog to run on FPGAs. 
