// Seed: 2402201256
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  assign module_1.id_4 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_6;
  assign id_2 = ~(-1);
  logic [1 'h0 : 1] id_12 = id_10;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_1 = -1;
endmodule
