// Seed: 1234882773
module module_0 (
    input  wire  id_0,
    output wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wand  id_5
);
  wire id_7;
  assign module_2.id_2 = 0;
  logic id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7
);
  logic id_9;
  ;
  xnor primCall (id_1, id_4, id_0, id_2, id_7);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_6,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd51
) (
    input  wand id_0,
    output tri  id_1,
    input  tri  _id_2,
    input  tri0 id_3,
    output tri1 id_4
);
  wire [1 : id_2] id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3
  );
endmodule
