# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2B_342.srcs/sources_1/new/full_adder_342.vhd" \
"../../../../Lab2B_342.srcs/sim_1/new/full_adder_tb_342.vhd" \

# Do not sort compile order
nosort
