// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_cud.h"
#include "conv_1_fmul_32ns_dEe.h"
#include "conv_1_fcmp_32ns_eOg.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_input_address0;
    sc_out< sc_logic > conv_input_ce0;
    sc_in< sc_lv<32> > conv_input_q0;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_1_weibkb* conv_1_weights_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_fadd_32ns_cud<1,2,32,32,32>* conv_1_fadd_32ns_cud_U1;
    conv_1_fmul_32ns_dEe<1,2,32,32,32>* conv_1_fmul_32ns_dEe_U2;
    conv_1_fcmp_32ns_eOg<1,1,32,32,1>* conv_1_fcmp_32ns_eOg_U3;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > conv_1_weights_address0;
    sc_signal< sc_logic > conv_1_weights_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_q0;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<2> > ch_0_reg_244;
    sc_signal< sc_lv<32> > w_sum_2_reg_256;
    sc_signal< sc_lv<10> > add_ln8_fu_288_p2;
    sc_signal< sc_lv<10> > add_ln8_reg_630;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > r_fu_300_p2;
    sc_signal< sc_lv<5> > r_reg_638;
    sc_signal< sc_lv<5> > c_fu_312_p2;
    sc_signal< sc_lv<5> > c_reg_646;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > zext_ln14_fu_336_p1;
    sc_signal< sc_lv<16> > zext_ln14_reg_651;
    sc_signal< sc_lv<1> > icmp_ln11_fu_306_p2;
    sc_signal< sc_lv<6> > f_fu_346_p2;
    sc_signal< sc_lv<6> > f_reg_659;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln26_fu_352_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_664;
    sc_signal< sc_lv<1> > icmp_ln14_fu_340_p2;
    sc_signal< sc_lv<11> > zext_ln35_1_fu_356_p1;
    sc_signal< sc_lv<11> > zext_ln35_1_reg_669;
    sc_signal< sc_lv<15> > conv_out_addr_reg_674;
    sc_signal< sc_lv<2> > wr_fu_384_p2;
    sc_signal< sc_lv<2> > wr_reg_682;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > sext_ln26_fu_408_p1;
    sc_signal< sc_lv<6> > sext_ln26_reg_687;
    sc_signal< sc_lv<1> > icmp_ln18_fu_378_p2;
    sc_signal< sc_lv<12> > sext_ln26_1_fu_448_p1;
    sc_signal< sc_lv<12> > sext_ln26_1_reg_692;
    sc_signal< sc_lv<1> > icmp_ln21_fu_456_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > wc_fu_462_p2;
    sc_signal< sc_lv<2> > wc_reg_706;
    sc_signal< sc_lv<6> > sub_ln26_2_fu_483_p2;
    sc_signal< sc_lv<6> > sub_ln26_2_reg_711;
    sc_signal< sc_lv<13> > sub_ln26_3_fu_520_p2;
    sc_signal< sc_lv<13> > sub_ln26_3_reg_716;
    sc_signal< sc_lv<1> > icmp_ln24_fu_526_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_721;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_721_pp0_iter1_reg;
    sc_signal< sc_lv<2> > ch_fu_573_p2;
    sc_signal< sc_lv<2> > ch_reg_735;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > grp_fu_268_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<5> > r_0_reg_151;
    sc_signal< sc_lv<10> > phi_mul_reg_163;
    sc_signal< sc_lv<5> > c_0_reg_175;
    sc_signal< sc_lv<1> > icmp_ln8_fu_294_p2;
    sc_signal< sc_lv<6> > f_0_reg_187;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<2> > wr_0_reg_198;
    sc_signal< sc_lv<32> > w_sum_0_reg_209;
    sc_signal< sc_lv<32> > w_sum_1_reg_221;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<2> > wc_0_reg_233;
    sc_signal< sc_lv<2> > ap_phi_mux_ch_0_phi_fu_248_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln35_3_fu_369_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_558_p1;
    sc_signal< sc_lv<64> > zext_ln26_9_fu_568_p1;
    sc_signal< sc_lv<32> > grp_fu_268_p0;
    sc_signal< sc_lv<32> > grp_fu_268_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<10> > zext_ln35_fu_318_p1;
    sc_signal< sc_lv<10> > add_ln35_fu_322_p2;
    sc_signal< sc_lv<15> > tmp_9_fu_328_p3;
    sc_signal< sc_lv<16> > zext_ln35_2_fu_360_p1;
    sc_signal< sc_lv<16> > add_ln35_1_fu_364_p2;
    sc_signal< sc_lv<4> > tmp_s_fu_390_p3;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_398_p1;
    sc_signal< sc_lv<5> > zext_ln18_fu_374_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_402_p2;
    sc_signal< sc_lv<5> > add_ln26_fu_412_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_418_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_430_p3;
    sc_signal< sc_lv<11> > zext_ln26_2_fu_426_p1;
    sc_signal< sc_lv<11> > zext_ln26_3_fu_438_p1;
    sc_signal< sc_lv<11> > sub_ln26_1_fu_442_p2;
    sc_signal< sc_lv<6> > zext_ln26_4_fu_468_p1;
    sc_signal< sc_lv<6> > add_ln26_2_fu_472_p2;
    sc_signal< sc_lv<6> > shl_ln26_fu_477_p2;
    sc_signal< sc_lv<5> > zext_ln21_fu_452_p1;
    sc_signal< sc_lv<5> > add_ln26_1_fu_489_p2;
    sc_signal< sc_lv<12> > zext_ln26_6_fu_495_p1;
    sc_signal< sc_lv<12> > add_ln26_3_fu_499_p2;
    sc_signal< sc_lv<11> > trunc_ln26_fu_508_p1;
    sc_signal< sc_lv<13> > p_shl3_cast_fu_512_p3;
    sc_signal< sc_lv<13> > sext_ln26_2_fu_504_p1;
    sc_signal< sc_lv<6> > zext_ln26_5_fu_532_p1;
    sc_signal< sc_lv<6> > add_ln26_4_fu_540_p2;
    sc_signal< sc_lv<11> > tmp_17_cast_fu_545_p3;
    sc_signal< sc_lv<11> > add_ln26_5_fu_553_p2;
    sc_signal< sc_lv<13> > zext_ln26_7_fu_536_p1;
    sc_signal< sc_lv<13> > add_ln26_6_fu_563_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_579_p1;
    sc_signal< sc_lv<8> > tmp_fu_583_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_593_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_603_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_597_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_609_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_282_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_615_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_pp0_stage1;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<11> ap_ST_fsm_state12;
    static const sc_lv<11> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln26_1_fu_489_p2();
    void thread_add_ln26_2_fu_472_p2();
    void thread_add_ln26_3_fu_499_p2();
    void thread_add_ln26_4_fu_540_p2();
    void thread_add_ln26_5_fu_553_p2();
    void thread_add_ln26_6_fu_563_p2();
    void thread_add_ln26_fu_412_p2();
    void thread_add_ln35_1_fu_364_p2();
    void thread_add_ln35_fu_322_p2();
    void thread_add_ln8_fu_288_p2();
    void thread_and_ln34_fu_615_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage1_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ch_0_phi_fu_248_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_579_p1();
    void thread_c_fu_312_p2();
    void thread_ch_fu_573_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_address0();
    void thread_conv_1_weights_ce0();
    void thread_conv_input_address0();
    void thread_conv_input_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_346_p2();
    void thread_grp_fu_268_p0();
    void thread_grp_fu_268_p1();
    void thread_icmp_ln11_fu_306_p2();
    void thread_icmp_ln14_fu_340_p2();
    void thread_icmp_ln18_fu_378_p2();
    void thread_icmp_ln21_fu_456_p2();
    void thread_icmp_ln24_fu_526_p2();
    void thread_icmp_ln34_1_fu_603_p2();
    void thread_icmp_ln34_fu_597_p2();
    void thread_icmp_ln8_fu_294_p2();
    void thread_or_ln34_fu_609_p2();
    void thread_p_shl3_cast_fu_512_p3();
    void thread_r_fu_300_p2();
    void thread_sext_ln26_1_fu_448_p1();
    void thread_sext_ln26_2_fu_504_p1();
    void thread_sext_ln26_fu_408_p1();
    void thread_shl_ln26_fu_477_p2();
    void thread_sub_ln26_1_fu_442_p2();
    void thread_sub_ln26_2_fu_483_p2();
    void thread_sub_ln26_3_fu_520_p2();
    void thread_sub_ln26_fu_402_p2();
    void thread_tmp_10_fu_418_p3();
    void thread_tmp_11_fu_430_p3();
    void thread_tmp_17_cast_fu_545_p3();
    void thread_tmp_9_fu_328_p3();
    void thread_tmp_fu_583_p4();
    void thread_tmp_s_fu_390_p3();
    void thread_trunc_ln26_fu_508_p1();
    void thread_trunc_ln34_fu_593_p1();
    void thread_wc_fu_462_p2();
    void thread_wr_fu_384_p2();
    void thread_zext_ln14_fu_336_p1();
    void thread_zext_ln18_fu_374_p1();
    void thread_zext_ln21_fu_452_p1();
    void thread_zext_ln26_1_fu_398_p1();
    void thread_zext_ln26_2_fu_426_p1();
    void thread_zext_ln26_3_fu_438_p1();
    void thread_zext_ln26_4_fu_468_p1();
    void thread_zext_ln26_5_fu_532_p1();
    void thread_zext_ln26_6_fu_495_p1();
    void thread_zext_ln26_7_fu_536_p1();
    void thread_zext_ln26_8_fu_558_p1();
    void thread_zext_ln26_9_fu_568_p1();
    void thread_zext_ln26_fu_352_p1();
    void thread_zext_ln35_1_fu_356_p1();
    void thread_zext_ln35_2_fu_360_p1();
    void thread_zext_ln35_3_fu_369_p1();
    void thread_zext_ln35_fu_318_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
