fifo_ctrlread_ret.v,verilog,xil_defaultlib,../../../../sv.srcs/sources_1/ip/fifo_ctrlread_ret/sim/fifo_ctrlread_ret.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
