// Seed: 3425198231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1;
  assign id_6 = id_12 >> 1;
  wire id_23;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri id_2
);
  uwire id_4, id_5;
  tri1 id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4,
      id_4,
      id_5
  );
  assign id_6 = 1 > id_4;
  wire id_7, id_8;
  assign id_8 = id_6;
endmodule
