module orOP(input logic a,b, output logic z);

assing z = a | b;

endmodule
